<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr 13 19:42:59 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au200:part0:1.0" DEVICE="xcu200" NAME="pfm_dynamic" PACKAGE="fsgd2104" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_0_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_0_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_0_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_0_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_0_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_0_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_ck_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_ck_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_0_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_0_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_2_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_2_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_2_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_2_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_2_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_2_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_ck_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_ck_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_2_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_2_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="ddrmem_3_C0_DDR4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_3_C0_DDR4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="ddrmem_3_C0_DDR4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddrmem_3_C0_DDR4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_3_C0_DDR4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddrmem_3_C0_DDR4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_ck_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_ck_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddrmem_3_C0_DDR4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddrmem_3_C0_DDR4_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="38" NAME="interconnect_aximm_ddrmem1_M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="interconnect_aximm_ddrmem1_M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="interconnect_aximm_ddrmem1_M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="interconnect_aximm_ddrmem1_M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="interconnect_aximm_ddrmem1_M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="38" NAME="interconnect_aximm_ddrmem1_M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="interconnect_aximm_ddrmem1_M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="interconnect_aximm_ddrmem1_M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="interconnect_aximm_ddrmem1_M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="interconnect_aximm_ddrmem1_M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="interconnect_aximm_ddrmem1_M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="interconnect_aximm_ddrmem1_M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="interconnect_aximm_ddrmem1_M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="interconnect_aximm_ddrmem1_M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="interconnect_aximm_ddrmem1_M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="interconnect_aximm_ddrmem1_M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="interconnect_aximm_ddrmem1_M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interconnect_aximm_ddrmem1_M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c2_sys_clk_p" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c2_sys_clk_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c3_sys_clk_p" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c3_sys_clk_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_periph_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_periph_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_periph_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_periph_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_periph_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_periph_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_periph_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_periph_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_periph_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr0_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr0_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr0_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr0_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr0_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr0_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr0_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr0_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr0_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_userpf_M_AXI_slr0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr0_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_userpf_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr2_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr2_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="regslice_control_userpf_M_AXI_slr2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_control_userpf_M_AXI_slr2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr2_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr2_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr2_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr2_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr2_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_control_userpf_M_AXI_slr2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr2_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="regslice_control_userpf_M_AXI_slr2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_control_userpf_M_AXI_slr2_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_control_userpf_M_AXI_slr2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_control_userpf_M_AXI_slr2_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="regslice_data_periph_M_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_periph_M_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_periph_M_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="regslice_data_periph_M_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_periph_M_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_periph_M_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_periph_M_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_periph_M_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_periph_M_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="regslice_data_periph_M_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_periph_M_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_periph_M_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_periph_M_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr0_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr0_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_M_AXI_slr0_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_M_AXI_slr0_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr0_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr0_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_static_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_static_M_AXI_slr1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_static_M_AXI_slr1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_static_M_AXI_slr1_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_static_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_static_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_static_M_AXI_slr1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_static_M_AXI_slr1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_static_M_AXI_slr1_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_static_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_static_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_static_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_static_M_AXI_slr1_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_static_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_static_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_static_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_static_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_static_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_dynamic_M_AXI_slr1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_dynamic_M_AXI_slr1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_dynamic_M_AXI_slr1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_dynamic_M_AXI_slr1_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_dynamic_M_AXI_slr1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_dynamic_M_AXI_slr1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_dynamic_M_AXI_slr1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_dynamic_M_AXI_slr1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_dynamic_M_AXI_slr1_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_dynamic_M_AXI_slr1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_dynamic_M_AXI_slr1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_dynamic_M_AXI_slr1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_dynamic_M_AXI_slr1_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_dynamic_M_AXI_slr1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_dynamic_M_AXI_slr1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_dynamic_M_AXI_slr1_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_dynamic_M_AXI_slr1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_dynamic_M_AXI_slr1_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr2_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="regslice_data_M_AXI_slr2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="regslice_data_M_AXI_slr2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="regslice_data_M_AXI_slr2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="regslice_data_M_AXI_slr2_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="regslice_data_M_AXI_slr2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="regslice_data_M_AXI_slr2_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_M_AXI_slr2_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="regslice_data_M_AXI_slr2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="regslice_data_M_AXI_slr2_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="regslice_data_M_AXI_slr2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="regslice_data_M_AXI_slr2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="regslice_data_M_AXI_slr2_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="regslice_data_M_AXI_slr2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="regslice_data_M_AXI_slr2_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clkwiz_kernel2_clk_out1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="test_clk1"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel2_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clkwiz_kernel_clk_out1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="test_clk0"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_aclk"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk"/>
        <CONNECTION INSTANCE="table_serch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="mon_clk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="s_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_kernel_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clkwiz_sysclks_clk_out2" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="clk"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="aclk"/>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="clk"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk1"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr1" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkwiz_sysclks_locked_slr2" SIGIS="undef" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ddrmem_1_c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="External_Ports_ddrmem_1_c0_ddr4_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddrmem_1_c0_init_calib_complete" SIGIS="undef" SIGNAME="External_Ports_ddrmem_1_c0_init_calib_complete">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="dma_pcie_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr0_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="aclk"/>
        <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="aclk"/>
        <CONNECTION INSTANCE="slr2_regslice_data" PORT="aclk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="aclk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="aclk"/>
        <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="m_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="iob_static_perst_n_out" SIGIS="undef" SIGNAME="External_Ports_iob_static_perst_n_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="logic_ddrcalib_op_Res" SIGIS="undef" SIGNAME="memory_subsystem_ddr4_mem_calib_complete">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem_calib_complete"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr0" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr1" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_user_lnk_up_slr2" SIGIS="undef" SIGNAME="External_Ports_pcie_user_lnk_up_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="slice_reset_kernel_pr_Dout_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="xlconcat_interrupt_dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_bscanid_en" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_bscanid_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_bscanid_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_capture"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="public_debug_hub_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_drck"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_runtest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_shift"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="public_debug_hub_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tck"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="public_debug_hub_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdo"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="public_debug_hub_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tms"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="public_debug_hub_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_update"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="c0_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c2_sys" NAME="c2_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c2_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c2_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_c3_sys" NAME="c3_sys" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="c3_sys_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="c3_sys_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="ddrmem_0_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_0_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_0_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_0_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_0_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_0_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_0_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_0_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_0_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_0_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_0_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_0_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_0_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_0_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_0_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="ddrmem_2_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_2_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_2_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_2_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_2_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_2_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_2_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_2_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_2_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_2_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_2_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_2_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_2_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_2_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_2_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="8" NAME="ddrmem_3_C0_DDR4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddrmem_3_C0_DDR4_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddrmem_3_C0_DDR4_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddrmem_3_C0_DDR4_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddrmem_3_C0_DDR4_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddrmem_3_C0_DDR4_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddrmem_3_C0_DDR4_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddrmem_3_C0_DDR4_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddrmem_3_C0_DDR4_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddrmem_3_C0_DDR4_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddrmem_3_C0_DDR4_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddrmem_3_C0_DDR4_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddrmem_3_C0_DDR4_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddrmem_3_C0_DDR4_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddrmem_3_C0_DDR4_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="slr1_axi_vip_data_m00_axi_M_AXI" DATAWIDTH="512" NAME="interconnect_aximm_ddrmem1_M00_AXI" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="interconnect_aximm_ddrmem1_M00_AXI_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_M_AXI_slr1" DATAWIDTH="32" NAME="regslice_control_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_M_AXI_slr1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_M_AXI_slr1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0100FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0101FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x01020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0102FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_periph_M_AXI_slr1" DATAWIDTH="32" NAME="regslice_control_periph_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_periph_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_periph_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_periph_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_periph_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_periph_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_periph_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_periph_M_AXI_slr1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_periph_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_periph_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_periph_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_periph_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_periph_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_periph_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_periph_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_periph_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_periph_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_periph_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_periph_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_periph_M_AXI_slr1_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00052000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00052FFF" INSTANCE="slr1_freq_counter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_periph_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axil"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr1_freq_counter_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr0" DATAWIDTH="32" NAME="regslice_control_userpf_M_AXI_slr0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr0_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr0_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_userpf_M_AXI_slr0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x01C00000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x01C0FFFF" INSTANCE="table_serch_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01DFF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01DFFFFF" INSTANCE="slr0_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="table_serch_1"/>
        <PERIPHERAL INSTANCE="slr0_axi_gpio_null"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr1" DATAWIDTH="32" NAME="regslice_control_userpf_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_userpf_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x01800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01800FFF" INSTANCE="System_DPA_dpa_fifo" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01810000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0181FFFF" INSTANCE="System_DPA_dpa_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01820000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0182FFFF" INSTANCE="System_DPA_dpa_mon0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01830000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0183FFFF" INSTANCE="System_DPA_dpa_mon1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01840000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0184FFFF" INSTANCE="System_DPA_dpa_mon2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01850000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0185FFFF" INSTANCE="System_DPA_dpa_mon3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01860000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0186FFFF" INSTANCE="System_DPA_dpa_mon4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01870000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0187FFFF" INSTANCE="System_DPA_dpa_mon5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="System_DPA_dpa_fifo"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_hub"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon0"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon1"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon2"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon3"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon4"/>
        <PERIPHERAL INSTANCE="System_DPA_dpa_mon5"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr2" DATAWIDTH="32" NAME="regslice_control_userpf_M_AXI_slr2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr2_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr2_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_control_userpf_M_AXI_slr2_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_control_userpf_M_AXI_slr2_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_control_userpf_M_AXI_slr2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_control_userpf_M_AXI_slr2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_control_userpf_M_AXI_slr2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_control_userpf_M_AXI_slr2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_control_userpf_M_AXI_slr2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01FEF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01FEFFFF" INSTANCE="slr2_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_control_userpf_M_AXI_slr2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr2_axi_gpio_null"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr0" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr0_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr0_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr0_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr0_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr0_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr0_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr0_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr0_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr0_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr0_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr0_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr0_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr0_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr0_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr0_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr0_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr0_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr0_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr0_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr0_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr0_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr0_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr0_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr0_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr0_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr0_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr0_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr2" DATAWIDTH="512" NAME="regslice_data_M_AXI_slr2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_M_AXI_slr2_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_M_AXI_slr2_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_M_AXI_slr2_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_M_AXI_slr2_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_M_AXI_slr2_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_M_AXI_slr2_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_M_AXI_slr2_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_M_AXI_slr2_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_M_AXI_slr2_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_M_AXI_slr2_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_M_AXI_slr2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_M_AXI_slr2_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_M_AXI_slr2_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_M_AXI_slr2_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_M_AXI_slr2_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_M_AXI_slr2_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_M_AXI_slr2_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_M_AXI_slr2_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_M_AXI_slr2_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_M_AXI_slr2_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_M_AXI_slr2_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_M_AXI_slr2_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_M_AXI_slr2_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_M_AXI_slr2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_M_AXI_slr2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_M_AXI_slr2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_M_AXI_slr2_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_M_AXI_slr2_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_M_AXI_slr2_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_M_AXI_slr2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_M_AXI_slr2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_M_AXI_slr2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_M_AXI_slr2_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_M_AXI_slr2_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_M_AXI_slr2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_M_AXI_slr2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_M_AXI_slr2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x3000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x7000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x73FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_M_AXI_slr2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_dynamic_M_AXI_slr1" DATAWIDTH="512" NAME="regslice_data_dynamic_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_dynamic_M_AXI_slr1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_dynamic_M_AXI_slr1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_dynamic_M_AXI_slr1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_periph_M_AXI" DATAWIDTH="64" NAME="regslice_data_periph_M_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_periph_M_AXI_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_periph_M_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_periph_M_AXI_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="regslice_data_periph_M_AXI_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_periph_M_AXI_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_periph_M_AXI_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_periph_M_AXI_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_periph_M_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_periph_M_AXI_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_periph_M_AXI_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_periph_M_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_periph_M_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_periph_M_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_periph_M_AXI_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_periph_M_AXI_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_periph_M_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_periph_M_AXI_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_periph_M_AXI_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_periph_M_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_periph_M_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_periph_M_AXI_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_periph_M_AXI_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_periph_M_AXI_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_periph_M_AXI_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="regslice_data_periph_M_AXI_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_periph_M_AXI_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_periph_M_AXI_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_periph_M_AXI_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_periph_M_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_periph_M_AXI_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_periph_M_AXI_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_periph_M_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_periph_M_AXI_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_periph_M_AXI_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_periph_M_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_periph_M_AXI_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_periph_M_AXI_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_periph_M_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_periph_M_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem1" BASENAME="C_AXI4_BASEADDR" BASEVALUE="0x8000000000" HIGHNAME="C_AXI4_HIGHADDR" HIGHVALUE="0x8000001FFF" INSTANCE="System_DPA_dpa_fifo" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_periph_M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="System_DPA_dpa_fifo"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_regslice_data_static_M_AXI_slr1" DATAWIDTH="512" NAME="regslice_data_static_M_AXI_slr1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="regslice_data_static_M_AXI_slr1_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="regslice_data_static_M_AXI_slr1_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="regslice_data_static_M_AXI_slr1_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="regslice_data_static_M_AXI_slr1_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="regslice_data_static_M_AXI_slr1_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="regslice_data_static_M_AXI_slr1_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="regslice_data_static_M_AXI_slr1_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="regslice_data_static_M_AXI_slr1_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="regslice_data_static_M_AXI_slr1_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="regslice_data_static_M_AXI_slr1_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="regslice_data_static_M_AXI_slr1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="regslice_data_static_M_AXI_slr1_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="regslice_data_static_M_AXI_slr1_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="regslice_data_static_M_AXI_slr1_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="regslice_data_static_M_AXI_slr1_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="regslice_data_static_M_AXI_slr1_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="regslice_data_static_M_AXI_slr1_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="regslice_data_static_M_AXI_slr1_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="regslice_data_static_M_AXI_slr1_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="regslice_data_static_M_AXI_slr1_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="regslice_data_static_M_AXI_slr1_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="regslice_data_static_M_AXI_slr1_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="regslice_data_static_M_AXI_slr1_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="regslice_data_static_M_AXI_slr1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="regslice_data_static_M_AXI_slr1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="regslice_data_static_M_AXI_slr1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="regslice_data_static_M_AXI_slr1_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="regslice_data_static_M_AXI_slr1_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="regslice_data_static_M_AXI_slr1_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="regslice_data_static_M_AXI_slr1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="regslice_data_static_M_AXI_slr1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="regslice_data_static_M_AXI_slr1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="regslice_data_static_M_AXI_slr1_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="regslice_data_static_M_AXI_slr1_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="regslice_data_static_M_AXI_slr1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="regslice_data_static_M_AXI_slr1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="regslice_data_static_M_AXI_slr1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="regslice_data_static_M_AXI_slr1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_public_debug_hub" NAME="public_debug_hub" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="public_debug_hub_bscanid_en"/>
        <PORTMAP LOGICAL="CAPTURE" PHYSICAL="public_debug_hub_capture"/>
        <PORTMAP LOGICAL="DRCK" PHYSICAL="public_debug_hub_drck"/>
        <PORTMAP LOGICAL="RESET" PHYSICAL="public_debug_hub_reset"/>
        <PORTMAP LOGICAL="RUNTEST" PHYSICAL="public_debug_hub_runtest"/>
        <PORTMAP LOGICAL="SEL" PHYSICAL="public_debug_hub_sel"/>
        <PORTMAP LOGICAL="SHIFT" PHYSICAL="public_debug_hub_shift"/>
        <PORTMAP LOGICAL="TCK" PHYSICAL="public_debug_hub_tck"/>
        <PORTMAP LOGICAL="TDI" PHYSICAL="public_debug_hub_tdi"/>
        <PORTMAP LOGICAL="TDO" PHYSICAL="public_debug_hub_tdo"/>
        <PORTMAP LOGICAL="TMS" PHYSICAL="public_debug_hub_tms"/>
        <PORTMAP LOGICAL="UPDATE" PHYSICAL="public_debug_hub_update"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="23" FULLNAME="/System_DPA/dpa_cdc" HWVERSION="1.1" INSTANCE="System_DPA_dpa_cdc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_clock_converter" VLNV="xilinx.com:ip:axis_clock_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_clock_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_cdc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="out_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="out_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="axi_str_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="axi_str_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="axi_str_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_hub_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_cdc_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/System_DPA/dpa_ctrl_interconnect" HWVERSION="2.1" INSTANCE="System_DPA_dpa_ctrl_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_ctrl_interconnect_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/System_DPA/dpa_fifo" HWVERSION="4.2" INSTANCE="System_DPA_dpa_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_fifo_mm_s" VLNV="xilinx.com:ip:axi_fifo_mm_s:4.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_fifo_mm_s;v=v4_2;d=pg080-axi-fifo-mm-s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_TX_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RX_FIFO_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_TX_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_RX_CASCADE_HEIGHT" VALUE="1"/>
        <PARAMETER NAME="C_TX_FIFO_PF_THRESHOLD" VALUE="507"/>
        <PARAMETER NAME="C_TX_FIFO_PE_THRESHOLD" VALUE="5"/>
        <PARAMETER NAME="C_RX_FIFO_PF_THRESHOLD" VALUE="507"/>
        <PARAMETER NAME="C_RX_FIFO_PE_THRESHOLD" VALUE="5"/>
        <PARAMETER NAME="C_USE_TX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_DATA_INTERFACE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_USE_RX_CUT_THROUGH" VALUE="1"/>
        <PARAMETER NAME="C_USE_TX_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_TX_CTRL" VALUE="0"/>
        <PARAMETER NAME="C_USE_RX_DATA" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_AXI_STR_TXC_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER NAME="C_AXI_STR_TXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="C_AXI_STR_RXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_fifo_0"/>
        <PARAMETER NAME="C_AXI_STR_TXC_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_TXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_RXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01800FFF"/>
        <PARAMETER NAME="C_AXI4_BASEADDR" VALUE="0x8000000000"/>
        <PARAMETER NAME="C_AXI4_HIGHADDR" VALUE="0x8000001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arlock" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="axi_str_rxd_tvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_rxd_tready" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_rxd_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="axi_str_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_cdc_M_AXIS" NAME="AXI_STR_RXD" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_rxd_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_reg_slice2_M_AXI" DATAWIDTH="64" NAME="S_AXI_FULL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi4_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi4_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi4_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi4_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi4_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi4_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi4_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi4_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi4_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi4_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi4_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi4_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi4_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi4_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi4_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi4_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_hub" HWVERSION="1.1" INSTANCE="System_DPA_dpa_hub" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="trace_hub" VLNV="xilinx.com:ip:trace_hub:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_TRACE_PORTS" VALUE="11"/>
        <PARAMETER NAME="USE_PASSTHROUGH" VALUE="false"/>
        <PARAMETER NAME="EMULATION" VALUE="false"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_hub_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01810000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0181FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" NAME="out_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_ready" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_cdc_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace0_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace0_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace0_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace0_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace0_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace0_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace1_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace1_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace1_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace1_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace1_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace1_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="rtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace2_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace2_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace2_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace2_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace2_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace2_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="wtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace3_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace3_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace3_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace3_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace3_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace3_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="rtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace4_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace4_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace4_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace4_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace4_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace4_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="wtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace5_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace5_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace5_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace5_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace5_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace5_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="rtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace6_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace6_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace6_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace6_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace6_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace6_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="wtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace7_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace7_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace7_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace7_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace7_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace7_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="rtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace8_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace8_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace8_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace8_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace8_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace8_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="wtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace9_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace9_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace9_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace9_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace9_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace9_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="rtrace_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="44" NAME="trace10_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace10_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace10_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace10_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace10_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace10_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="wtrace_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_hub_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_data"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon0_TRACE_OUT" NAME="TRACE_0" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace0_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace0_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace0_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace0_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace0_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace0_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon1_TRACE_OUT_0" NAME="TRACE_1" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace1_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace1_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace1_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace1_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace1_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace1_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon1_TRACE_OUT_1" NAME="TRACE_2" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace2_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace2_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace2_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace2_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace2_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace2_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon2_TRACE_OUT_0" NAME="TRACE_3" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace3_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace3_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace3_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace3_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace3_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace3_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon2_TRACE_OUT_1" NAME="TRACE_4" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace4_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace4_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace4_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace4_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace4_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace4_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon3_TRACE_OUT_0" NAME="TRACE_5" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace5_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace5_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace5_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace5_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace5_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace5_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon3_TRACE_OUT_1" NAME="TRACE_6" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace6_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace6_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace6_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace6_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace6_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace6_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon4_TRACE_OUT_0" NAME="TRACE_7" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace7_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace7_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace7_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace7_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace7_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace7_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon4_TRACE_OUT_1" NAME="TRACE_8" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace8_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace8_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace8_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace8_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace8_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace8_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon5_TRACE_OUT_0" NAME="TRACE_9" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace9_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace9_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace9_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace9_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace9_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace9_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon5_TRACE_OUT_1" NAME="TRACE_10" TYPE="TARGET" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace10_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace10_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace10_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace10_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace10_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace10_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon0" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="accelerator_monitor" VLNV="xilinx.com:ip:accelerator_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="STALL_MON" VALUE="0"/>
        <PARAMETER NAME="TRACE_ID" VALUE="64"/>
        <PARAMETER NAME="MONITOR_MODE" VALUE="1"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01820000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0182FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="trace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="trace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace0_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace0_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon0_TRACE_OUT" NAME="TRACE_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="trace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="trace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="trace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="trace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="trace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="trace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="S_AXI_MON" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon1" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon1" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_interface_monitor" VLNV="xilinx.com:ip:axi_interface_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="0"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="1"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="1"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="1"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="0"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01830000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0183FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="rtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace1_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace1_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="wtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace2_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace2_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon1_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BRESP" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BUSER" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon1_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="rtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="rtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="rtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="rtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="rtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="rtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon1_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="wtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="wtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="wtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="wtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="wtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="wtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm0" DATAWIDTH="512" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon2" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon2" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_interface_monitor" VLNV="xilinx.com:ip:axi_interface_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="2"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="3"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="1"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="1"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="0"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01840000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0184FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="rtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace3_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace3_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="wtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace4_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace4_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon2_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BRESP" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BUSER" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon2_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="rtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="rtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="rtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="rtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="rtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="rtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon2_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="wtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="wtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="wtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="wtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="wtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="wtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm1" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon3" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon3" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_interface_monitor" VLNV="xilinx.com:ip:axi_interface_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="4"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="5"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="1"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="1"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="0"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01850000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0185FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="rtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace5_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace5_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="wtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace6_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace6_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon3_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BRESP" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BUSER" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon3_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="rtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="rtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="rtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="rtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="rtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="rtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon3_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="wtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="wtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="wtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="wtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="wtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="wtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm2" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon4" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon4" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_interface_monitor" VLNV="xilinx.com:ip:axi_interface_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="6"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="7"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="1"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="1"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="0"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon4_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01860000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0186FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="rtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace7_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace7_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="wtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace8_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace8_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon4_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BRESP" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BUSER" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon4_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="rtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="rtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="rtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="rtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="rtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="rtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon4_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="wtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="wtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="wtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="wtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="wtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="wtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_gmem" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/System_DPA/dpa_mon5" HWVERSION="1.1" INSTANCE="System_DPA_dpa_mon5" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_interface_monitor" VLNV="xilinx.com:ip:axi_interface_monitor:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="8"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="9"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="1"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="1"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="0"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_mon5_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01870000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0187FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="rtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace9_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace9_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_counter_overflow" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_counter_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_counter_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="44" NAME="wtrace_counter" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_event" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_event">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_event"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wtrace_data" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wtrace_valid" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wtrace_read" SIGIS="undef" SIGNAME="System_DPA_dpa_hub_trace10_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace10_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_awaddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awaddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_awprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_awvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_awready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_awready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_wdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_wstrb_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wstrb_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_wvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_wready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_wready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_bresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_bvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_bready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_bready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_araddr_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_araddr_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_arprot_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arprot_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_arvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_arready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_arready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_rdata_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rdata_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_rresp_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rresp_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_rvalid_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rvalid_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef" SIGNAME="System_DPA_dpa_mon0_s_axi_rready_mon">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="s_axi_rready_mon"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_AWUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_WLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_WUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="m_axi_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_ARUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_RUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_BRESP" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_BUSER" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_ctrl_interconnect_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon5_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="rtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="rtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="rtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="rtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="rtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="rtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_mon5_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdsoc_trace:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="counter" PHYSICAL="wtrace_counter"/>
            <PORTMAP LOGICAL="counter_overflow" PHYSICAL="wtrace_counter_overflow"/>
            <PORTMAP LOGICAL="data" PHYSICAL="wtrace_data"/>
            <PORTMAP LOGICAL="event" PHYSICAL="wtrace_event"/>
            <PORTMAP LOGICAL="read" PHYSICAL="wtrace_read"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="wtrace_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_plram0" DATAWIDTH="512" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/System_DPA/dpa_reg_slice" HWVERSION="2.1" INSTANCE="System_DPA_dpa_reg_slice" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_reg_slice_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_periph_M_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_reg_slice_M_AXI" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_periph_M_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/System_DPA/dpa_reg_slice2" HWVERSION="2.1" INSTANCE="System_DPA_dpa_reg_slice2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_dpa_reg_slice2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_reg_slice_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="39" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_fifo_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi4_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_reg_slice2_M_AXI" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="System_DPA_dpa_reg_slice_M_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="pfm_dynamic_debug_bridge_xsdbm_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="CORE" FULLNAME="/debug_bridge_xsdbm" HWVERSION="3.0" INSTANCE="debug_bridge_xsdbm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="pfm_dynamic_debug_bridge_xsdbm_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_debug_bridge_xsdbm_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_bscanid_en" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_bscanid_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_bscanid_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_BSCAN_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="public_debug_hub_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_public_debug_hub" NAME="S_BSCAN" TYPE="TARGET" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="S_BSCAN_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="S_BSCAN_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="S_BSCAN_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="S_BSCAN_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="S_BSCAN_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="S_BSCAN_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="S_BSCAN_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="S_BSCAN_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="S_BSCAN_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="S_BSCAN_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="S_BSCAN_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="S_BSCAN_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="xlconcat_interrupt_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_0" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="table_serch_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_1" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_2" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_3" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interrupt_concat/xlconstant_gnd" HWVERSION="1.1" INSTANCE="interrupt_concat_xlconstant_gnd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconstant_gnd_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="pfm_dynamic_memory_subsystem_0" BDTYPE="SBD" COREREVISION="7" DRIVERMODE="SUBCORE" FULLNAME="/memory_subsystem" HWVERSION="1.0" INSTANCE="memory_subsystem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sdx_memory_subsystem" SIM_BD="pfm_dynamic_memory_subsystem_0" VLNV="xilinx.com:ip:sdx_memory_subsystem:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S04_AXI" NAME="PLRAM_MEM00" RANGE="0x00020000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="9"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="3"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="resource_access_constraints { S00_AXI {DDR4_MEM00 PLRAM_MEM00} S01_AXI {M00_AXI_MEM00} S02_AXI {DDR4_MEM01 PLRAM_MEM01} S03_AXI {DDR4_MEM02 PLRAM_MEM02} } resource_map_replication { S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {} } plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 }} __temp_dsa_info { excluded_board_components { xilinx.com:au200:ddr4_sdram_c1:1.0 } axi_passthrough { xilinx.com:au200:ddr4_sdram_c1:1.0 { offset 0x5000000000 range 16G slr SLR1 } } }"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_memory_subsystem_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x5000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x53FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="External_Ports_ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddrmem_1_c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_0_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_2_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="ddrmem_3_C0_DDR4_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c0_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c0_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM01_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c2_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM01_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c2_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c3_sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_DIFF_CLK_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="c3_sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem00_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem01_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_mem02_ui_clk" SIGIS="clk"/>
        <PORT DIR="I" NAME="ddr4_mem00_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem01_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem02_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr4_mem_calib_complete" SIGIS="data" SIGNAME="memory_subsystem_ddr4_mem_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="logic_ddrcalib_op_Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr4_mem_calib_vec" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_plram0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_aximm2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="37" NAME="S08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="m_axi_gmem_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_dynamic_M_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_plram0" DATAWIDTH="512" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm0" DATAWIDTH="512" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm1" DATAWIDTH="32" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm2" DATAWIDTH="32" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_gmem" DATAWIDTH="32" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="DDR4_MEM00" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="DDR4_MEM01" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="8" NAME="DDR4_MEM02" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c0_sys" NAME="DDR4_MEM00_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c2_sys" NAME="DDR4_MEM01_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM01_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM01_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_c3_sys" NAME="DDR4_MEM02_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="interconnect_aximm_ddrmem1_M00_AXI" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="interconnect_aximm_ddrmem1_M00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slr0/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr0_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr0/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr0_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01DFF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01DFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr0/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="slr0_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_ctrl_userpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr0/axi_vip_data" HWVERSION="1.1" INSTANCE="slr0_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr0" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/slr0/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr0_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr0/regslice_control_userpf" HWVERSION="2.1" INSTANCE="slr0_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_control_userpf_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr0/regslice_data" HWVERSION="2.1" INSTANCE="slr0_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr0_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr0_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_regslice_control_userpf" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_user_lnk_up_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr0_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr0_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_axi_cdc_data" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="table_serch_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon0" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon1" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon2" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon3" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon4" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_mon5" PORT="trace_rst"/>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="trace_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_hub" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr0/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slr1/axi_cdc_data_dynamic" HWVERSION="2.1" INSTANCE="slr1_axi_cdc_data_dynamic" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_dynamic_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_dynamic_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_dynamic_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slr1/axi_cdc_data_static" HWVERSION="2.1" INSTANCE="slr1_axi_cdc_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_static_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr1/axi_vip_ctrl_mgntpf" HWVERSION="1.1" INSTANCE="slr1_axi_vip_ctrl_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_ctrl_mgntpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_M_AXI_slr1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr1/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="slr1_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_ctrl_userpf_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr1/axi_vip_data_dynamic" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data_dynamic" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_dynamic_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_dynamic_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_dynamic_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_dynamic_M_AXI_slr1" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr1/axi_vip_data_m00_axi" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data_m00_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_m00_axi_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddrmem_1_c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_ddrmem_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="interconnect_aximm_ddrmem1_M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_m00_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_m00_axi_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr1/axi_vip_data_static" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_static_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_static_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_static_M_AXI_slr1" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slr1/freq_counter_0" HWVERSION="1.0" INSTANCE="slr1_freq_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="freq_counter" VLNV="xilinx.com:user:freq_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="50925"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_freq_counter_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00052000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00052FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_awvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_awready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_wvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_wready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_bvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_bready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_arvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_arready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_rvalid" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_rready" SIGIS="undef" SIGNAME="slr1_freq_counter_0_axil_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_periph_M_AXI_slr1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_periph_M_AXI_slr1" DATAWIDTH="32" NAME="axil" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axil_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axil_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axil_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axil_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axil_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axil_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axil_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axil_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axil_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axil_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axil_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axil_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axil_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axil_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/slr1/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr1_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="System_DPA_dpa_ctrl_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr1/regslice_control_mgntpf" HWVERSION="2.1" INSTANCE="slr1_regslice_control_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_control_mgntpf_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_mgntpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_mgntpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr1/regslice_control_userpf" HWVERSION="2.1" INSTANCE="slr1_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_control_userpf_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr1/regslice_data_dynamic" HWVERSION="2.1" INSTANCE="slr1_regslice_data_dynamic" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_dynamic_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_dynamic_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_dynamic_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_dynamic_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_dynamic_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr1/regslice_data_m00_axi" HWVERSION="2.1" INSTANCE="slr1_regslice_data_m00_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_m00_axi_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddrmem_1_c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_ddrmem_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_m00_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_m00_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_ddrmem_1_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr1/regslice_data_static" HWVERSION="2.1" INSTANCE="slr1_regslice_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_static_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slr1/reset_controllers/logic_reset_op" HWVERSION="2.0" INSTANCE="slr1_reset_controllers_logic_reset_op" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_logic_reset_op_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iob_static_perst_n_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iob_static_perst_n_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem00_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem01_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem02_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_user_lnk_up_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_DPA_dpa_fifo" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice" PORT="aresetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_reg_slice2" PORT="aresetn"/>
            <CONNECTION INSTANCE="System_DPA_dpa_ctrl_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="System_DPA_dpa_cdc" PORT="m_axis_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_dynamic" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data_dynamic" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_ddrmem_1" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_ddrmem_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddrmem_1_c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ddrmem_1_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddrmem_1_c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_ddrmem_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_m00_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data_m00_axi" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_dynamic" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/slr2/axi_cdc_data" HWVERSION="2.1" INSTANCE="slr2_axi_cdc_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_cdc_data_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_regslice_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_cdc_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr2/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr2_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_gpio_null_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01FEF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01FEFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr2/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="slr2_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_ctrl_userpf_2"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_control_userpf_M_AXI_slr2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_control_userpf_M_AXI_slr2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/slr2/axi_vip_data" HWVERSION="1.1" INSTANCE="slr2_axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_vip_data_1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="regslice_data_M_AXI_slr2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_regslice_data_M_AXI_slr2" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/slr2/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr2_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr2/regslice_control_userpf" HWVERSION="2.1" INSTANCE="slr2_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_control_userpf_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/slr2/regslice_data" HWVERSION="2.1" INSTANCE="slr2_regslice_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_regslice_data_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr2_axi_cdc_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_regslice_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_control_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_sysclks_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_sysclks_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_sysclks_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="slr2_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr2_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr2_regslice_control_userpf" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_data_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_user_lnk_up_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_user_lnk_up_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr2_axi_vip_data" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr2_regslice_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr2_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_axi_cdc_data" PORT="m_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr2/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr2_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psreset_gate_pr_kernel2_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_slice_reset_kernel_pr_Dout_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="slice_reset_kernel_pr_Dout_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_clkwiz_kernel2_locked_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel2_locked_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2112460416" FULLNAME="/table_serch_1" HWVERSION="1.0" INSTANCE="table_serch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="table_serch" VLNV="xilinx.com:hls:table_serch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_PLRAM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_AXIMM2_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_table_serch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.333"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x01C00000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x01C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="stall_start_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_start_int" SIGIS="undef"/>
        <PORT DIR="O" NAME="stall_done_int" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clkwiz_kernel_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_kernel_clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr0_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_done" SIGIS="data"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="table_serch_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_start" SIGIS="data"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_plram0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_plram0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_plram0_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_plram0_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_plram0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_plram0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_plram0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_plram0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_plram0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_plram0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_plram0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_plram0_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_plram0_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_plram0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_plram0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_plram0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_plram0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_plram0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_plram0_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_plram0_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm0_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm0_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_aximm0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm0_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm0_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_aximm0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm0_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm0_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm1_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm1_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_aximm1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm1_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm1_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_aximm1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm1_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm1_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm2_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm2_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_aximm2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_aximm2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_aximm2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm2_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm2_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_aximm2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_aximm2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_aximm2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_aximm2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_aximm2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aximm2_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_aximm2_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_plram0" DATAWIDTH="512" NAME="m_axi_plram0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_plram0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_plram0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_plram0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_plram0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_plram0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_plram0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_plram0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_plram0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_plram0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_plram0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_plram0_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_plram0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_plram0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_plram0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_plram0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_plram0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_plram0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_plram0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_plram0_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_plram0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_plram0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_plram0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_plram0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_plram0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_plram0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_plram0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_plram0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_plram0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_plram0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_plram0_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_plram0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_plram0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_plram0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_plram0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_plram0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm0" DATAWIDTH="512" NAME="m_axi_aximm0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_aximm0_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_aximm0_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_aximm0_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_aximm0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_aximm0_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_aximm0_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_aximm0_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_aximm0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_aximm0_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_aximm0_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_aximm0_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_aximm0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_aximm0_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_aximm0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_aximm0_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_aximm0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_aximm0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_aximm0_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_aximm0_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_aximm0_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_aximm0_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_aximm0_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_aximm0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_aximm0_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_aximm0_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_aximm0_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_aximm0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_aximm0_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_aximm0_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_aximm0_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_aximm0_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_aximm0_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_aximm0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_aximm0_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_aximm0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm1" DATAWIDTH="32" NAME="m_axi_aximm1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_aximm1_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_aximm1_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_aximm1_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_aximm1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_aximm1_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_aximm1_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_aximm1_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_aximm1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_aximm1_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_aximm1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_aximm1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_aximm1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_aximm1_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_aximm1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_aximm1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_aximm1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_aximm1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_aximm1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_aximm1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_aximm1_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_aximm1_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_aximm1_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_aximm1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_aximm1_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_aximm1_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_aximm1_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_aximm1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_aximm1_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_aximm1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_aximm1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_aximm1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_aximm1_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_aximm1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_aximm1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_aximm1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_aximm2" DATAWIDTH="32" NAME="m_axi_aximm2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_aximm2_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_aximm2_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_aximm2_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_aximm2_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_aximm2_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_aximm2_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_aximm2_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_aximm2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_aximm2_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_aximm2_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_aximm2_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_aximm2_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_aximm2_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_aximm2_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_aximm2_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_aximm2_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_aximm2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_aximm2_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_aximm2_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_aximm2_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_aximm2_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_aximm2_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_aximm2_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_aximm2_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_aximm2_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_aximm2_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_aximm2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_aximm2_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_aximm2_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_aximm2_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_aximm2_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_aximm2_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_aximm2_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_aximm2_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_aximm2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="table_serch_1_m_axi_gmem" DATAWIDTH="32" NAME="m_axi_gmem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_plram0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S04_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S08_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_aximm0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S05_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_aximm1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S06_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_aximm2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S07_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
