<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_6F3F60D2-8880-4B0E-83CA-CBF9F38B5C1B"><title>VCCPRIM_1P8_PROC</title><body><section id="SECTION_6A3E516D-7215-45F7-B53E-28580185C20D" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_6F3F60D2-8880-4B0E-83CA-CBF9F38B5C1B_6A3E516D-7215-45F7-B53E-28580185C20D_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_6F3F60D2-8880-4B0E-83CA-CBF9F38B5C1B_6A3E516D-7215-45F7-B53E-28580185C20D_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on 2 layers, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Primary Layer. VCCPRIM_1P8_PROC_FLTRB can be merged with VCCPRIM_1P8_PROC on Layer 4.</p></entry><entry><p>VCCPRIM_1P8_PROC_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_proc_1_1"><title>VCCPRIM_1P8_PROC_1</title><image href="FIG_vccprim_1p8_proc_1_1.png" scalefit="yes" id="IMG_vccprim_1p8_proc_1_1_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_6F3F60D2-8880-4B0E-83CA-CBF9F38B5C1B_6A3E516D-7215-45F7-B53E-28580185C20D_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_6F3F60D2-8880-4B0E-83CA-CBF9F38B5C1B_6A3E516D-7215-45F7-B53E-28580185C20D_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603 / 0805</p></entry><entry><p>1uH</p></entry><entry><p>1</p></entry><entry><p>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</p></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>2</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</p></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201 / 0402</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_PROC BGAs</p></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_PROC_FLTRA BGAs.</p></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.</p></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.</p><p /></entry><entry><p>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_proc_2_1"><title>VCCPRIM_1P8_PROC_2</title><image href="FIG_vccprim_1p8_proc_2_1.png" scalefit="yes" id="IMG_vccprim_1p8_proc_2_1_png" /></fig><fig id="FIG_vccprim_1p8_proc_3_1"><title>VCCPRIM_1P8_PROC_3</title><image href="FIG_vccprim_1p8_proc_3_1.png" scalefit="yes" id="IMG_vccprim_1p8_proc_3_1_png" /></fig><fig id="FIG_vccprim_1p8_proc_4_1"><title>VCCPRIM_1P8_PROC_4</title><image href="FIG_vccprim_1p8_proc_4_1.png" scalefit="yes" id="IMG_vccprim_1p8_proc_4_1_png" /></fig></section></body></topic>