ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_timer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c"
  20              		.section	.text.timer_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	timer_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	timer_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \file    gd32f4xx_timer.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief   TIMER driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** #include "gd32f4xx_timer.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      deinit a TIMER
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
  30              		.loc 1 48 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 48 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(timer_periph) {
  40              		.loc 1 49 5 is_stmt 1 view .LVU2
  41 0002 5B4B     		ldr	r3, .L26
  42 0004 9842     		cmp	r0, r3
  43 0006 00F0A980 		beq	.L2
  44 000a 3FD8     		bhi	.L3
  45 000c A3F58053 		sub	r3, r3, #4096
  46 0010 9842     		cmp	r0, r3
  47 0012 7FD0     		beq	.L4
  48 0014 10D9     		bls	.L21
  49 0016 574B     		ldr	r3, .L26+4
  50 0018 9842     		cmp	r0, r3
  51 001a 00F08480 		beq	.L10
  52 001e 03F58063 		add	r3, r3, #1024
  53 0022 9842     		cmp	r0, r3
  54 0024 25D1     		bne	.L22
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER0 */
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER1:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER1 */
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER2:
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER2 */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 3


  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER3:
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER3 */
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER4:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER4 */
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER5:
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER5 */
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER6:
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER6 */
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER7:
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER7 */
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER8:
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER8 */
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER9:
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER9 */
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER10:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER10 */
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER11:
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER11 */
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
  55              		.loc 1 107 9 view .LVU3
  56 0026 40F60600 		movw	r0, #2054
  57              	.LVL1:
  58              		.loc 1 107 9 is_stmt 0 view .LVU4
  59 002a FFF7FEFF 		bl	rcu_periph_reset_enable
  60              	.LVL2:
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
  61              		.loc 1 108 9 is_stmt 1 view .LVU5
  62 002e 40F60600 		movw	r0, #2054
  63 0032 FFF7FEFF 		bl	rcu_periph_reset_disable
  64              	.LVL3:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 4


 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  65              		.loc 1 109 9 view .LVU6
  66 0036 63E0     		b	.L1
  67              	.LVL4:
  68              	.L21:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  69              		.loc 1 49 5 is_stmt 0 view .LVU7
  70 0038 A3F50063 		sub	r3, r3, #2048
  71 003c 9842     		cmp	r0, r3
  72 003e 60D0     		beq	.L6
  73 0040 03F58063 		add	r3, r3, #1024
  74 0044 9842     		cmp	r0, r3
  75 0046 08D1     		bne	.L23
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  76              		.loc 1 67 9 is_stmt 1 view .LVU8
  77 0048 40F60200 		movw	r0, #2050
  78              	.LVL5:
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  79              		.loc 1 67 9 is_stmt 0 view .LVU9
  80 004c FFF7FEFF 		bl	rcu_periph_reset_enable
  81              	.LVL6:
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  82              		.loc 1 68 9 is_stmt 1 view .LVU10
  83 0050 40F60200 		movw	r0, #2050
  84 0054 FFF7FEFF 		bl	rcu_periph_reset_disable
  85              	.LVL7:
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER4:
  86              		.loc 1 69 9 view .LVU11
  87 0058 52E0     		b	.L1
  88              	.LVL8:
  89              	.L23:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  90              		.loc 1 49 5 is_stmt 0 view .LVU12
  91 005a B0F1804F 		cmp	r0, #1073741824
  92 005e 4FD1     		bne	.L1
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  93              		.loc 1 57 9 is_stmt 1 view .LVU13
  94 0060 4FF40060 		mov	r0, #2048
  95              	.LVL9:
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  96              		.loc 1 57 9 is_stmt 0 view .LVU14
  97 0064 FFF7FEFF 		bl	rcu_periph_reset_enable
  98              	.LVL10:
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  99              		.loc 1 58 9 is_stmt 1 view .LVU15
 100 0068 4FF40060 		mov	r0, #2048
 101 006c FFF7FEFF 		bl	rcu_periph_reset_disable
 102              	.LVL11:
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER2:
 103              		.loc 1 59 9 view .LVU16
 104 0070 46E0     		b	.L1
 105              	.LVL12:
 106              	.L22:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
 107              		.loc 1 49 5 is_stmt 0 view .LVU17
 108 0072 A3F50063 		sub	r3, r3, #2048
 109 0076 9842     		cmp	r0, r3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 5


 110 0078 42D1     		bne	.L1
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 111              		.loc 1 77 9 is_stmt 1 view .LVU18
 112 007a 40F60400 		movw	r0, #2052
 113              	.LVL13:
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 114              		.loc 1 77 9 is_stmt 0 view .LVU19
 115 007e FFF7FEFF 		bl	rcu_periph_reset_enable
 116              	.LVL14:
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 117              		.loc 1 78 9 is_stmt 1 view .LVU20
 118 0082 40F60400 		movw	r0, #2052
 119 0086 FFF7FEFF 		bl	rcu_periph_reset_disable
 120              	.LVL15:
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER6:
 121              		.loc 1 79 9 view .LVU21
 122 008a 39E0     		b	.L1
 123              	.LVL16:
 124              	.L3:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
 125              		.loc 1 49 5 is_stmt 0 view .LVU22
 126 008c 3A4B     		ldr	r3, .L26+8
 127 008e 9842     		cmp	r0, r3
 128 0090 52D0     		beq	.L13
 129 0092 0FD9     		bls	.L24
 130 0094 394B     		ldr	r3, .L26+12
 131 0096 9842     		cmp	r0, r3
 132 0098 57D0     		beq	.L18
 133 009a 03F58063 		add	r3, r3, #1024
 134 009e 9842     		cmp	r0, r3
 135 00a0 2ED1     		bne	.L1
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 136              		.loc 1 102 9 is_stmt 1 view .LVU23
 137 00a2 40F61210 		movw	r0, #2322
 138              	.LVL17:
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 139              		.loc 1 102 9 is_stmt 0 view .LVU24
 140 00a6 FFF7FEFF 		bl	rcu_periph_reset_enable
 141              	.LVL18:
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 142              		.loc 1 103 9 is_stmt 1 view .LVU25
 143 00aa 40F61210 		movw	r0, #2322
 144 00ae FFF7FEFF 		bl	rcu_periph_reset_disable
 145              	.LVL19:
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER11:
 146              		.loc 1 104 9 view .LVU26
 147 00b2 25E0     		b	.L1
 148              	.LVL20:
 149              	.L24:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
 150              		.loc 1 49 5 is_stmt 0 view .LVU27
 151 00b4 A3F58043 		sub	r3, r3, #16384
 152 00b8 9842     		cmp	r0, r3
 153 00ba 19D0     		beq	.L15
 154 00bc 03F58063 		add	r3, r3, #1024
 155 00c0 9842     		cmp	r0, r3
 156 00c2 08D1     		bne	.L25
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 6


  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 157              		.loc 1 87 9 is_stmt 1 view .LVU28
 158 00c4 40F60110 		movw	r0, #2305
 159              	.LVL21:
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 160              		.loc 1 87 9 is_stmt 0 view .LVU29
 161 00c8 FFF7FEFF 		bl	rcu_periph_reset_enable
 162              	.LVL22:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 163              		.loc 1 88 9 is_stmt 1 view .LVU30
 164 00cc 40F60110 		movw	r0, #2305
 165 00d0 FFF7FEFF 		bl	rcu_periph_reset_disable
 166              	.LVL23:
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER8:
 167              		.loc 1 89 9 view .LVU31
 168 00d4 14E0     		b	.L1
 169              	.LVL24:
 170              	.L25:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
 171              		.loc 1 49 5 is_stmt 0 view .LVU32
 172 00d6 A3F56443 		sub	r3, r3, #58368
 173 00da 9842     		cmp	r0, r3
 174 00dc 10D1     		bne	.L1
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER12:
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER12 */
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER13:
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER13 */
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 175              		.loc 1 117 9 is_stmt 1 view .LVU33
 176 00de 40F60800 		movw	r0, #2056
 177              	.LVL25:
 178              		.loc 1 117 9 is_stmt 0 view .LVU34
 179 00e2 FFF7FEFF 		bl	rcu_periph_reset_enable
 180              	.LVL26:
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 181              		.loc 1 118 9 is_stmt 1 view .LVU35
 182 00e6 40F60800 		movw	r0, #2056
 183 00ea FFF7FEFF 		bl	rcu_periph_reset_disable
 184              	.LVL27:
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 185              		.loc 1 119 9 view .LVU36
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 186              		.loc 1 123 1 is_stmt 0 view .LVU37
 187 00ee 07E0     		b	.L1
 188              	.LVL28:
 189              	.L15:
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 190              		.loc 1 52 9 is_stmt 1 view .LVU38
 191 00f0 4FF41060 		mov	r0, #2304
 192              	.LVL29:
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 7


 193              		.loc 1 52 9 is_stmt 0 view .LVU39
 194 00f4 FFF7FEFF 		bl	rcu_periph_reset_enable
 195              	.LVL30:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 196              		.loc 1 53 9 is_stmt 1 view .LVU40
 197 00f8 4FF41060 		mov	r0, #2304
 198 00fc FFF7FEFF 		bl	rcu_periph_reset_disable
 199              	.LVL31:
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER1:
 200              		.loc 1 54 9 view .LVU41
 201              	.L1:
 202              		.loc 1 123 1 is_stmt 0 view .LVU42
 203 0100 08BD     		pop	{r3, pc}
 204              	.LVL32:
 205              	.L6:
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 206              		.loc 1 62 9 is_stmt 1 view .LVU43
 207 0102 40F60100 		movw	r0, #2049
 208              	.LVL33:
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 209              		.loc 1 62 9 is_stmt 0 view .LVU44
 210 0106 FFF7FEFF 		bl	rcu_periph_reset_enable
 211              	.LVL34:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 212              		.loc 1 63 9 is_stmt 1 view .LVU45
 213 010a 40F60100 		movw	r0, #2049
 214 010e FFF7FEFF 		bl	rcu_periph_reset_disable
 215              	.LVL35:
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER3:
 216              		.loc 1 64 9 view .LVU46
 217 0112 F5E7     		b	.L1
 218              	.LVL36:
 219              	.L4:
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 220              		.loc 1 72 9 view .LVU47
 221 0114 40F60300 		movw	r0, #2051
 222              	.LVL37:
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 223              		.loc 1 72 9 is_stmt 0 view .LVU48
 224 0118 FFF7FEFF 		bl	rcu_periph_reset_enable
 225              	.LVL38:
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 226              		.loc 1 73 9 is_stmt 1 view .LVU49
 227 011c 40F60300 		movw	r0, #2051
 228 0120 FFF7FEFF 		bl	rcu_periph_reset_disable
 229              	.LVL39:
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER5:
 230              		.loc 1 74 9 view .LVU50
 231 0124 ECE7     		b	.L1
 232              	.LVL40:
 233              	.L10:
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 234              		.loc 1 82 9 view .LVU51
 235 0126 40F60500 		movw	r0, #2053
 236              	.LVL41:
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 237              		.loc 1 82 9 is_stmt 0 view .LVU52
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 8


 238 012a FFF7FEFF 		bl	rcu_periph_reset_enable
 239              	.LVL42:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 240              		.loc 1 83 9 is_stmt 1 view .LVU53
 241 012e 40F60500 		movw	r0, #2053
 242 0132 FFF7FEFF 		bl	rcu_periph_reset_disable
 243              	.LVL43:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER7:
 244              		.loc 1 84 9 view .LVU54
 245 0136 E3E7     		b	.L1
 246              	.LVL44:
 247              	.L13:
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 248              		.loc 1 92 9 view .LVU55
 249 0138 4FF41160 		mov	r0, #2320
 250              	.LVL45:
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 251              		.loc 1 92 9 is_stmt 0 view .LVU56
 252 013c FFF7FEFF 		bl	rcu_periph_reset_enable
 253              	.LVL46:
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 254              		.loc 1 93 9 is_stmt 1 view .LVU57
 255 0140 4FF41160 		mov	r0, #2320
 256 0144 FFF7FEFF 		bl	rcu_periph_reset_disable
 257              	.LVL47:
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER9:
 258              		.loc 1 94 9 view .LVU58
 259 0148 DAE7     		b	.L1
 260              	.LVL48:
 261              	.L18:
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 262              		.loc 1 97 9 view .LVU59
 263 014a 40F61110 		movw	r0, #2321
 264              	.LVL49:
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 265              		.loc 1 97 9 is_stmt 0 view .LVU60
 266 014e FFF7FEFF 		bl	rcu_periph_reset_enable
 267              	.LVL50:
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 268              		.loc 1 98 9 is_stmt 1 view .LVU61
 269 0152 40F61110 		movw	r0, #2321
 270 0156 FFF7FEFF 		bl	rcu_periph_reset_disable
 271              	.LVL51:
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER10:
 272              		.loc 1 99 9 view .LVU62
 273 015a D1E7     		b	.L1
 274              	.LVL52:
 275              	.L2:
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 276              		.loc 1 112 9 view .LVU63
 277 015c 40F60700 		movw	r0, #2055
 278              	.LVL53:
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 279              		.loc 1 112 9 is_stmt 0 view .LVU64
 280 0160 FFF7FEFF 		bl	rcu_periph_reset_enable
 281              	.LVL54:
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 9


 282              		.loc 1 113 9 is_stmt 1 view .LVU65
 283 0164 40F60700 		movw	r0, #2055
 284 0168 FFF7FEFF 		bl	rcu_periph_reset_disable
 285              	.LVL55:
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER13:
 286              		.loc 1 114 9 view .LVU66
 287 016c C8E7     		b	.L1
 288              	.L27:
 289 016e 00BF     		.align	2
 290              	.L26:
 291 0170 001C0040 		.word	1073748992
 292 0174 00140040 		.word	1073746944
 293 0178 00400140 		.word	1073823744
 294 017c 00440140 		.word	1073824768
 295              		.cfi_endproc
 296              	.LFE116:
 298              		.section	.text.timer_struct_para_init,"ax",%progbits
 299              		.align	1
 300              		.global	timer_struct_para_init
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	timer_struct_para_init:
 306              	.LVL56:
 307              	.LFB117:
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_struct_para_init(timer_parameter_struct *initpara)
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 308              		.loc 1 132 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the init parameter struct member with the default value */
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->prescaler         = 0U;
 313              		.loc 1 134 5 view .LVU68
 314              		.loc 1 134 33 is_stmt 0 view .LVU69
 315 0000 0023     		movs	r3, #0
 316 0002 0380     		strh	r3, [r0]	@ movhi
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 317              		.loc 1 135 5 is_stmt 1 view .LVU70
 318              		.loc 1 135 33 is_stmt 0 view .LVU71
 319 0004 4380     		strh	r3, [r0, #2]	@ movhi
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 320              		.loc 1 136 5 is_stmt 1 view .LVU72
 321              		.loc 1 136 33 is_stmt 0 view .LVU73
 322 0006 8380     		strh	r3, [r0, #4]	@ movhi
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->period            = 65535U;
 323              		.loc 1 137 5 is_stmt 1 view .LVU74
 324              		.loc 1 137 33 is_stmt 0 view .LVU75
 325 0008 4FF6FF72 		movw	r2, #65535
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 10


 326 000c 8260     		str	r2, [r0, #8]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 327              		.loc 1 138 5 is_stmt 1 view .LVU76
 328              		.loc 1 138 33 is_stmt 0 view .LVU77
 329 000e C380     		strh	r3, [r0, #6]	@ movhi
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->repetitioncounter = 0U;
 330              		.loc 1 139 5 is_stmt 1 view .LVU78
 331              		.loc 1 139 33 is_stmt 0 view .LVU79
 332 0010 0373     		strb	r3, [r0, #12]
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 333              		.loc 1 140 1 view .LVU80
 334 0012 7047     		bx	lr
 335              		.cfi_endproc
 336              	.LFE117:
 338              		.section	.text.timer_init,"ax",%progbits
 339              		.align	1
 340              		.global	timer_init
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	timer_init:
 346              	.LVL57:
 347              	.LFB118:
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER counter
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 period: counter auto reload value,(TIMER1,TIMER4,32 bit)
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 repetitioncounter: counter repetition value,0~255
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 348              		.loc 1 156 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 353              		.loc 1 158 5 view .LVU82
 354              		.loc 1 158 49 is_stmt 0 view .LVU83
 355 0000 0B88     		ldrh	r3, [r1]
 356              		.loc 1 158 29 view .LVU84
 357 0002 8362     		str	r3, [r0, #40]
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the counter direction and aligned mode */
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 358              		.loc 1 161 5 is_stmt 1 view .LVU85
 359              		.loc 1 161 7 is_stmt 0 view .LVU86
 360 0004 204B     		ldr	r3, .L35
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 11


 361 0006 9842     		cmp	r0, r3
 362 0008 12D0     		beq	.L30
 363              		.loc 1 161 33 discriminator 1 view .LVU87
 364 000a B0F1804F 		cmp	r0, #1073741824
 365 000e 0FD0     		beq	.L30
 366              		.loc 1 161 61 discriminator 2 view .LVU88
 367 0010 A3F57C43 		sub	r3, r3, #64512
 368 0014 9842     		cmp	r0, r3
 369 0016 0BD0     		beq	.L30
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)) {
 370              		.loc 1 162 13 view .LVU89
 371 0018 03F58063 		add	r3, r3, #1024
 372 001c 9842     		cmp	r0, r3
 373 001e 07D0     		beq	.L30
 374              		.loc 1 162 41 discriminator 1 view .LVU90
 375 0020 03F58063 		add	r3, r3, #1024
 376 0024 9842     		cmp	r0, r3
 377 0026 03D0     		beq	.L30
 378              		.loc 1 162 69 discriminator 2 view .LVU91
 379 0028 03F57843 		add	r3, r3, #63488
 380 002c 9842     		cmp	r0, r3
 381 002e 0BD1     		bne	.L31
 382              	.L30:
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 383              		.loc 1 163 9 is_stmt 1 view .LVU92
 384 0030 0368     		ldr	r3, [r0]
 385              		.loc 1 163 34 is_stmt 0 view .LVU93
 386 0032 23F07003 		bic	r3, r3, #112
 387 0036 0360     		str	r3, [r0]
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 388              		.loc 1 164 9 is_stmt 1 view .LVU94
 389 0038 0368     		ldr	r3, [r0]
 390              		.loc 1 164 55 is_stmt 0 view .LVU95
 391 003a 4A88     		ldrh	r2, [r1, #2]
 392              		.loc 1 164 34 view .LVU96
 393 003c 1343     		orrs	r3, r3, r2
 394 003e 0360     		str	r3, [r0]
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 395              		.loc 1 165 9 is_stmt 1 view .LVU97
 396 0040 0368     		ldr	r3, [r0]
 397              		.loc 1 165 55 is_stmt 0 view .LVU98
 398 0042 8A88     		ldrh	r2, [r1, #4]
 399              		.loc 1 165 34 view .LVU99
 400 0044 1343     		orrs	r3, r3, r2
 401 0046 0360     		str	r3, [r0]
 402              	.L31:
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the autoreload value */
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 403              		.loc 1 169 5 is_stmt 1 view .LVU100
 404              		.loc 1 169 49 is_stmt 0 view .LVU101
 405 0048 8B68     		ldr	r3, [r1, #8]
 406              		.loc 1 169 29 view .LVU102
 407 004a C362     		str	r3, [r0, #44]
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 12


 408              		.loc 1 171 5 is_stmt 1 view .LVU103
 409              		.loc 1 171 7 is_stmt 0 view .LVU104
 410 004c 0F4B     		ldr	r3, .L35+4
 411 004e 9842     		cmp	r0, r3
 412 0050 0ED0     		beq	.L32
 413              		.loc 1 171 33 discriminator 1 view .LVU105
 414 0052 03F58063 		add	r3, r3, #1024
 415 0056 9842     		cmp	r0, r3
 416 0058 0AD0     		beq	.L32
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CKDIV bit */
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 417              		.loc 1 173 9 is_stmt 1 view .LVU106
 418 005a 0368     		ldr	r3, [r0]
 419              		.loc 1 173 34 is_stmt 0 view .LVU107
 420 005c 23F44073 		bic	r3, r3, #768
 421 0060 0360     		str	r3, [r0]
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 422              		.loc 1 174 9 is_stmt 1 view .LVU108
 423 0062 0368     		ldr	r3, [r0]
 424              		.loc 1 174 55 is_stmt 0 view .LVU109
 425 0064 CA88     		ldrh	r2, [r1, #6]
 426              		.loc 1 174 34 view .LVU110
 427 0066 1343     		orrs	r3, r3, r2
 428 0068 0360     		str	r3, [r0]
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 429              		.loc 1 177 5 is_stmt 1 view .LVU111
 430              		.loc 1 177 7 is_stmt 0 view .LVU112
 431 006a 074B     		ldr	r3, .L35
 432 006c 9842     		cmp	r0, r3
 433 006e 07D0     		beq	.L33
 434              	.L32:
 435              		.loc 1 177 33 discriminator 1 view .LVU113
 436 0070 074B     		ldr	r3, .L35+8
 437 0072 9842     		cmp	r0, r3
 438 0074 04D0     		beq	.L33
 439              	.L34:
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure the repetition counter value */
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* generate an update event */
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 440              		.loc 1 183 5 is_stmt 1 view .LVU114
 441 0076 4369     		ldr	r3, [r0, #20]
 442              		.loc 1 183 31 is_stmt 0 view .LVU115
 443 0078 43F00103 		orr	r3, r3, #1
 444 007c 4361     		str	r3, [r0, #20]
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 445              		.loc 1 184 1 view .LVU116
 446 007e 7047     		bx	lr
 447              	.L33:
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 448              		.loc 1 179 9 is_stmt 1 view .LVU117
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 449              		.loc 1 179 54 is_stmt 0 view .LVU118
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 13


 450 0080 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 451              		.loc 1 179 34 view .LVU119
 452 0082 0363     		str	r3, [r0, #48]
 453 0084 F7E7     		b	.L34
 454              	.L36:
 455 0086 00BF     		.align	2
 456              	.L35:
 457 0088 00000140 		.word	1073807360
 458 008c 00100040 		.word	1073745920
 459 0090 00040140 		.word	1073808384
 460              		.cfi_endproc
 461              	.LFE118:
 463              		.section	.text.timer_enable,"ax",%progbits
 464              		.align	1
 465              		.global	timer_enable
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	timer_enable:
 471              	.LVL58:
 472              	.LFB119:
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable a TIMER
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_enable(uint32_t timer_periph)
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 473              		.loc 1 193 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 478              		.loc 1 194 5 view .LVU121
 479 0000 0368     		ldr	r3, [r0]
 480              		.loc 1 194 30 is_stmt 0 view .LVU122
 481 0002 43F00103 		orr	r3, r3, #1
 482 0006 0360     		str	r3, [r0]
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 483              		.loc 1 195 1 view .LVU123
 484 0008 7047     		bx	lr
 485              		.cfi_endproc
 486              	.LFE119:
 488              		.section	.text.timer_disable,"ax",%progbits
 489              		.align	1
 490              		.global	timer_disable
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	timer_disable:
 496              	.LVL59:
 497              	.LFB120:
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 14


 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable a TIMER
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_disable(uint32_t timer_periph)
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 498              		.loc 1 204 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 503              		.loc 1 205 5 view .LVU125
 504 0000 0368     		ldr	r3, [r0]
 505              		.loc 1 205 30 is_stmt 0 view .LVU126
 506 0002 23F00103 		bic	r3, r3, #1
 507 0006 0360     		str	r3, [r0]
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 508              		.loc 1 206 1 view .LVU127
 509 0008 7047     		bx	lr
 510              		.cfi_endproc
 511              	.LFE120:
 513              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 514              		.align	1
 515              		.global	timer_auto_reload_shadow_enable
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	timer_auto_reload_shadow_enable:
 521              	.LVL60:
 522              	.LFB121:
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the auto reload shadow function
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 523              		.loc 1 215 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 528              		.loc 1 216 5 view .LVU129
 529 0000 0368     		ldr	r3, [r0]
 530              		.loc 1 216 30 is_stmt 0 view .LVU130
 531 0002 43F08003 		orr	r3, r3, #128
 532 0006 0360     		str	r3, [r0]
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 533              		.loc 1 217 1 view .LVU131
 534 0008 7047     		bx	lr
 535              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 15


 536              	.LFE121:
 538              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 539              		.align	1
 540              		.global	timer_auto_reload_shadow_disable
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	timer_auto_reload_shadow_disable:
 546              	.LVL61:
 547              	.LFB122:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the auto reload shadow function
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 548              		.loc 1 226 1 is_stmt 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		@ link register save eliminated.
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 553              		.loc 1 227 5 view .LVU133
 554 0000 0368     		ldr	r3, [r0]
 555              		.loc 1 227 30 is_stmt 0 view .LVU134
 556 0002 23F08003 		bic	r3, r3, #128
 557 0006 0360     		str	r3, [r0]
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 558              		.loc 1 228 1 view .LVU135
 559 0008 7047     		bx	lr
 560              		.cfi_endproc
 561              	.LFE122:
 563              		.section	.text.timer_update_event_enable,"ax",%progbits
 564              		.align	1
 565              		.global	timer_update_event_enable
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	timer_update_event_enable:
 571              	.LVL62:
 572              	.LFB123:
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the update event
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 573              		.loc 1 237 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 16


 577              		@ link register save eliminated.
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 578              		.loc 1 238 5 view .LVU137
 579 0000 0368     		ldr	r3, [r0]
 580              		.loc 1 238 30 is_stmt 0 view .LVU138
 581 0002 23F00203 		bic	r3, r3, #2
 582 0006 0360     		str	r3, [r0]
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 583              		.loc 1 239 1 view .LVU139
 584 0008 7047     		bx	lr
 585              		.cfi_endproc
 586              	.LFE123:
 588              		.section	.text.timer_update_event_disable,"ax",%progbits
 589              		.align	1
 590              		.global	timer_update_event_disable
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 595              	timer_update_event_disable:
 596              	.LVL63:
 597              	.LFB124:
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the update event
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 598              		.loc 1 248 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 603              		.loc 1 249 5 view .LVU141
 604 0000 0368     		ldr	r3, [r0]
 605              		.loc 1 249 30 is_stmt 0 view .LVU142
 606 0002 43F00203 		orr	r3, r3, #2
 607 0006 0360     		str	r3, [r0]
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 608              		.loc 1 250 1 view .LVU143
 609 0008 7047     		bx	lr
 610              		.cfi_endproc
 611              	.LFE124:
 613              		.section	.text.timer_counter_alignment,"ax",%progbits
 614              		.align	1
 615              		.global	timer_counter_alignment
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	timer_counter_alignment:
 621              	.LVL64:
 622              	.LFB125:
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 17


 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter alignment mode
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  aligned:
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 623              		.loc 1 265 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 628              		.loc 1 266 5 view .LVU145
 629 0000 0368     		ldr	r3, [r0]
 630              		.loc 1 266 30 is_stmt 0 view .LVU146
 631 0002 23F06003 		bic	r3, r3, #96
 632 0006 0360     		str	r3, [r0]
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 633              		.loc 1 267 5 is_stmt 1 view .LVU147
 634 0008 0368     		ldr	r3, [r0]
 635              		.loc 1 267 30 is_stmt 0 view .LVU148
 636 000a 0B43     		orrs	r3, r3, r1
 637 000c 0360     		str	r3, [r0]
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 638              		.loc 1 268 1 view .LVU149
 639 000e 7047     		bx	lr
 640              		.cfi_endproc
 641              	.LFE125:
 643              		.section	.text.timer_counter_up_direction,"ax",%progbits
 644              		.align	1
 645              		.global	timer_counter_up_direction
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	timer_counter_up_direction:
 651              	.LVL65:
 652              	.LFB126:
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter up direction
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 653              		.loc 1 277 1 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 18


 657              		@ link register save eliminated.
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 658              		.loc 1 278 5 view .LVU151
 659 0000 0368     		ldr	r3, [r0]
 660              		.loc 1 278 30 is_stmt 0 view .LVU152
 661 0002 23F01003 		bic	r3, r3, #16
 662 0006 0360     		str	r3, [r0]
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 663              		.loc 1 279 1 view .LVU153
 664 0008 7047     		bx	lr
 665              		.cfi_endproc
 666              	.LFE126:
 668              		.section	.text.timer_counter_down_direction,"ax",%progbits
 669              		.align	1
 670              		.global	timer_counter_down_direction
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 675              	timer_counter_down_direction:
 676              	.LVL66:
 677              	.LFB127:
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter down direction
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 678              		.loc 1 288 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 0
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 683              		.loc 1 289 5 view .LVU155
 684 0000 0368     		ldr	r3, [r0]
 685              		.loc 1 289 30 is_stmt 0 view .LVU156
 686 0002 43F01003 		orr	r3, r3, #16
 687 0006 0360     		str	r3, [r0]
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 688              		.loc 1 290 1 view .LVU157
 689 0008 7047     		bx	lr
 690              		.cfi_endproc
 691              	.LFE127:
 693              		.section	.text.timer_prescaler_config,"ax",%progbits
 694              		.align	1
 695              		.global	timer_prescaler_config
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 700              	timer_prescaler_config:
 701              	.LVL67:
 702              	.LFB128:
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 19


 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER prescaler
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  pscreload: prescaler reload mode
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 703              		.loc 1 304 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 708              		.loc 1 305 5 view .LVU159
 709              		.loc 1 305 29 is_stmt 0 view .LVU160
 710 0000 8162     		str	r1, [r0, #40]
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 711              		.loc 1 307 5 is_stmt 1 view .LVU161
 712              		.loc 1 307 7 is_stmt 0 view .LVU162
 713 0002 1AB9     		cbnz	r2, .L46
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 714              		.loc 1 308 9 is_stmt 1 view .LVU163
 715 0004 4369     		ldr	r3, [r0, #20]
 716              		.loc 1 308 35 is_stmt 0 view .LVU164
 717 0006 43F00103 		orr	r3, r3, #1
 718 000a 4361     		str	r3, [r0, #20]
 719              	.L46:
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 720              		.loc 1 310 1 view .LVU165
 721 000c 7047     		bx	lr
 722              		.cfi_endproc
 723              	.LFE128:
 725              		.section	.text.timer_repetition_value_config,"ax",%progbits
 726              		.align	1
 727              		.global	timer_repetition_value_config
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	timer_repetition_value_config:
 733              	.LVL68:
 734              	.LFB129:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER repetition register value
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 20


 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 735              		.loc 1 320 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 740              		.loc 1 321 5 view .LVU167
 741              		.loc 1 321 30 is_stmt 0 view .LVU168
 742 0000 0163     		str	r1, [r0, #48]
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 743              		.loc 1 322 1 view .LVU169
 744 0002 7047     		bx	lr
 745              		.cfi_endproc
 746              	.LFE129:
 748              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 749              		.align	1
 750              		.global	timer_autoreload_value_config
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 755              	timer_autoreload_value_config:
 756              	.LVL69:
 757              	.LFB130:
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER autoreload register value
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 758              		.loc 1 332 1 is_stmt 1 view -0
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 0
 761              		@ frame_needed = 0, uses_anonymous_args = 0
 762              		@ link register save eliminated.
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 763              		.loc 1 333 5 view .LVU171
 764              		.loc 1 333 29 is_stmt 0 view .LVU172
 765 0000 C162     		str	r1, [r0, #44]
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 766              		.loc 1 334 1 view .LVU173
 767 0002 7047     		bx	lr
 768              		.cfi_endproc
 769              	.LFE130:
 771              		.section	.text.timer_counter_value_config,"ax",%progbits
 772              		.align	1
 773              		.global	timer_counter_value_config
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	timer_counter_value_config:
 779              	.LVL70:
 780              	.LFB131:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 21


 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER counter register value
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  counter: the counter value,0~65535
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 781              		.loc 1 344 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785              		@ link register save eliminated.
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 786              		.loc 1 345 5 view .LVU175
 787              		.loc 1 345 29 is_stmt 0 view .LVU176
 788 0000 4162     		str	r1, [r0, #36]
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 789              		.loc 1 346 1 view .LVU177
 790 0002 7047     		bx	lr
 791              		.cfi_endproc
 792              	.LFE131:
 794              		.section	.text.timer_counter_read,"ax",%progbits
 795              		.align	1
 796              		.global	timer_counter_read
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 801              	timer_counter_read:
 802              	.LVL71:
 803              	.LFB132:
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER counter value
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     counter value
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 804              		.loc 1 355 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 809              		.loc 1 356 5 view .LVU179
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     count_value = TIMER_CNT(timer_periph);
 810              		.loc 1 357 5 view .LVU180
 811              		.loc 1 357 17 is_stmt 0 view .LVU181
 812 0000 406A     		ldr	r0, [r0, #36]
 813              	.LVL72:
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (count_value);
 814              		.loc 1 358 5 is_stmt 1 view .LVU182
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 22


 815              		.loc 1 359 1 is_stmt 0 view .LVU183
 816 0002 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE132:
 820              		.section	.text.timer_prescaler_read,"ax",%progbits
 821              		.align	1
 822              		.global	timer_prescaler_read
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 827              	timer_prescaler_read:
 828              	.LVL73:
 829              	.LFB133:
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER prescaler value
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     prescaler register value
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 830              		.loc 1 368 1 is_stmt 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t prescaler_value = 0U;
 835              		.loc 1 369 5 view .LVU185
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 836              		.loc 1 370 5 view .LVU186
 837              		.loc 1 370 34 is_stmt 0 view .LVU187
 838 0000 806A     		ldr	r0, [r0, #40]
 839              	.LVL74:
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (prescaler_value);
 840              		.loc 1 371 5 is_stmt 1 view .LVU188
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 841              		.loc 1 372 1 is_stmt 0 view .LVU189
 842 0002 80B2     		uxth	r0, r0
 843              		.loc 1 372 1 view .LVU190
 844 0004 7047     		bx	lr
 845              		.cfi_endproc
 846              	.LFE133:
 848              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 849              		.align	1
 850              		.global	timer_single_pulse_mode_config
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 855              	timer_single_pulse_mode_config:
 856              	.LVL75:
 857              	.LFB134:
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER single pulse mode
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  spmode:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 23


 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 858              		.loc 1 385 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode) {
 863              		.loc 1 386 5 view .LVU192
 864              		.loc 1 386 7 is_stmt 0 view .LVU193
 865 0000 21B9     		cbnz	r1, .L54
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 866              		.loc 1 387 9 is_stmt 1 view .LVU194
 867 0002 0368     		ldr	r3, [r0]
 868              		.loc 1 387 34 is_stmt 0 view .LVU195
 869 0004 43F00803 		orr	r3, r3, #8
 870 0008 0360     		str	r3, [r0]
 871 000a 7047     		bx	lr
 872              	.L54:
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 873              		.loc 1 388 12 is_stmt 1 view .LVU196
 874              		.loc 1 388 14 is_stmt 0 view .LVU197
 875 000c 0129     		cmp	r1, #1
 876 000e 00D0     		beq	.L56
 877              	.L53:
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 878              		.loc 1 393 1 view .LVU198
 879 0010 7047     		bx	lr
 880              	.L56:
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 881              		.loc 1 389 9 is_stmt 1 view .LVU199
 882 0012 0368     		ldr	r3, [r0]
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 883              		.loc 1 389 34 is_stmt 0 view .LVU200
 884 0014 23F00803 		bic	r3, r3, #8
 885 0018 0360     		str	r3, [r0]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 886              		.loc 1 392 5 is_stmt 1 view .LVU201
 887              		.loc 1 393 1 is_stmt 0 view .LVU202
 888 001a F9E7     		b	.L53
 889              		.cfi_endproc
 890              	.LFE134:
 892              		.section	.text.timer_update_source_config,"ax",%progbits
 893              		.align	1
 894              		.global	timer_update_source_config
 895              		.syntax unified
 896              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 24


 897              		.thumb_func
 899              	timer_update_source_config:
 900              	.LVL76:
 901              	.LFB135:
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER update source
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  update:
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 902              		.loc 1 406 1 is_stmt 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
 907              		.loc 1 407 5 view .LVU204
 908              		.loc 1 407 7 is_stmt 0 view .LVU205
 909 0000 21B9     		cbnz	r1, .L58
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 910              		.loc 1 408 9 is_stmt 1 view .LVU206
 911 0002 0368     		ldr	r3, [r0]
 912              		.loc 1 408 34 is_stmt 0 view .LVU207
 913 0004 43F00403 		orr	r3, r3, #4
 914 0008 0360     		str	r3, [r0]
 915 000a 7047     		bx	lr
 916              	.L58:
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 917              		.loc 1 409 12 is_stmt 1 view .LVU208
 918              		.loc 1 409 14 is_stmt 0 view .LVU209
 919 000c 0129     		cmp	r1, #1
 920 000e 00D0     		beq	.L60
 921              	.L57:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 922              		.loc 1 414 1 view .LVU210
 923 0010 7047     		bx	lr
 924              	.L60:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 925              		.loc 1 410 9 is_stmt 1 view .LVU211
 926 0012 0368     		ldr	r3, [r0]
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 927              		.loc 1 410 34 is_stmt 0 view .LVU212
 928 0014 23F00403 		bic	r3, r3, #4
 929 0018 0360     		str	r3, [r0]
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 930              		.loc 1 413 5 is_stmt 1 view .LVU213
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 25


 931              		.loc 1 414 1 is_stmt 0 view .LVU214
 932 001a F9E7     		b	.L57
 933              		.cfi_endproc
 934              	.LFE135:
 936              		.section	.text.timer_dma_enable,"ax",%progbits
 937              		.align	1
 938              		.global	timer_dma_enable
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 943              	timer_dma_enable:
 944              	.LVL77:
 945              	.LFB136:
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER DMA
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to enable
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which is shown as below:
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request,TIMERx(x=0,7)
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 946              		.loc 1 432 1 is_stmt 1 view -0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              		@ link register save eliminated.
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 951              		.loc 1 433 5 view .LVU216
 952 0000 C368     		ldr	r3, [r0, #12]
 953              		.loc 1 433 34 is_stmt 0 view .LVU217
 954 0002 0B43     		orrs	r3, r3, r1
 955 0004 C360     		str	r3, [r0, #12]
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 956              		.loc 1 434 1 view .LVU218
 957 0006 7047     		bx	lr
 958              		.cfi_endproc
 959              	.LFE136:
 961              		.section	.text.timer_dma_disable,"ax",%progbits
 962              		.align	1
 963              		.global	timer_dma_disable
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	timer_dma_disable:
 969              	.LVL78:
 970              	.LFB137:
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 26


 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER DMA
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to disable
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 971              		.loc 1 452 1 is_stmt 1 view -0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 0
 974              		@ frame_needed = 0, uses_anonymous_args = 0
 975              		@ link register save eliminated.
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 976              		.loc 1 453 5 view .LVU220
 977 0000 C368     		ldr	r3, [r0, #12]
 978              		.loc 1 453 34 is_stmt 0 view .LVU221
 979 0002 23EA0103 		bic	r3, r3, r1
 980 0006 C360     		str	r3, [r0, #12]
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 981              		.loc 1 454 1 view .LVU222
 982 0008 7047     		bx	lr
 983              		.cfi_endproc
 984              	.LFE137:
 986              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 987              		.align	1
 988              		.global	timer_channel_dma_request_source_select
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 993              	timer_channel_dma_request_source_select:
 994              	.LVL79:
 995              	.LFB138:
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      channel DMA request source selection
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 996              		.loc 1 467 1 is_stmt 1 view -0
 997              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 27


 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 1001              		.loc 1 468 5 view .LVU224
 1002              		.loc 1 468 7 is_stmt 0 view .LVU225
 1003 0000 21B9     		cbnz	r1, .L64
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1004              		.loc 1 469 9 is_stmt 1 view .LVU226
 1005 0002 4368     		ldr	r3, [r0, #4]
 1006              		.loc 1 469 34 is_stmt 0 view .LVU227
 1007 0004 43F00803 		orr	r3, r3, #8
 1008 0008 4360     		str	r3, [r0, #4]
 1009 000a 7047     		bx	lr
 1010              	.L64:
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 1011              		.loc 1 470 12 is_stmt 1 view .LVU228
 1012              		.loc 1 470 14 is_stmt 0 view .LVU229
 1013 000c 0129     		cmp	r1, #1
 1014 000e 00D0     		beq	.L66
 1015              	.L63:
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1016              		.loc 1 475 1 view .LVU230
 1017 0010 7047     		bx	lr
 1018              	.L66:
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1019              		.loc 1 471 9 is_stmt 1 view .LVU231
 1020 0012 4368     		ldr	r3, [r0, #4]
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1021              		.loc 1 471 34 is_stmt 0 view .LVU232
 1022 0014 23F00803 		bic	r3, r3, #8
 1023 0018 4360     		str	r3, [r0, #4]
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1024              		.loc 1 474 5 is_stmt 1 view .LVU233
 1025              		.loc 1 475 1 is_stmt 0 view .LVU234
 1026 001a F9E7     		b	.L63
 1027              		.cfi_endproc
 1028              	.LFE138:
 1030              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1031              		.align	1
 1032              		.global	timer_dma_transfer_config
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1037              	timer_dma_transfer_config:
 1038              	.LVL80:
 1039              	.LFB139:
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure the TIMER DMA transfer
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_baseaddr:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 28


 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0..4,7)
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_lenth:
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1040              		.loc 1 509 1 is_stmt 1 view -0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 0
 1043              		@ frame_needed = 0, uses_anonymous_args = 0
 1044              		@ link register save eliminated.
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1045              		.loc 1 510 5 view .LVU236
 1046 0000 836C     		ldr	r3, [r0, #72]
 1047              		.loc 1 510 32 is_stmt 0 view .LVU237
 1048 0002 23F4F853 		bic	r3, r3, #7936
 1049 0006 23F01F03 		bic	r3, r3, #31
 1050 000a 8364     		str	r3, [r0, #72]
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1051              		.loc 1 511 5 is_stmt 1 view .LVU238
 1052 000c 836C     		ldr	r3, [r0, #72]
 1053              		.loc 1 511 59 is_stmt 0 view .LVU239
 1054 000e 1143     		orrs	r1, r1, r2
 1055              	.LVL81:
 1056              		.loc 1 511 32 view .LVU240
 1057 0010 0B43     		orrs	r3, r3, r1
 1058 0012 8364     		str	r3, [r0, #72]
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1059              		.loc 1 512 1 view .LVU241
 1060 0014 7047     		bx	lr
 1061              		.cfi_endproc
 1062              	.LFE139:
 1064              		.section	.text.timer_event_software_generate,"ax",%progbits
 1065              		.align	1
 1066              		.global	timer_event_software_generate
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 29


 1067              		.syntax unified
 1068              		.thumb
 1069              		.thumb_func
 1071              	timer_event_software_generate:
 1072              	.LVL82:
 1073              	.LFB140:
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      software generate events
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  event: the timer software event generation sources
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7)
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1074              		.loc 1 531 1 is_stmt 1 view -0
 1075              		.cfi_startproc
 1076              		@ args = 0, pretend = 0, frame = 0
 1077              		@ frame_needed = 0, uses_anonymous_args = 0
 1078              		@ link register save eliminated.
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1079              		.loc 1 532 5 view .LVU243
 1080 0000 4369     		ldr	r3, [r0, #20]
 1081              		.loc 1 532 31 is_stmt 0 view .LVU244
 1082 0002 0B43     		orrs	r3, r3, r1
 1083 0004 4361     		str	r3, [r0, #20]
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1084              		.loc 1 533 1 view .LVU245
 1085 0006 7047     		bx	lr
 1086              		.cfi_endproc
 1087              	.LFE140:
 1089              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1090              		.align	1
 1091              		.global	timer_break_struct_para_init
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1096              	timer_break_struct_para_init:
 1097              	.LVL83:
 1098              	.LFB141:
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER break parameter struct
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 30


 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1099              		.loc 1 542 1 is_stmt 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the break parameter struct member with the default value */
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1104              		.loc 1 544 5 view .LVU247
 1105              		.loc 1 544 32 is_stmt 0 view .LVU248
 1106 0000 0023     		movs	r3, #0
 1107 0002 0380     		strh	r3, [r0]	@ movhi
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1108              		.loc 1 545 5 is_stmt 1 view .LVU249
 1109              		.loc 1 545 32 is_stmt 0 view .LVU250
 1110 0004 4380     		strh	r3, [r0, #2]	@ movhi
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->deadtime        = 0U;
 1111              		.loc 1 546 5 is_stmt 1 view .LVU251
 1112              		.loc 1 546 32 is_stmt 0 view .LVU252
 1113 0006 8380     		strh	r3, [r0, #4]	@ movhi
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1114              		.loc 1 547 5 is_stmt 1 view .LVU253
 1115              		.loc 1 547 32 is_stmt 0 view .LVU254
 1116 0008 C380     		strh	r3, [r0, #6]	@ movhi
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1117              		.loc 1 548 5 is_stmt 1 view .LVU255
 1118              		.loc 1 548 32 is_stmt 0 view .LVU256
 1119 000a 0381     		strh	r3, [r0, #8]	@ movhi
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1120              		.loc 1 549 5 is_stmt 1 view .LVU257
 1121              		.loc 1 549 32 is_stmt 0 view .LVU258
 1122 000c 4381     		strh	r3, [r0, #10]	@ movhi
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1123              		.loc 1 550 5 is_stmt 1 view .LVU259
 1124              		.loc 1 550 32 is_stmt 0 view .LVU260
 1125 000e 8381     		strh	r3, [r0, #12]	@ movhi
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1126              		.loc 1 551 1 view .LVU261
 1127 0010 7047     		bx	lr
 1128              		.cfi_endproc
 1129              	.LFE141:
 1131              		.section	.text.timer_break_config,"ax",%progbits
 1132              		.align	1
 1133              		.global	timer_break_config
 1134              		.syntax unified
 1135              		.thumb
 1136              		.thumb_func
 1138              	timer_break_config:
 1139              	.LVL84:
 1140              	.LFB142:
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER break function
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 31


 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 deadtime: 0~255
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1141              		.loc 1 568 1 is_stmt 1 view -0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 1145              		.loc 1 568 1 is_stmt 0 view .LVU263
 1146 0000 70B5     		push	{r4, r5, r6, lr}
 1147              	.LCFI1:
 1148              		.cfi_def_cfa_offset 16
 1149              		.cfi_offset 4, -16
 1150              		.cfi_offset 5, -12
 1151              		.cfi_offset 6, -8
 1152              		.cfi_offset 14, -4
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1153              		.loc 1 569 5 is_stmt 1 view .LVU264
 1154              		.loc 1 569 64 is_stmt 0 view .LVU265
 1155 0002 0D88     		ldrh	r5, [r1]
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1156              		.loc 1 570 64 view .LVU266
 1157 0004 4E88     		ldrh	r6, [r1, #2]
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1158              		.loc 1 571 64 view .LVU267
 1159 0006 8C88     		ldrh	r4, [r1, #4]
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1160              		.loc 1 572 64 view .LVU268
 1161 0008 B1F806E0 		ldrh	lr, [r1, #6]
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1162              		.loc 1 573 64 view .LVU269
 1163 000c B1F808C0 		ldrh	ip, [r1, #8]
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 1164              		.loc 1 574 64 view .LVU270
 1165 0010 4A89     		ldrh	r2, [r1, #10]
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1166              		.loc 1 575 64 view .LVU271
 1167 0012 8B89     		ldrh	r3, [r1, #12]
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1168              		.loc 1 569 32 view .LVU272
 1169 0014 45EA0601 		orr	r1, r5, r6
 1170              	.LVL85:
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1171              		.loc 1 569 32 view .LVU273
 1172 0018 2143     		orrs	r1, r1, r4
 1173 001a 4EEA0101 		orr	r1, lr, r1
 1174 001e 4CEA0101 		orr	r1, ip, r1
 1175 0022 0A43     		orrs	r2, r2, r1
 1176 0024 1343     		orrs	r3, r3, r2
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 32


 1177              		.loc 1 569 30 view .LVU274
 1178 0026 4364     		str	r3, [r0, #68]
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1179              		.loc 1 576 1 view .LVU275
 1180 0028 70BD     		pop	{r4, r5, r6, pc}
 1181              		.cfi_endproc
 1182              	.LFE142:
 1184              		.section	.text.timer_break_enable,"ax",%progbits
 1185              		.align	1
 1186              		.global	timer_break_enable
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1191              	timer_break_enable:
 1192              	.LVL86:
 1193              	.LFB143:
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable TIMER break function
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_enable(uint32_t timer_periph)
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1194              		.loc 1 585 1 is_stmt 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1199              		.loc 1 586 5 view .LVU277
 1200 0000 436C     		ldr	r3, [r0, #68]
 1201              		.loc 1 586 30 is_stmt 0 view .LVU278
 1202 0002 43F48053 		orr	r3, r3, #4096
 1203 0006 4364     		str	r3, [r0, #68]
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1204              		.loc 1 587 1 view .LVU279
 1205 0008 7047     		bx	lr
 1206              		.cfi_endproc
 1207              	.LFE143:
 1209              		.section	.text.timer_break_disable,"ax",%progbits
 1210              		.align	1
 1211              		.global	timer_break_disable
 1212              		.syntax unified
 1213              		.thumb
 1214              		.thumb_func
 1216              	timer_break_disable:
 1217              	.LVL87:
 1218              	.LFB144:
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER break function
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 33


 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_disable(uint32_t timer_periph)
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1219              		.loc 1 596 1 is_stmt 1 view -0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1224              		.loc 1 597 5 view .LVU281
 1225 0000 436C     		ldr	r3, [r0, #68]
 1226              		.loc 1 597 30 is_stmt 0 view .LVU282
 1227 0002 23F48053 		bic	r3, r3, #4096
 1228 0006 4364     		str	r3, [r0, #68]
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1229              		.loc 1 598 1 view .LVU283
 1230 0008 7047     		bx	lr
 1231              		.cfi_endproc
 1232              	.LFE144:
 1234              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1235              		.align	1
 1236              		.global	timer_automatic_output_enable
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	timer_automatic_output_enable:
 1242              	.LVL88:
 1243              	.LFB145:
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable TIMER output automatic function
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1244              		.loc 1 607 1 is_stmt 1 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		@ link register save eliminated.
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1249              		.loc 1 608 5 view .LVU285
 1250 0000 436C     		ldr	r3, [r0, #68]
 1251              		.loc 1 608 30 is_stmt 0 view .LVU286
 1252 0002 43F48043 		orr	r3, r3, #16384
 1253 0006 4364     		str	r3, [r0, #68]
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1254              		.loc 1 609 1 view .LVU287
 1255 0008 7047     		bx	lr
 1256              		.cfi_endproc
 1257              	.LFE145:
 1259              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1260              		.align	1
 1261              		.global	timer_automatic_output_disable
 1262              		.syntax unified
 1263              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 34


 1264              		.thumb_func
 1266              	timer_automatic_output_disable:
 1267              	.LVL89:
 1268              	.LFB146:
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER output automatic function
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1269              		.loc 1 618 1 is_stmt 1 view -0
 1270              		.cfi_startproc
 1271              		@ args = 0, pretend = 0, frame = 0
 1272              		@ frame_needed = 0, uses_anonymous_args = 0
 1273              		@ link register save eliminated.
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1274              		.loc 1 619 5 view .LVU289
 1275 0000 436C     		ldr	r3, [r0, #68]
 1276              		.loc 1 619 30 is_stmt 0 view .LVU290
 1277 0002 23F48043 		bic	r3, r3, #16384
 1278 0006 4364     		str	r3, [r0, #68]
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1279              		.loc 1 620 1 view .LVU291
 1280 0008 7047     		bx	lr
 1281              		.cfi_endproc
 1282              	.LFE146:
 1284              		.section	.text.timer_primary_output_config,"ax",%progbits
 1285              		.align	1
 1286              		.global	timer_primary_output_config
 1287              		.syntax unified
 1288              		.thumb
 1289              		.thumb_func
 1291              	timer_primary_output_config:
 1292              	.LVL90:
 1293              	.LFB147:
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER primary output function
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1294              		.loc 1 630 1 is_stmt 1 view -0
 1295              		.cfi_startproc
 1296              		@ args = 0, pretend = 0, frame = 0
 1297              		@ frame_needed = 0, uses_anonymous_args = 0
 1298              		@ link register save eliminated.
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1299              		.loc 1 631 5 view .LVU293
 1300              		.loc 1 631 7 is_stmt 0 view .LVU294
 1301 0000 0129     		cmp	r1, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 35


 1302 0002 04D0     		beq	.L79
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1303              		.loc 1 634 9 is_stmt 1 view .LVU295
 1304 0004 436C     		ldr	r3, [r0, #68]
 1305              		.loc 1 634 34 is_stmt 0 view .LVU296
 1306 0006 23F40043 		bic	r3, r3, #32768
 1307 000a 4364     		str	r3, [r0, #68]
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1308              		.loc 1 636 1 view .LVU297
 1309 000c 7047     		bx	lr
 1310              	.L79:
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1311              		.loc 1 632 9 is_stmt 1 view .LVU298
 1312 000e 436C     		ldr	r3, [r0, #68]
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1313              		.loc 1 632 34 is_stmt 0 view .LVU299
 1314 0010 43F40043 		orr	r3, r3, #32768
 1315 0014 4364     		str	r3, [r0, #68]
 1316 0016 7047     		bx	lr
 1317              		.cfi_endproc
 1318              	.LFE147:
 1320              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1321              		.align	1
 1322              		.global	timer_channel_control_shadow_config
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1327              	timer_channel_control_shadow_config:
 1328              	.LVL91:
 1329              	.LFB148:
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1330              		.loc 1 646 1 is_stmt 1 view -0
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
 1333              		@ frame_needed = 0, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1335              		.loc 1 647 5 view .LVU301
 1336              		.loc 1 647 7 is_stmt 0 view .LVU302
 1337 0000 0129     		cmp	r1, #1
 1338 0002 04D0     		beq	.L83
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1339              		.loc 1 650 9 is_stmt 1 view .LVU303
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 36


 1340 0004 4368     		ldr	r3, [r0, #4]
 1341              		.loc 1 650 34 is_stmt 0 view .LVU304
 1342 0006 23F00103 		bic	r3, r3, #1
 1343 000a 4360     		str	r3, [r0, #4]
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1344              		.loc 1 652 1 view .LVU305
 1345 000c 7047     		bx	lr
 1346              	.L83:
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1347              		.loc 1 648 9 is_stmt 1 view .LVU306
 1348 000e 4368     		ldr	r3, [r0, #4]
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1349              		.loc 1 648 34 is_stmt 0 view .LVU307
 1350 0010 43F00103 		orr	r3, r3, #1
 1351 0014 4360     		str	r3, [r0, #4]
 1352 0016 7047     		bx	lr
 1353              		.cfi_endproc
 1354              	.LFE148:
 1356              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1357              		.align	1
 1358              		.global	timer_channel_control_shadow_update_config
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1363              	timer_channel_control_shadow_update_config:
 1364              	.LVL92:
 1365              	.LFB149:
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel control shadow register update control
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1366              		.loc 1 665 1 is_stmt 1 view -0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 0
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 1370              		@ link register save eliminated.
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 1371              		.loc 1 666 5 view .LVU309
 1372              		.loc 1 666 7 is_stmt 0 view .LVU310
 1373 0000 21B9     		cbnz	r1, .L85
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1374              		.loc 1 667 9 is_stmt 1 view .LVU311
 1375 0002 4368     		ldr	r3, [r0, #4]
 1376              		.loc 1 667 34 is_stmt 0 view .LVU312
 1377 0004 23F00403 		bic	r3, r3, #4
 1378 0008 4360     		str	r3, [r0, #4]
 1379 000a 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 37


 1380              	.L85:
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1381              		.loc 1 668 12 is_stmt 1 view .LVU313
 1382              		.loc 1 668 14 is_stmt 0 view .LVU314
 1383 000c 0129     		cmp	r1, #1
 1384 000e 00D0     		beq	.L87
 1385              	.L84:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1386              		.loc 1 673 1 view .LVU315
 1387 0010 7047     		bx	lr
 1388              	.L87:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1389              		.loc 1 669 9 is_stmt 1 view .LVU316
 1390 0012 4368     		ldr	r3, [r0, #4]
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1391              		.loc 1 669 34 is_stmt 0 view .LVU317
 1392 0014 43F00403 		orr	r3, r3, #4
 1393 0018 4360     		str	r3, [r0, #4]
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1394              		.loc 1 672 5 is_stmt 1 view .LVU318
 1395              		.loc 1 673 1 is_stmt 0 view .LVU319
 1396 001a F9E7     		b	.L84
 1397              		.cfi_endproc
 1398              	.LFE149:
 1400              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1401              		.align	1
 1402              		.global	timer_channel_output_struct_para_init
 1403              		.syntax unified
 1404              		.thumb
 1405              		.thumb_func
 1407              	timer_channel_output_struct_para_init:
 1408              	.LVL93:
 1409              	.LFB150:
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1410              		.loc 1 682 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1415              		.loc 1 684 5 view .LVU321
 1416              		.loc 1 684 26 is_stmt 0 view .LVU322
 1417 0000 0023     		movs	r3, #0
 1418 0002 0380     		strh	r3, [r0]	@ movhi
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 38


 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1419              		.loc 1 685 5 is_stmt 1 view .LVU323
 1420              		.loc 1 685 26 is_stmt 0 view .LVU324
 1421 0004 4380     		strh	r3, [r0, #2]	@ movhi
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1422              		.loc 1 686 5 is_stmt 1 view .LVU325
 1423              		.loc 1 686 26 is_stmt 0 view .LVU326
 1424 0006 8380     		strh	r3, [r0, #4]	@ movhi
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1425              		.loc 1 687 5 is_stmt 1 view .LVU327
 1426              		.loc 1 687 26 is_stmt 0 view .LVU328
 1427 0008 C380     		strh	r3, [r0, #6]	@ movhi
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1428              		.loc 1 688 5 is_stmt 1 view .LVU329
 1429              		.loc 1 688 26 is_stmt 0 view .LVU330
 1430 000a 0381     		strh	r3, [r0, #8]	@ movhi
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1431              		.loc 1 689 5 is_stmt 1 view .LVU331
 1432              		.loc 1 689 26 is_stmt 0 view .LVU332
 1433 000c 4381     		strh	r3, [r0, #10]	@ movhi
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1434              		.loc 1 690 1 view .LVU333
 1435 000e 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE150:
 1439              		.section	.text.timer_channel_output_config,"ax",%progbits
 1440              		.align	1
 1441              		.global	timer_channel_output_config
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	timer_channel_output_config:
 1447              	.LVL94:
 1448              	.LFB151:
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output function
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1449              		.loc 1 712 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 39


 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1454              		.loc 1 713 5 view .LVU335
 1455 0000 0329     		cmp	r1, #3
 1456 0002 00F2EE80 		bhi	.L89
 1457 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1458              	.L92:
 1459 000a 0400     		.2byte	(.L95-.L92)/2
 1460 000c 4100     		.2byte	(.L94-.L92)/2
 1461 000e 8400     		.2byte	(.L93-.L92)/2
 1462 0010 C600     		.2byte	(.L91-.L92)/2
 1463              		.p2align 1
 1464              	.L95:
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1465              		.loc 1 717 9 view .LVU336
 1466 0012 036A     		ldr	r3, [r0, #32]
 1467              		.loc 1 717 36 is_stmt 0 view .LVU337
 1468 0014 23F00103 		bic	r3, r3, #1
 1469 0018 0362     		str	r3, [r0, #32]
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1470              		.loc 1 718 9 is_stmt 1 view .LVU338
 1471 001a 8369     		ldr	r3, [r0, #24]
 1472              		.loc 1 718 36 is_stmt 0 view .LVU339
 1473 001c 23F00303 		bic	r3, r3, #3
 1474 0020 8361     		str	r3, [r0, #24]
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1475              		.loc 1 720 9 is_stmt 1 view .LVU340
 1476 0022 036A     		ldr	r3, [r0, #32]
 1477              		.loc 1 720 55 is_stmt 0 view .LVU341
 1478 0024 1188     		ldrh	r1, [r2]
 1479              	.LVL95:
 1480              		.loc 1 720 36 view .LVU342
 1481 0026 0B43     		orrs	r3, r3, r1
 1482 0028 0362     		str	r3, [r0, #32]
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1483              		.loc 1 722 9 is_stmt 1 view .LVU343
 1484 002a 036A     		ldr	r3, [r0, #32]
 1485              		.loc 1 722 36 is_stmt 0 view .LVU344
 1486 002c 23F00203 		bic	r3, r3, #2
 1487 0030 0362     		str	r3, [r0, #32]
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P bit */
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1488              		.loc 1 724 9 is_stmt 1 view .LVU345
 1489 0032 036A     		ldr	r3, [r0, #32]
 1490              		.loc 1 724 55 is_stmt 0 view .LVU346
 1491 0034 9188     		ldrh	r1, [r2, #4]
 1492              		.loc 1 724 36 view .LVU347
 1493 0036 0B43     		orrs	r3, r3, r1
 1494 0038 0362     		str	r3, [r0, #32]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 40


 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1495              		.loc 1 726 9 is_stmt 1 view .LVU348
 1496              		.loc 1 726 11 is_stmt 0 view .LVU349
 1497 003a 6A4B     		ldr	r3, .L101
 1498 003c 9842     		cmp	r0, r3
 1499 003e 04D0     		beq	.L96
 1500              		.loc 1 726 37 discriminator 1 view .LVU350
 1501 0040 03F58063 		add	r3, r3, #1024
 1502 0044 9842     		cmp	r0, r3
 1503 0046 40F0CC80 		bne	.L89
 1504              	.L96:
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH0NEN bit */
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1505              		.loc 1 728 13 is_stmt 1 view .LVU351
 1506 004a 036A     		ldr	r3, [r0, #32]
 1507              		.loc 1 728 40 is_stmt 0 view .LVU352
 1508 004c 23F00403 		bic	r3, r3, #4
 1509 0050 0362     		str	r3, [r0, #32]
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1510              		.loc 1 730 13 is_stmt 1 view .LVU353
 1511 0052 036A     		ldr	r3, [r0, #32]
 1512              		.loc 1 730 59 is_stmt 0 view .LVU354
 1513 0054 5188     		ldrh	r1, [r2, #2]
 1514              		.loc 1 730 40 view .LVU355
 1515 0056 0B43     		orrs	r3, r3, r1
 1516 0058 0362     		str	r3, [r0, #32]
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1517              		.loc 1 732 13 is_stmt 1 view .LVU356
 1518 005a 036A     		ldr	r3, [r0, #32]
 1519              		.loc 1 732 40 is_stmt 0 view .LVU357
 1520 005c 23F00803 		bic	r3, r3, #8
 1521 0060 0362     		str	r3, [r0, #32]
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1522              		.loc 1 734 13 is_stmt 1 view .LVU358
 1523 0062 036A     		ldr	r3, [r0, #32]
 1524              		.loc 1 734 59 is_stmt 0 view .LVU359
 1525 0064 D188     		ldrh	r1, [r2, #6]
 1526              		.loc 1 734 40 view .LVU360
 1527 0066 0B43     		orrs	r3, r3, r1
 1528 0068 0362     		str	r3, [r0, #32]
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1529              		.loc 1 736 13 is_stmt 1 view .LVU361
 1530 006a 4368     		ldr	r3, [r0, #4]
 1531              		.loc 1 736 38 is_stmt 0 view .LVU362
 1532 006c 23F48073 		bic	r3, r3, #256
 1533 0070 4360     		str	r3, [r0, #4]
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1534              		.loc 1 738 13 is_stmt 1 view .LVU363
 1535 0072 4368     		ldr	r3, [r0, #4]
 1536              		.loc 1 738 57 is_stmt 0 view .LVU364
 1537 0074 1189     		ldrh	r1, [r2, #8]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 41


 1538              		.loc 1 738 38 view .LVU365
 1539 0076 0B43     		orrs	r3, r3, r1
 1540 0078 4360     		str	r3, [r0, #4]
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1541              		.loc 1 740 13 is_stmt 1 view .LVU366
 1542 007a 4368     		ldr	r3, [r0, #4]
 1543              		.loc 1 740 38 is_stmt 0 view .LVU367
 1544 007c 23F40073 		bic	r3, r3, #512
 1545 0080 4360     		str	r3, [r0, #4]
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1546              		.loc 1 742 13 is_stmt 1 view .LVU368
 1547 0082 4368     		ldr	r3, [r0, #4]
 1548              		.loc 1 742 57 is_stmt 0 view .LVU369
 1549 0084 5289     		ldrh	r2, [r2, #10]
 1550              	.LVL96:
 1551              		.loc 1 742 38 view .LVU370
 1552 0086 1343     		orrs	r3, r3, r2
 1553 0088 4360     		str	r3, [r0, #4]
 1554 008a 7047     		bx	lr
 1555              	.LVL97:
 1556              	.L94:
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1557              		.loc 1 748 9 is_stmt 1 view .LVU371
 1558 008c 036A     		ldr	r3, [r0, #32]
 1559              		.loc 1 748 36 is_stmt 0 view .LVU372
 1560 008e 23F01003 		bic	r3, r3, #16
 1561 0092 0362     		str	r3, [r0, #32]
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1562              		.loc 1 749 9 is_stmt 1 view .LVU373
 1563 0094 8369     		ldr	r3, [r0, #24]
 1564              		.loc 1 749 36 is_stmt 0 view .LVU374
 1565 0096 23F44073 		bic	r3, r3, #768
 1566 009a 8361     		str	r3, [r0, #24]
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 1567              		.loc 1 751 9 is_stmt 1 view .LVU375
 1568 009c 036A     		ldr	r3, [r0, #32]
 1569              		.loc 1 751 66 is_stmt 0 view .LVU376
 1570 009e 1188     		ldrh	r1, [r2]
 1571              	.LVL98:
 1572              		.loc 1 751 36 view .LVU377
 1573 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1574 00a4 0362     		str	r3, [r0, #32]
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1575              		.loc 1 753 9 is_stmt 1 view .LVU378
 1576 00a6 036A     		ldr	r3, [r0, #32]
 1577              		.loc 1 753 36 is_stmt 0 view .LVU379
 1578 00a8 23F02003 		bic	r3, r3, #32
 1579 00ac 0362     		str	r3, [r0, #32]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 42


 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P bit */
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1580              		.loc 1 755 9 is_stmt 1 view .LVU380
 1581 00ae 036A     		ldr	r3, [r0, #32]
 1582              		.loc 1 755 67 is_stmt 0 view .LVU381
 1583 00b0 9188     		ldrh	r1, [r2, #4]
 1584              		.loc 1 755 36 view .LVU382
 1585 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
 1586 00b6 0362     		str	r3, [r0, #32]
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1587              		.loc 1 757 9 is_stmt 1 view .LVU383
 1588              		.loc 1 757 11 is_stmt 0 view .LVU384
 1589 00b8 4A4B     		ldr	r3, .L101
 1590 00ba 9842     		cmp	r0, r3
 1591 00bc 04D0     		beq	.L97
 1592              		.loc 1 757 37 discriminator 1 view .LVU385
 1593 00be 03F58063 		add	r3, r3, #1024
 1594 00c2 9842     		cmp	r0, r3
 1595 00c4 40F08D80 		bne	.L89
 1596              	.L97:
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1597              		.loc 1 759 13 is_stmt 1 view .LVU386
 1598 00c8 036A     		ldr	r3, [r0, #32]
 1599              		.loc 1 759 40 is_stmt 0 view .LVU387
 1600 00ca 23F04003 		bic	r3, r3, #64
 1601 00ce 0362     		str	r3, [r0, #32]
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1602              		.loc 1 761 13 is_stmt 1 view .LVU388
 1603 00d0 036A     		ldr	r3, [r0, #32]
 1604              		.loc 1 761 71 is_stmt 0 view .LVU389
 1605 00d2 5188     		ldrh	r1, [r2, #2]
 1606              		.loc 1 761 40 view .LVU390
 1607 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1608 00d8 0362     		str	r3, [r0, #32]
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1609              		.loc 1 763 13 is_stmt 1 view .LVU391
 1610 00da 036A     		ldr	r3, [r0, #32]
 1611              		.loc 1 763 40 is_stmt 0 view .LVU392
 1612 00dc 23F08003 		bic	r3, r3, #128
 1613 00e0 0362     		str	r3, [r0, #32]
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1614              		.loc 1 765 13 is_stmt 1 view .LVU393
 1615 00e2 036A     		ldr	r3, [r0, #32]
 1616              		.loc 1 765 71 is_stmt 0 view .LVU394
 1617 00e4 D188     		ldrh	r1, [r2, #6]
 1618              		.loc 1 765 40 view .LVU395
 1619 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1620 00ea 0362     		str	r3, [r0, #32]
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1621              		.loc 1 767 13 is_stmt 1 view .LVU396
 1622 00ec 4368     		ldr	r3, [r0, #4]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 43


 1623              		.loc 1 767 38 is_stmt 0 view .LVU397
 1624 00ee 23F48063 		bic	r3, r3, #1024
 1625 00f2 4360     		str	r3, [r0, #4]
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1626              		.loc 1 769 13 is_stmt 1 view .LVU398
 1627 00f4 4368     		ldr	r3, [r0, #4]
 1628              		.loc 1 769 69 is_stmt 0 view .LVU399
 1629 00f6 1189     		ldrh	r1, [r2, #8]
 1630              		.loc 1 769 38 view .LVU400
 1631 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1632 00fc 4360     		str	r3, [r0, #4]
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1633              		.loc 1 771 13 is_stmt 1 view .LVU401
 1634 00fe 4368     		ldr	r3, [r0, #4]
 1635              		.loc 1 771 38 is_stmt 0 view .LVU402
 1636 0100 23F40063 		bic	r3, r3, #2048
 1637 0104 4360     		str	r3, [r0, #4]
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1638              		.loc 1 773 13 is_stmt 1 view .LVU403
 1639 0106 4368     		ldr	r3, [r0, #4]
 1640              		.loc 1 773 69 is_stmt 0 view .LVU404
 1641 0108 5289     		ldrh	r2, [r2, #10]
 1642              	.LVL99:
 1643              		.loc 1 773 38 view .LVU405
 1644 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1645 010e 4360     		str	r3, [r0, #4]
 1646 0110 7047     		bx	lr
 1647              	.LVL100:
 1648              	.L93:
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1649              		.loc 1 779 9 is_stmt 1 view .LVU406
 1650 0112 036A     		ldr	r3, [r0, #32]
 1651              		.loc 1 779 36 is_stmt 0 view .LVU407
 1652 0114 23F48073 		bic	r3, r3, #256
 1653 0118 0362     		str	r3, [r0, #32]
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1654              		.loc 1 780 9 is_stmt 1 view .LVU408
 1655 011a C369     		ldr	r3, [r0, #28]
 1656              		.loc 1 780 36 is_stmt 0 view .LVU409
 1657 011c 23F00303 		bic	r3, r3, #3
 1658 0120 C361     		str	r3, [r0, #28]
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 1659              		.loc 1 782 9 is_stmt 1 view .LVU410
 1660 0122 036A     		ldr	r3, [r0, #32]
 1661              		.loc 1 782 66 is_stmt 0 view .LVU411
 1662 0124 1188     		ldrh	r1, [r2]
 1663              	.LVL101:
 1664              		.loc 1 782 36 view .LVU412
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 44


 1665 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1666 012a 0362     		str	r3, [r0, #32]
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1667              		.loc 1 784 9 is_stmt 1 view .LVU413
 1668 012c 036A     		ldr	r3, [r0, #32]
 1669              		.loc 1 784 36 is_stmt 0 view .LVU414
 1670 012e 23F40073 		bic	r3, r3, #512
 1671 0132 0362     		str	r3, [r0, #32]
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2P bit */
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1672              		.loc 1 786 9 is_stmt 1 view .LVU415
 1673 0134 036A     		ldr	r3, [r0, #32]
 1674              		.loc 1 786 67 is_stmt 0 view .LVU416
 1675 0136 9188     		ldrh	r1, [r2, #4]
 1676              		.loc 1 786 36 view .LVU417
 1677 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1678 013c 0362     		str	r3, [r0, #32]
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1679              		.loc 1 788 9 is_stmt 1 view .LVU418
 1680              		.loc 1 788 11 is_stmt 0 view .LVU419
 1681 013e 294B     		ldr	r3, .L101
 1682 0140 9842     		cmp	r0, r3
 1683 0142 03D0     		beq	.L98
 1684              		.loc 1 788 37 discriminator 1 view .LVU420
 1685 0144 03F58063 		add	r3, r3, #1024
 1686 0148 9842     		cmp	r0, r3
 1687 014a 4AD1     		bne	.L89
 1688              	.L98:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1689              		.loc 1 790 13 is_stmt 1 view .LVU421
 1690 014c 036A     		ldr	r3, [r0, #32]
 1691              		.loc 1 790 40 is_stmt 0 view .LVU422
 1692 014e 23F48063 		bic	r3, r3, #1024
 1693 0152 0362     		str	r3, [r0, #32]
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1694              		.loc 1 792 13 is_stmt 1 view .LVU423
 1695 0154 036A     		ldr	r3, [r0, #32]
 1696              		.loc 1 792 71 is_stmt 0 view .LVU424
 1697 0156 5188     		ldrh	r1, [r2, #2]
 1698              		.loc 1 792 40 view .LVU425
 1699 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1700 015c 0362     		str	r3, [r0, #32]
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1701              		.loc 1 794 13 is_stmt 1 view .LVU426
 1702 015e 036A     		ldr	r3, [r0, #32]
 1703              		.loc 1 794 40 is_stmt 0 view .LVU427
 1704 0160 23F40063 		bic	r3, r3, #2048
 1705 0164 0362     		str	r3, [r0, #32]
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1706              		.loc 1 796 13 is_stmt 1 view .LVU428
 1707 0166 036A     		ldr	r3, [r0, #32]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 45


 1708              		.loc 1 796 71 is_stmt 0 view .LVU429
 1709 0168 D188     		ldrh	r1, [r2, #6]
 1710              		.loc 1 796 40 view .LVU430
 1711 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1712 016e 0362     		str	r3, [r0, #32]
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1713              		.loc 1 798 13 is_stmt 1 view .LVU431
 1714 0170 4368     		ldr	r3, [r0, #4]
 1715              		.loc 1 798 38 is_stmt 0 view .LVU432
 1716 0172 23F48053 		bic	r3, r3, #4096
 1717 0176 4360     		str	r3, [r0, #4]
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1718              		.loc 1 800 13 is_stmt 1 view .LVU433
 1719 0178 4368     		ldr	r3, [r0, #4]
 1720              		.loc 1 800 69 is_stmt 0 view .LVU434
 1721 017a 1189     		ldrh	r1, [r2, #8]
 1722              		.loc 1 800 38 view .LVU435
 1723 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1724 0180 4360     		str	r3, [r0, #4]
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1725              		.loc 1 802 13 is_stmt 1 view .LVU436
 1726 0182 4368     		ldr	r3, [r0, #4]
 1727              		.loc 1 802 38 is_stmt 0 view .LVU437
 1728 0184 23F40053 		bic	r3, r3, #8192
 1729 0188 4360     		str	r3, [r0, #4]
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1730              		.loc 1 804 13 is_stmt 1 view .LVU438
 1731 018a 4368     		ldr	r3, [r0, #4]
 1732              		.loc 1 804 69 is_stmt 0 view .LVU439
 1733 018c 5289     		ldrh	r2, [r2, #10]
 1734              	.LVL102:
 1735              		.loc 1 804 38 view .LVU440
 1736 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 1737 0192 4360     		str	r3, [r0, #4]
 1738 0194 7047     		bx	lr
 1739              	.LVL103:
 1740              	.L91:
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 1741              		.loc 1 810 9 is_stmt 1 view .LVU441
 1742 0196 036A     		ldr	r3, [r0, #32]
 1743              		.loc 1 810 36 is_stmt 0 view .LVU442
 1744 0198 23F48053 		bic	r3, r3, #4096
 1745 019c 0362     		str	r3, [r0, #32]
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1746              		.loc 1 811 9 is_stmt 1 view .LVU443
 1747 019e C369     		ldr	r3, [r0, #28]
 1748              		.loc 1 811 36 is_stmt 0 view .LVU444
 1749 01a0 23F44073 		bic	r3, r3, #768
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 46


 1750 01a4 C361     		str	r3, [r0, #28]
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 1751              		.loc 1 813 9 is_stmt 1 view .LVU445
 1752 01a6 036A     		ldr	r3, [r0, #32]
 1753              		.loc 1 813 66 is_stmt 0 view .LVU446
 1754 01a8 1188     		ldrh	r1, [r2]
 1755              	.LVL104:
 1756              		.loc 1 813 36 view .LVU447
 1757 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 1758 01ae 0362     		str	r3, [r0, #32]
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1759              		.loc 1 815 9 is_stmt 1 view .LVU448
 1760 01b0 036A     		ldr	r3, [r0, #32]
 1761              		.loc 1 815 36 is_stmt 0 view .LVU449
 1762 01b2 23F40053 		bic	r3, r3, #8192
 1763 01b6 0362     		str	r3, [r0, #32]
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3P bit */
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1764              		.loc 1 817 9 is_stmt 1 view .LVU450
 1765 01b8 036A     		ldr	r3, [r0, #32]
 1766              		.loc 1 817 67 is_stmt 0 view .LVU451
 1767 01ba 9188     		ldrh	r1, [r2, #4]
 1768              		.loc 1 817 36 view .LVU452
 1769 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 1770 01c0 0362     		str	r3, [r0, #32]
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1771              		.loc 1 819 9 is_stmt 1 view .LVU453
 1772              		.loc 1 819 11 is_stmt 0 view .LVU454
 1773 01c2 084B     		ldr	r3, .L101
 1774 01c4 9842     		cmp	r0, r3
 1775 01c6 03D0     		beq	.L99
 1776              		.loc 1 819 37 discriminator 1 view .LVU455
 1777 01c8 03F58063 		add	r3, r3, #1024
 1778 01cc 9842     		cmp	r0, r3
 1779 01ce 08D1     		bne	.L89
 1780              	.L99:
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 1781              		.loc 1 821 13 is_stmt 1 view .LVU456
 1782 01d0 4368     		ldr	r3, [r0, #4]
 1783              		.loc 1 821 38 is_stmt 0 view .LVU457
 1784 01d2 23F48043 		bic	r3, r3, #16384
 1785 01d6 4360     		str	r3, [r0, #4]
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1786              		.loc 1 823 13 is_stmt 1 view .LVU458
 1787 01d8 4368     		ldr	r3, [r0, #4]
 1788              		.loc 1 823 69 is_stmt 0 view .LVU459
 1789 01da 1289     		ldrh	r2, [r2, #8]
 1790              	.LVL105:
 1791              		.loc 1 823 38 view .LVU460
 1792 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 1793 01e0 4360     		str	r3, [r0, #4]
 1794              	.L89:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 47


 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1795              		.loc 1 829 1 view .LVU461
 1796 01e2 7047     		bx	lr
 1797              	.L102:
 1798              		.align	2
 1799              	.L101:
 1800 01e4 00000140 		.word	1073807360
 1801              		.cfi_endproc
 1802              	.LFE151:
 1804              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1805              		.align	1
 1806              		.global	timer_channel_output_mode_config
 1807              		.syntax unified
 1808              		.thumb
 1809              		.thumb_func
 1811              	timer_channel_output_mode_config:
 1812              	.LVL106:
 1813              	.LFB152:
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output compare mode
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocmode: channel output compare mode
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1814              		.loc 1 854 1 is_stmt 1 view -0
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 0
 1817              		@ frame_needed = 0, uses_anonymous_args = 0
 1818              		@ link register save eliminated.
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1819              		.loc 1 855 5 view .LVU463
 1820 0000 0329     		cmp	r1, #3
 1821 0002 24D8     		bhi	.L103
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 48


 1822 0004 DFE801F0 		tbb	[pc, r1]
 1823              	.L106:
 1824 0008 02       		.byte	(.L109-.L106)/2
 1825 0009 0A       		.byte	(.L108-.L106)/2
 1826 000a 13       		.byte	(.L107-.L106)/2
 1827 000b 1B       		.byte	(.L105-.L106)/2
 1828              		.p2align 1
 1829              	.L109:
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1830              		.loc 1 858 9 view .LVU464
 1831 000c 8369     		ldr	r3, [r0, #24]
 1832              		.loc 1 858 36 is_stmt 0 view .LVU465
 1833 000e 23F07003 		bic	r3, r3, #112
 1834 0012 8361     		str	r3, [r0, #24]
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1835              		.loc 1 859 9 is_stmt 1 view .LVU466
 1836 0014 8369     		ldr	r3, [r0, #24]
 1837              		.loc 1 859 36 is_stmt 0 view .LVU467
 1838 0016 1343     		orrs	r3, r3, r2
 1839 0018 8361     		str	r3, [r0, #24]
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1840              		.loc 1 860 9 is_stmt 1 view .LVU468
 1841 001a 7047     		bx	lr
 1842              	.L108:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1843              		.loc 1 863 9 view .LVU469
 1844 001c 8369     		ldr	r3, [r0, #24]
 1845              		.loc 1 863 36 is_stmt 0 view .LVU470
 1846 001e 23F4E043 		bic	r3, r3, #28672
 1847 0022 8361     		str	r3, [r0, #24]
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1848              		.loc 1 864 9 is_stmt 1 view .LVU471
 1849 0024 8369     		ldr	r3, [r0, #24]
 1850              		.loc 1 864 36 is_stmt 0 view .LVU472
 1851 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1852 002a 8361     		str	r3, [r0, #24]
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1853              		.loc 1 865 9 is_stmt 1 view .LVU473
 1854 002c 7047     		bx	lr
 1855              	.L107:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1856              		.loc 1 868 9 view .LVU474
 1857 002e C369     		ldr	r3, [r0, #28]
 1858              		.loc 1 868 36 is_stmt 0 view .LVU475
 1859 0030 23F07003 		bic	r3, r3, #112
 1860 0034 C361     		str	r3, [r0, #28]
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1861              		.loc 1 869 9 is_stmt 1 view .LVU476
 1862 0036 C369     		ldr	r3, [r0, #28]
 1863              		.loc 1 869 36 is_stmt 0 view .LVU477
 1864 0038 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 49


 1865 003a C361     		str	r3, [r0, #28]
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1866              		.loc 1 870 9 is_stmt 1 view .LVU478
 1867 003c 7047     		bx	lr
 1868              	.L105:
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1869              		.loc 1 873 9 view .LVU479
 1870 003e C369     		ldr	r3, [r0, #28]
 1871              		.loc 1 873 36 is_stmt 0 view .LVU480
 1872 0040 23F4E043 		bic	r3, r3, #28672
 1873 0044 C361     		str	r3, [r0, #28]
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1874              		.loc 1 874 9 is_stmt 1 view .LVU481
 1875 0046 C369     		ldr	r3, [r0, #28]
 1876              		.loc 1 874 36 is_stmt 0 view .LVU482
 1877 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 1878 004c C361     		str	r3, [r0, #28]
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1879              		.loc 1 875 9 is_stmt 1 view .LVU483
 1880              	.L103:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1881              		.loc 1 879 1 is_stmt 0 view .LVU484
 1882 004e 7047     		bx	lr
 1883              		.cfi_endproc
 1884              	.LFE152:
 1886              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1887              		.align	1
 1888              		.global	timer_channel_output_pulse_value_config
 1889              		.syntax unified
 1890              		.thumb
 1891              		.thumb_func
 1893              	timer_channel_output_pulse_value_config:
 1894              	.LVL107:
 1895              	.LFB153:
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output pulse value
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1896              		.loc 1 895 1 is_stmt 1 view -0
 1897              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 50


 1898              		@ args = 0, pretend = 0, frame = 0
 1899              		@ frame_needed = 0, uses_anonymous_args = 0
 1900              		@ link register save eliminated.
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1901              		.loc 1 896 5 view .LVU486
 1902 0000 0329     		cmp	r1, #3
 1903 0002 0AD8     		bhi	.L111
 1904 0004 DFE801F0 		tbb	[pc, r1]
 1905              	.L114:
 1906 0008 02       		.byte	(.L117-.L114)/2
 1907 0009 04       		.byte	(.L116-.L114)/2
 1908 000a 06       		.byte	(.L115-.L114)/2
 1909 000b 08       		.byte	(.L113-.L114)/2
 1910              		.p2align 1
 1911              	.L117:
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1912              		.loc 1 899 9 view .LVU487
 1913              		.loc 1 899 35 is_stmt 0 view .LVU488
 1914 000c 4263     		str	r2, [r0, #52]
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1915              		.loc 1 900 9 is_stmt 1 view .LVU489
 1916 000e 7047     		bx	lr
 1917              	.L116:
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1918              		.loc 1 903 9 view .LVU490
 1919              		.loc 1 903 35 is_stmt 0 view .LVU491
 1920 0010 8263     		str	r2, [r0, #56]
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1921              		.loc 1 904 9 is_stmt 1 view .LVU492
 1922 0012 7047     		bx	lr
 1923              	.L115:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1924              		.loc 1 907 9 view .LVU493
 1925              		.loc 1 907 35 is_stmt 0 view .LVU494
 1926 0014 C263     		str	r2, [r0, #60]
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1927              		.loc 1 908 9 is_stmt 1 view .LVU495
 1928 0016 7047     		bx	lr
 1929              	.L113:
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1930              		.loc 1 911 9 view .LVU496
 1931              		.loc 1 911 35 is_stmt 0 view .LVU497
 1932 0018 0264     		str	r2, [r0, #64]
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1933              		.loc 1 912 9 is_stmt 1 view .LVU498
 1934              	.L111:
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 51


 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1935              		.loc 1 916 1 is_stmt 0 view .LVU499
 1936 001a 7047     		bx	lr
 1937              		.cfi_endproc
 1938              	.LFE153:
 1940              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1941              		.align	1
 1942              		.global	timer_channel_output_shadow_config
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1947              	timer_channel_output_shadow_config:
 1948              	.LVL108:
 1949              	.LFB154:
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output shadow function
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocshadow: channel output shadow state
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1950              		.loc 1 935 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1955              		.loc 1 936 5 view .LVU501
 1956 0000 0329     		cmp	r1, #3
 1957 0002 24D8     		bhi	.L119
 1958 0004 DFE801F0 		tbb	[pc, r1]
 1959              	.L122:
 1960 0008 02       		.byte	(.L125-.L122)/2
 1961 0009 0A       		.byte	(.L124-.L122)/2
 1962 000a 13       		.byte	(.L123-.L122)/2
 1963 000b 1B       		.byte	(.L121-.L122)/2
 1964              		.p2align 1
 1965              	.L125:
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 1966              		.loc 1 939 9 view .LVU502
 1967 000c 8369     		ldr	r3, [r0, #24]
 1968              		.loc 1 939 36 is_stmt 0 view .LVU503
 1969 000e 23F00803 		bic	r3, r3, #8
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 52


 1970 0012 8361     		str	r3, [r0, #24]
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1971              		.loc 1 940 9 is_stmt 1 view .LVU504
 1972 0014 8369     		ldr	r3, [r0, #24]
 1973              		.loc 1 940 36 is_stmt 0 view .LVU505
 1974 0016 1343     		orrs	r3, r3, r2
 1975 0018 8361     		str	r3, [r0, #24]
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1976              		.loc 1 941 9 is_stmt 1 view .LVU506
 1977 001a 7047     		bx	lr
 1978              	.L124:
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 1979              		.loc 1 944 9 view .LVU507
 1980 001c 8369     		ldr	r3, [r0, #24]
 1981              		.loc 1 944 36 is_stmt 0 view .LVU508
 1982 001e 23F40063 		bic	r3, r3, #2048
 1983 0022 8361     		str	r3, [r0, #24]
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1984              		.loc 1 945 9 is_stmt 1 view .LVU509
 1985 0024 8369     		ldr	r3, [r0, #24]
 1986              		.loc 1 945 36 is_stmt 0 view .LVU510
 1987 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1988 002a 8361     		str	r3, [r0, #24]
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1989              		.loc 1 946 9 is_stmt 1 view .LVU511
 1990 002c 7047     		bx	lr
 1991              	.L123:
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 1992              		.loc 1 949 9 view .LVU512
 1993 002e C369     		ldr	r3, [r0, #28]
 1994              		.loc 1 949 36 is_stmt 0 view .LVU513
 1995 0030 23F00803 		bic	r3, r3, #8
 1996 0034 C361     		str	r3, [r0, #28]
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1997              		.loc 1 950 9 is_stmt 1 view .LVU514
 1998 0036 C369     		ldr	r3, [r0, #28]
 1999              		.loc 1 950 36 is_stmt 0 view .LVU515
 2000 0038 1343     		orrs	r3, r3, r2
 2001 003a C361     		str	r3, [r0, #28]
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2002              		.loc 1 951 9 is_stmt 1 view .LVU516
 2003 003c 7047     		bx	lr
 2004              	.L121:
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2005              		.loc 1 954 9 view .LVU517
 2006 003e C369     		ldr	r3, [r0, #28]
 2007              		.loc 1 954 36 is_stmt 0 view .LVU518
 2008 0040 23F40063 		bic	r3, r3, #2048
 2009 0044 C361     		str	r3, [r0, #28]
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2010              		.loc 1 955 9 is_stmt 1 view .LVU519
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 53


 2011 0046 C369     		ldr	r3, [r0, #28]
 2012              		.loc 1 955 36 is_stmt 0 view .LVU520
 2013 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2014 004c C361     		str	r3, [r0, #28]
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2015              		.loc 1 956 9 is_stmt 1 view .LVU521
 2016              	.L119:
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2017              		.loc 1 960 1 is_stmt 0 view .LVU522
 2018 004e 7047     		bx	lr
 2019              		.cfi_endproc
 2020              	.LFE154:
 2022              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2023              		.align	1
 2024              		.global	timer_channel_output_fast_config
 2025              		.syntax unified
 2026              		.thumb
 2027              		.thumb_func
 2029              	timer_channel_output_fast_config:
 2030              	.LVL109:
 2031              	.LFB155:
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output fast function
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocfast: channel output fast function
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2032              		.loc 1 979 1 is_stmt 1 view -0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2037              		.loc 1 980 5 view .LVU524
 2038 0000 0329     		cmp	r1, #3
 2039 0002 24D8     		bhi	.L127
 2040 0004 DFE801F0 		tbb	[pc, r1]
 2041              	.L130:
 2042 0008 02       		.byte	(.L133-.L130)/2
 2043 0009 0A       		.byte	(.L132-.L130)/2
 2044 000a 13       		.byte	(.L131-.L130)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 54


 2045 000b 1B       		.byte	(.L129-.L130)/2
 2046              		.p2align 1
 2047              	.L133:
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2048              		.loc 1 983 9 view .LVU525
 2049 000c 8369     		ldr	r3, [r0, #24]
 2050              		.loc 1 983 36 is_stmt 0 view .LVU526
 2051 000e 23F00403 		bic	r3, r3, #4
 2052 0012 8361     		str	r3, [r0, #24]
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2053              		.loc 1 984 9 is_stmt 1 view .LVU527
 2054 0014 8369     		ldr	r3, [r0, #24]
 2055              		.loc 1 984 36 is_stmt 0 view .LVU528
 2056 0016 1343     		orrs	r3, r3, r2
 2057 0018 8361     		str	r3, [r0, #24]
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2058              		.loc 1 985 9 is_stmt 1 view .LVU529
 2059 001a 7047     		bx	lr
 2060              	.L132:
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2061              		.loc 1 988 9 view .LVU530
 2062 001c 8369     		ldr	r3, [r0, #24]
 2063              		.loc 1 988 36 is_stmt 0 view .LVU531
 2064 001e 23F48063 		bic	r3, r3, #1024
 2065 0022 8361     		str	r3, [r0, #24]
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2066              		.loc 1 989 9 is_stmt 1 view .LVU532
 2067 0024 8369     		ldr	r3, [r0, #24]
 2068              		.loc 1 989 36 is_stmt 0 view .LVU533
 2069 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2070 002a 8361     		str	r3, [r0, #24]
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2071              		.loc 1 990 9 is_stmt 1 view .LVU534
 2072 002c 7047     		bx	lr
 2073              	.L131:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2074              		.loc 1 993 9 view .LVU535
 2075 002e C369     		ldr	r3, [r0, #28]
 2076              		.loc 1 993 36 is_stmt 0 view .LVU536
 2077 0030 23F00403 		bic	r3, r3, #4
 2078 0034 C361     		str	r3, [r0, #28]
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2079              		.loc 1 994 9 is_stmt 1 view .LVU537
 2080 0036 C369     		ldr	r3, [r0, #28]
 2081              		.loc 1 994 36 is_stmt 0 view .LVU538
 2082 0038 1343     		orrs	r3, r3, r2
 2083 003a C361     		str	r3, [r0, #28]
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2084              		.loc 1 995 9 is_stmt 1 view .LVU539
 2085 003c 7047     		bx	lr
 2086              	.L129:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 55


 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2087              		.loc 1 998 9 view .LVU540
 2088 003e C369     		ldr	r3, [r0, #28]
 2089              		.loc 1 998 36 is_stmt 0 view .LVU541
 2090 0040 23F48063 		bic	r3, r3, #1024
 2091 0044 C361     		str	r3, [r0, #28]
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2092              		.loc 1 999 9 is_stmt 1 view .LVU542
 2093 0046 C369     		ldr	r3, [r0, #28]
 2094              		.loc 1 999 36 is_stmt 0 view .LVU543
 2095 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2096 004c C361     		str	r3, [r0, #28]
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2097              		.loc 1 1000 9 is_stmt 1 view .LVU544
 2098              	.L127:
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2099              		.loc 1 1004 1 is_stmt 0 view .LVU545
 2100 004e 7047     		bx	lr
 2101              		.cfi_endproc
 2102              	.LFE155:
 2104              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2105              		.align	1
 2106              		.global	timer_channel_output_clear_config
 2107              		.syntax unified
 2108              		.thumb
 2109              		.thumb_func
 2111              	timer_channel_output_clear_config:
 2112              	.LVL110:
 2113              	.LFB156:
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output clear function
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7))
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7))
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  occlear: channel output clear function
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2114              		.loc 1 1023 1 is_stmt 1 view -0
 2115              		.cfi_startproc
 2116              		@ args = 0, pretend = 0, frame = 0
 2117              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 56


 2118              		@ link register save eliminated.
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2119              		.loc 1 1024 5 view .LVU547
 2120 0000 0329     		cmp	r1, #3
 2121 0002 24D8     		bhi	.L135
 2122 0004 DFE801F0 		tbb	[pc, r1]
 2123              	.L138:
 2124 0008 02       		.byte	(.L141-.L138)/2
 2125 0009 0A       		.byte	(.L140-.L138)/2
 2126 000a 13       		.byte	(.L139-.L138)/2
 2127 000b 1B       		.byte	(.L137-.L138)/2
 2128              		.p2align 1
 2129              	.L141:
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2130              		.loc 1 1027 9 view .LVU548
 2131 000c 8369     		ldr	r3, [r0, #24]
 2132              		.loc 1 1027 36 is_stmt 0 view .LVU549
 2133 000e 23F08003 		bic	r3, r3, #128
 2134 0012 8361     		str	r3, [r0, #24]
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2135              		.loc 1 1028 9 is_stmt 1 view .LVU550
 2136 0014 8369     		ldr	r3, [r0, #24]
 2137              		.loc 1 1028 36 is_stmt 0 view .LVU551
 2138 0016 1343     		orrs	r3, r3, r2
 2139 0018 8361     		str	r3, [r0, #24]
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2140              		.loc 1 1029 9 is_stmt 1 view .LVU552
 2141 001a 7047     		bx	lr
 2142              	.L140:
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2143              		.loc 1 1032 9 view .LVU553
 2144 001c 8369     		ldr	r3, [r0, #24]
 2145              		.loc 1 1032 36 is_stmt 0 view .LVU554
 2146 001e 23F40043 		bic	r3, r3, #32768
 2147 0022 8361     		str	r3, [r0, #24]
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2148              		.loc 1 1033 9 is_stmt 1 view .LVU555
 2149 0024 8369     		ldr	r3, [r0, #24]
 2150              		.loc 1 1033 36 is_stmt 0 view .LVU556
 2151 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2152 002a 8361     		str	r3, [r0, #24]
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2153              		.loc 1 1034 9 is_stmt 1 view .LVU557
 2154 002c 7047     		bx	lr
 2155              	.L139:
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2156              		.loc 1 1037 9 view .LVU558
 2157 002e C369     		ldr	r3, [r0, #28]
 2158              		.loc 1 1037 36 is_stmt 0 view .LVU559
 2159 0030 23F08003 		bic	r3, r3, #128
 2160 0034 C361     		str	r3, [r0, #28]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 57


1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2161              		.loc 1 1038 9 is_stmt 1 view .LVU560
 2162 0036 C369     		ldr	r3, [r0, #28]
 2163              		.loc 1 1038 36 is_stmt 0 view .LVU561
 2164 0038 1343     		orrs	r3, r3, r2
 2165 003a C361     		str	r3, [r0, #28]
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2166              		.loc 1 1039 9 is_stmt 1 view .LVU562
 2167 003c 7047     		bx	lr
 2168              	.L137:
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2169              		.loc 1 1042 9 view .LVU563
 2170 003e C369     		ldr	r3, [r0, #28]
 2171              		.loc 1 1042 36 is_stmt 0 view .LVU564
 2172 0040 23F40043 		bic	r3, r3, #32768
 2173 0044 C361     		str	r3, [r0, #28]
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2174              		.loc 1 1043 9 is_stmt 1 view .LVU565
 2175 0046 C369     		ldr	r3, [r0, #28]
 2176              		.loc 1 1043 36 is_stmt 0 view .LVU566
 2177 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2178 004c C361     		str	r3, [r0, #28]
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2179              		.loc 1 1044 9 is_stmt 1 view .LVU567
 2180              	.L135:
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2181              		.loc 1 1048 1 is_stmt 0 view .LVU568
 2182 004e 7047     		bx	lr
 2183              		.cfi_endproc
 2184              	.LFE156:
 2186              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2187              		.align	1
 2188              		.global	timer_channel_output_polarity_config
 2189              		.syntax unified
 2190              		.thumb
 2191              		.thumb_func
 2193              	timer_channel_output_polarity_config:
 2194              	.LVL111:
 2195              	.LFB157:
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output polarity
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpolarity: channel output polarity
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 58


1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2196              		.loc 1 1067 1 is_stmt 1 view -0
 2197              		.cfi_startproc
 2198              		@ args = 0, pretend = 0, frame = 0
 2199              		@ frame_needed = 0, uses_anonymous_args = 0
 2200              		@ link register save eliminated.
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2201              		.loc 1 1068 5 view .LVU570
 2202 0000 0329     		cmp	r1, #3
 2203 0002 25D8     		bhi	.L143
 2204 0004 DFE801F0 		tbb	[pc, r1]
 2205              	.L146:
 2206 0008 02       		.byte	(.L149-.L146)/2
 2207 0009 0A       		.byte	(.L148-.L146)/2
 2208 000a 13       		.byte	(.L147-.L146)/2
 2209 000b 1C       		.byte	(.L145-.L146)/2
 2210              		.p2align 1
 2211              	.L149:
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2212              		.loc 1 1071 9 view .LVU571
 2213 000c 036A     		ldr	r3, [r0, #32]
 2214              		.loc 1 1071 36 is_stmt 0 view .LVU572
 2215 000e 23F00203 		bic	r3, r3, #2
 2216 0012 0362     		str	r3, [r0, #32]
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2217              		.loc 1 1072 9 is_stmt 1 view .LVU573
 2218 0014 036A     		ldr	r3, [r0, #32]
 2219              		.loc 1 1072 36 is_stmt 0 view .LVU574
 2220 0016 1343     		orrs	r3, r3, r2
 2221 0018 0362     		str	r3, [r0, #32]
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2222              		.loc 1 1073 9 is_stmt 1 view .LVU575
 2223 001a 7047     		bx	lr
 2224              	.L148:
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2225              		.loc 1 1076 9 view .LVU576
 2226 001c 036A     		ldr	r3, [r0, #32]
 2227              		.loc 1 1076 36 is_stmt 0 view .LVU577
 2228 001e 23F02003 		bic	r3, r3, #32
 2229 0022 0362     		str	r3, [r0, #32]
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2230              		.loc 1 1077 9 is_stmt 1 view .LVU578
 2231 0024 036A     		ldr	r3, [r0, #32]
 2232              		.loc 1 1077 36 is_stmt 0 view .LVU579
 2233 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2234 002a 0362     		str	r3, [r0, #32]
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2235              		.loc 1 1078 9 is_stmt 1 view .LVU580
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 59


 2236 002c 7047     		bx	lr
 2237              	.L147:
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2238              		.loc 1 1081 9 view .LVU581
 2239 002e 036A     		ldr	r3, [r0, #32]
 2240              		.loc 1 1081 36 is_stmt 0 view .LVU582
 2241 0030 23F40073 		bic	r3, r3, #512
 2242 0034 0362     		str	r3, [r0, #32]
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2243              		.loc 1 1082 9 is_stmt 1 view .LVU583
 2244 0036 036A     		ldr	r3, [r0, #32]
 2245              		.loc 1 1082 36 is_stmt 0 view .LVU584
 2246 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2247 003c 0362     		str	r3, [r0, #32]
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2248              		.loc 1 1083 9 is_stmt 1 view .LVU585
 2249 003e 7047     		bx	lr
 2250              	.L145:
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2251              		.loc 1 1086 9 view .LVU586
 2252 0040 036A     		ldr	r3, [r0, #32]
 2253              		.loc 1 1086 36 is_stmt 0 view .LVU587
 2254 0042 23F40053 		bic	r3, r3, #8192
 2255 0046 0362     		str	r3, [r0, #32]
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2256              		.loc 1 1087 9 is_stmt 1 view .LVU588
 2257 0048 036A     		ldr	r3, [r0, #32]
 2258              		.loc 1 1087 36 is_stmt 0 view .LVU589
 2259 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2260 004e 0362     		str	r3, [r0, #32]
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2261              		.loc 1 1088 9 is_stmt 1 view .LVU590
 2262              	.L143:
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2263              		.loc 1 1092 1 is_stmt 0 view .LVU591
 2264 0050 7047     		bx	lr
 2265              		.cfi_endproc
 2266              	.LFE157:
 2268              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2269              		.align	1
 2270              		.global	timer_channel_complementary_output_polarity_config
 2271              		.syntax unified
 2272              		.thumb
 2273              		.thumb_func
 2275              	timer_channel_complementary_output_polarity_config:
 2276              	.LVL112:
 2277              	.LFB158:
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output polarity
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 60


1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2278              		.loc 1 1110 1 is_stmt 1 view -0
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 0
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2283              		.loc 1 1111 5 view .LVU593
 2284 0000 0129     		cmp	r1, #1
 2285 0002 0BD0     		beq	.L152
 2286 0004 0229     		cmp	r1, #2
 2287 0006 12D0     		beq	.L153
 2288 0008 01B1     		cbz	r1, .L155
 2289              	.L151:
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2290              		.loc 1 1130 1 is_stmt 0 view .LVU594
 2291 000a 7047     		bx	lr
 2292              	.L155:
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2293              		.loc 1 1114 9 is_stmt 1 view .LVU595
 2294 000c 036A     		ldr	r3, [r0, #32]
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2295              		.loc 1 1114 36 is_stmt 0 view .LVU596
 2296 000e 23F00803 		bic	r3, r3, #8
 2297 0012 0362     		str	r3, [r0, #32]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 61


1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2298              		.loc 1 1115 9 is_stmt 1 view .LVU597
 2299 0014 036A     		ldr	r3, [r0, #32]
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2300              		.loc 1 1115 36 is_stmt 0 view .LVU598
 2301 0016 1343     		orrs	r3, r3, r2
 2302 0018 0362     		str	r3, [r0, #32]
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2303              		.loc 1 1116 9 is_stmt 1 view .LVU599
 2304 001a 7047     		bx	lr
 2305              	.L152:
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2306              		.loc 1 1119 9 view .LVU600
 2307 001c 036A     		ldr	r3, [r0, #32]
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2308              		.loc 1 1119 36 is_stmt 0 view .LVU601
 2309 001e 23F08003 		bic	r3, r3, #128
 2310 0022 0362     		str	r3, [r0, #32]
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2311              		.loc 1 1120 9 is_stmt 1 view .LVU602
 2312 0024 036A     		ldr	r3, [r0, #32]
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2313              		.loc 1 1120 36 is_stmt 0 view .LVU603
 2314 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2315 002a 0362     		str	r3, [r0, #32]
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2316              		.loc 1 1121 9 is_stmt 1 view .LVU604
 2317 002c 7047     		bx	lr
 2318              	.L153:
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2319              		.loc 1 1124 9 view .LVU605
 2320 002e 036A     		ldr	r3, [r0, #32]
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2321              		.loc 1 1124 36 is_stmt 0 view .LVU606
 2322 0030 23F40063 		bic	r3, r3, #2048
 2323 0034 0362     		str	r3, [r0, #32]
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2324              		.loc 1 1125 9 is_stmt 1 view .LVU607
 2325 0036 036A     		ldr	r3, [r0, #32]
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2326              		.loc 1 1125 36 is_stmt 0 view .LVU608
 2327 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2328 003c 0362     		str	r3, [r0, #32]
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 2329              		.loc 1 1126 9 is_stmt 1 view .LVU609
 2330              		.loc 1 1130 1 is_stmt 0 view .LVU610
 2331 003e E4E7     		b	.L151
 2332              		.cfi_endproc
 2333              	.LFE158:
 2335              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2336              		.align	1
 2337              		.global	timer_channel_output_state_config
 2338              		.syntax unified
 2339              		.thumb
 2340              		.thumb_func
 2342              	timer_channel_output_state_config:
 2343              	.LVL113:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 62


 2344              	.LFB159:
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel enable state
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  state: TIMER channel enable state
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2345              		.loc 1 1149 1 is_stmt 1 view -0
 2346              		.cfi_startproc
 2347              		@ args = 0, pretend = 0, frame = 0
 2348              		@ frame_needed = 0, uses_anonymous_args = 0
 2349              		@ link register save eliminated.
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2350              		.loc 1 1150 5 view .LVU612
 2351 0000 0329     		cmp	r1, #3
 2352 0002 25D8     		bhi	.L156
 2353 0004 DFE801F0 		tbb	[pc, r1]
 2354              	.L159:
 2355 0008 02       		.byte	(.L162-.L159)/2
 2356 0009 0A       		.byte	(.L161-.L159)/2
 2357 000a 13       		.byte	(.L160-.L159)/2
 2358 000b 1C       		.byte	(.L158-.L159)/2
 2359              		.p2align 1
 2360              	.L162:
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2361              		.loc 1 1153 9 view .LVU613
 2362 000c 036A     		ldr	r3, [r0, #32]
 2363              		.loc 1 1153 36 is_stmt 0 view .LVU614
 2364 000e 23F00103 		bic	r3, r3, #1
 2365 0012 0362     		str	r3, [r0, #32]
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2366              		.loc 1 1154 9 is_stmt 1 view .LVU615
 2367 0014 036A     		ldr	r3, [r0, #32]
 2368              		.loc 1 1154 36 is_stmt 0 view .LVU616
 2369 0016 1343     		orrs	r3, r3, r2
 2370 0018 0362     		str	r3, [r0, #32]
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2371              		.loc 1 1155 9 is_stmt 1 view .LVU617
 2372 001a 7047     		bx	lr
 2373              	.L161:
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 63


1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2374              		.loc 1 1158 9 view .LVU618
 2375 001c 036A     		ldr	r3, [r0, #32]
 2376              		.loc 1 1158 36 is_stmt 0 view .LVU619
 2377 001e 23F01003 		bic	r3, r3, #16
 2378 0022 0362     		str	r3, [r0, #32]
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2379              		.loc 1 1159 9 is_stmt 1 view .LVU620
 2380 0024 036A     		ldr	r3, [r0, #32]
 2381              		.loc 1 1159 36 is_stmt 0 view .LVU621
 2382 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2383 002a 0362     		str	r3, [r0, #32]
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2384              		.loc 1 1160 9 is_stmt 1 view .LVU622
 2385 002c 7047     		bx	lr
 2386              	.L160:
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2387              		.loc 1 1163 9 view .LVU623
 2388 002e 036A     		ldr	r3, [r0, #32]
 2389              		.loc 1 1163 36 is_stmt 0 view .LVU624
 2390 0030 23F48073 		bic	r3, r3, #256
 2391 0034 0362     		str	r3, [r0, #32]
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2392              		.loc 1 1164 9 is_stmt 1 view .LVU625
 2393 0036 036A     		ldr	r3, [r0, #32]
 2394              		.loc 1 1164 36 is_stmt 0 view .LVU626
 2395 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2396 003c 0362     		str	r3, [r0, #32]
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2397              		.loc 1 1165 9 is_stmt 1 view .LVU627
 2398 003e 7047     		bx	lr
 2399              	.L158:
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2400              		.loc 1 1168 9 view .LVU628
 2401 0040 036A     		ldr	r3, [r0, #32]
 2402              		.loc 1 1168 36 is_stmt 0 view .LVU629
 2403 0042 23F48053 		bic	r3, r3, #4096
 2404 0046 0362     		str	r3, [r0, #32]
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2405              		.loc 1 1169 9 is_stmt 1 view .LVU630
 2406 0048 036A     		ldr	r3, [r0, #32]
 2407              		.loc 1 1169 36 is_stmt 0 view .LVU631
 2408 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2409 004e 0362     		str	r3, [r0, #32]
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2410              		.loc 1 1170 9 is_stmt 1 view .LVU632
 2411              	.L156:
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2412              		.loc 1 1174 1 is_stmt 0 view .LVU633
 2413 0050 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 64


 2414              		.cfi_endproc
 2415              	.LFE159:
 2417              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2418              		.align	1
 2419              		.global	timer_channel_complementary_output_state_config
 2420              		.syntax unified
 2421              		.thumb
 2422              		.thumb_func
 2424              	timer_channel_complementary_output_state_config:
 2425              	.LVL114:
 2426              	.LFB160:
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output enable state
1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2427              		.loc 1 1192 1 is_stmt 1 view -0
 2428              		.cfi_startproc
 2429              		@ args = 0, pretend = 0, frame = 0
 2430              		@ frame_needed = 0, uses_anonymous_args = 0
 2431              		@ link register save eliminated.
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2432              		.loc 1 1193 5 view .LVU635
 2433 0000 0129     		cmp	r1, #1
 2434 0002 0BD0     		beq	.L165
 2435 0004 0229     		cmp	r1, #2
 2436 0006 12D0     		beq	.L166
 2437 0008 01B1     		cbz	r1, .L168
 2438              	.L164:
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 65


1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2439              		.loc 1 1212 1 is_stmt 0 view .LVU636
 2440 000a 7047     		bx	lr
 2441              	.L168:
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2442              		.loc 1 1196 9 is_stmt 1 view .LVU637
 2443 000c 036A     		ldr	r3, [r0, #32]
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2444              		.loc 1 1196 36 is_stmt 0 view .LVU638
 2445 000e 23F00403 		bic	r3, r3, #4
 2446 0012 0362     		str	r3, [r0, #32]
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2447              		.loc 1 1197 9 is_stmt 1 view .LVU639
 2448 0014 036A     		ldr	r3, [r0, #32]
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2449              		.loc 1 1197 36 is_stmt 0 view .LVU640
 2450 0016 1343     		orrs	r3, r3, r2
 2451 0018 0362     		str	r3, [r0, #32]
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 2452              		.loc 1 1198 9 is_stmt 1 view .LVU641
 2453 001a 7047     		bx	lr
 2454              	.L165:
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2455              		.loc 1 1201 9 view .LVU642
 2456 001c 036A     		ldr	r3, [r0, #32]
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2457              		.loc 1 1201 36 is_stmt 0 view .LVU643
 2458 001e 23F04003 		bic	r3, r3, #64
 2459 0022 0362     		str	r3, [r0, #32]
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2460              		.loc 1 1202 9 is_stmt 1 view .LVU644
 2461 0024 036A     		ldr	r3, [r0, #32]
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2462              		.loc 1 1202 36 is_stmt 0 view .LVU645
 2463 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2464 002a 0362     		str	r3, [r0, #32]
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2465              		.loc 1 1203 9 is_stmt 1 view .LVU646
 2466 002c 7047     		bx	lr
 2467              	.L166:
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2468              		.loc 1 1206 9 view .LVU647
 2469 002e 036A     		ldr	r3, [r0, #32]
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2470              		.loc 1 1206 36 is_stmt 0 view .LVU648
 2471 0030 23F48063 		bic	r3, r3, #1024
 2472 0034 0362     		str	r3, [r0, #32]
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2473              		.loc 1 1207 9 is_stmt 1 view .LVU649
 2474 0036 036A     		ldr	r3, [r0, #32]
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2475              		.loc 1 1207 36 is_stmt 0 view .LVU650
 2476 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2477 003c 0362     		str	r3, [r0, #32]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 66


1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 2478              		.loc 1 1208 9 is_stmt 1 view .LVU651
 2479              		.loc 1 1212 1 is_stmt 0 view .LVU652
 2480 003e E4E7     		b	.L164
 2481              		.cfi_endproc
 2482              	.LFE160:
 2484              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2485              		.align	1
 2486              		.global	timer_channel_input_struct_para_init
 2487              		.syntax unified
 2488              		.thumb
 2489              		.thumb_func
 2491              	timer_channel_input_struct_para_init:
 2492              	.LVL115:
 2493              	.LFB161:
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel input parameter struct
1216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)
1221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2494              		.loc 1 1221 1 is_stmt 1 view -0
 2495              		.cfi_startproc
 2496              		@ args = 0, pretend = 0, frame = 0
 2497              		@ frame_needed = 0, uses_anonymous_args = 0
 2498              		@ link register save eliminated.
1222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2499              		.loc 1 1223 5 view .LVU654
 2500              		.loc 1 1223 25 is_stmt 0 view .LVU655
 2501 0000 0023     		movs	r3, #0
 2502 0002 0380     		strh	r3, [r0]	@ movhi
1224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2503              		.loc 1 1224 5 is_stmt 1 view .LVU656
 2504              		.loc 1 1224 25 is_stmt 0 view .LVU657
 2505 0004 0122     		movs	r2, #1
 2506 0006 4280     		strh	r2, [r0, #2]	@ movhi
1225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2507              		.loc 1 1225 5 is_stmt 1 view .LVU658
 2508              		.loc 1 1225 25 is_stmt 0 view .LVU659
 2509 0008 8380     		strh	r3, [r0, #4]	@ movhi
1226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icfilter    = 0U;
 2510              		.loc 1 1226 5 is_stmt 1 view .LVU660
 2511              		.loc 1 1226 25 is_stmt 0 view .LVU661
 2512 000a C380     		strh	r3, [r0, #6]	@ movhi
1227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2513              		.loc 1 1227 1 view .LVU662
 2514 000c 7047     		bx	lr
 2515              		.cfi_endproc
 2516              	.LFE161:
 2518              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2519              		.align	1
 2520              		.global	timer_channel_input_capture_prescaler_config
 2521              		.syntax unified
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 67


 2522              		.thumb
 2523              		.thumb_func
 2525              	timer_channel_input_capture_prescaler_config:
 2526              	.LVL116:
 2527              	.LFB163:
1228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input capture parameter
1231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out]  none
1244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval      none
1245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct 
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
1249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 68


1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P and CH2NP bits */
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2MS bit */
1296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2CAPFLT bit */
1300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
1304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
1309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bits */
1312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3MS bit */
1316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3CAPFLT bit */
1320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
1324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER channel input capture prescaler value */
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
1332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 69


1337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2528              		.loc 1 1352 1 is_stmt 1 view -0
 2529              		.cfi_startproc
 2530              		@ args = 0, pretend = 0, frame = 0
 2531              		@ frame_needed = 0, uses_anonymous_args = 0
 2532              		@ link register save eliminated.
1353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2533              		.loc 1 1353 5 view .LVU664
 2534 0000 0329     		cmp	r1, #3
 2535 0002 24D8     		bhi	.L170
 2536 0004 DFE801F0 		tbb	[pc, r1]
 2537              	.L173:
 2538 0008 02       		.byte	(.L176-.L173)/2
 2539 0009 0A       		.byte	(.L175-.L173)/2
 2540 000a 13       		.byte	(.L174-.L173)/2
 2541 000b 1B       		.byte	(.L172-.L173)/2
 2542              		.p2align 1
 2543              	.L176:
1354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2544              		.loc 1 1356 9 view .LVU665
 2545 000c 8369     		ldr	r3, [r0, #24]
 2546              		.loc 1 1356 36 is_stmt 0 view .LVU666
 2547 000e 23F00C03 		bic	r3, r3, #12
 2548 0012 8361     		str	r3, [r0, #24]
1357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2549              		.loc 1 1357 9 is_stmt 1 view .LVU667
 2550 0014 8369     		ldr	r3, [r0, #24]
 2551              		.loc 1 1357 36 is_stmt 0 view .LVU668
 2552 0016 1343     		orrs	r3, r3, r2
 2553 0018 8361     		str	r3, [r0, #24]
1358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2554              		.loc 1 1358 9 is_stmt 1 view .LVU669
 2555 001a 7047     		bx	lr
 2556              	.L175:
1359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2557              		.loc 1 1361 9 view .LVU670
 2558 001c 8369     		ldr	r3, [r0, #24]
 2559              		.loc 1 1361 36 is_stmt 0 view .LVU671
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 70


 2560 001e 23F44063 		bic	r3, r3, #3072
 2561 0022 8361     		str	r3, [r0, #24]
1362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2562              		.loc 1 1362 9 is_stmt 1 view .LVU672
 2563 0024 8369     		ldr	r3, [r0, #24]
 2564              		.loc 1 1362 36 is_stmt 0 view .LVU673
 2565 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2566 002a 8361     		str	r3, [r0, #24]
1363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2567              		.loc 1 1363 9 is_stmt 1 view .LVU674
 2568 002c 7047     		bx	lr
 2569              	.L174:
1364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2570              		.loc 1 1366 9 view .LVU675
 2571 002e C369     		ldr	r3, [r0, #28]
 2572              		.loc 1 1366 36 is_stmt 0 view .LVU676
 2573 0030 23F00C03 		bic	r3, r3, #12
 2574 0034 C361     		str	r3, [r0, #28]
1367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2575              		.loc 1 1367 9 is_stmt 1 view .LVU677
 2576 0036 C369     		ldr	r3, [r0, #28]
 2577              		.loc 1 1367 36 is_stmt 0 view .LVU678
 2578 0038 1343     		orrs	r3, r3, r2
 2579 003a C361     		str	r3, [r0, #28]
1368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2580              		.loc 1 1368 9 is_stmt 1 view .LVU679
 2581 003c 7047     		bx	lr
 2582              	.L172:
1369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2583              		.loc 1 1371 9 view .LVU680
 2584 003e C369     		ldr	r3, [r0, #28]
 2585              		.loc 1 1371 36 is_stmt 0 view .LVU681
 2586 0040 23F44063 		bic	r3, r3, #3072
 2587 0044 C361     		str	r3, [r0, #28]
1372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2588              		.loc 1 1372 9 is_stmt 1 view .LVU682
 2589 0046 C369     		ldr	r3, [r0, #28]
 2590              		.loc 1 1372 36 is_stmt 0 view .LVU683
 2591 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2592 004c C361     		str	r3, [r0, #28]
1373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2593              		.loc 1 1373 9 is_stmt 1 view .LVU684
 2594              	.L170:
1374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2595              		.loc 1 1377 1 is_stmt 0 view .LVU685
 2596 004e 7047     		bx	lr
 2597              		.cfi_endproc
 2598              	.LFE163:
 2600              		.section	.text.timer_input_capture_config,"ax",%progbits
 2601              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 71


 2602              		.global	timer_input_capture_config
 2603              		.syntax unified
 2604              		.thumb
 2605              		.thumb_func
 2607              	timer_input_capture_config:
 2608              	.LVL117:
 2609              	.LFB162:
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2610              		.loc 1 1247 1 is_stmt 1 view -0
 2611              		.cfi_startproc
 2612              		@ args = 0, pretend = 0, frame = 0
 2613              		@ frame_needed = 0, uses_anonymous_args = 0
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2614              		.loc 1 1247 1 is_stmt 0 view .LVU687
 2615 0000 08B5     		push	{r3, lr}
 2616              	.LCFI2:
 2617              		.cfi_def_cfa_offset 8
 2618              		.cfi_offset 3, -8
 2619              		.cfi_offset 14, -4
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 2620              		.loc 1 1248 5 is_stmt 1 view .LVU688
 2621 0002 0329     		cmp	r1, #3
 2622 0004 29D8     		bhi	.L179
 2623 0006 DFE801F0 		tbb	[pc, r1]
 2624              	.L181:
 2625 000a 02       		.byte	(.L184-.L181)/2
 2626 000b 2C       		.byte	(.L183-.L181)/2
 2627 000c 53       		.byte	(.L182-.L181)/2
 2628 000d 7A       		.byte	(.L180-.L181)/2
 2629              		.p2align 1
 2630              	.L184:
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2631              		.loc 1 1252 9 view .LVU689
 2632 000e 036A     		ldr	r3, [r0, #32]
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2633              		.loc 1 1252 36 is_stmt 0 view .LVU690
 2634 0010 23F00103 		bic	r3, r3, #1
 2635 0014 0362     		str	r3, [r0, #32]
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2636              		.loc 1 1255 9 is_stmt 1 view .LVU691
 2637 0016 036A     		ldr	r3, [r0, #32]
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2638              		.loc 1 1255 36 is_stmt 0 view .LVU692
 2639 0018 23F00A03 		bic	r3, r3, #10
 2640 001c 0362     		str	r3, [r0, #32]
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2641              		.loc 1 1256 9 is_stmt 1 view .LVU693
 2642 001e 036A     		ldr	r3, [r0, #32]
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2643              		.loc 1 1256 56 is_stmt 0 view .LVU694
 2644 0020 B2F800C0 		ldrh	ip, [r2]
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2645              		.loc 1 1256 36 view .LVU695
 2646 0024 43EA0C03 		orr	r3, r3, ip
 2647 0028 0362     		str	r3, [r0, #32]
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2648              		.loc 1 1258 9 is_stmt 1 view .LVU696
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 72


 2649 002a 8369     		ldr	r3, [r0, #24]
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2650              		.loc 1 1258 36 is_stmt 0 view .LVU697
 2651 002c 23F00303 		bic	r3, r3, #3
 2652 0030 8361     		str	r3, [r0, #24]
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2653              		.loc 1 1259 9 is_stmt 1 view .LVU698
 2654 0032 8369     		ldr	r3, [r0, #24]
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2655              		.loc 1 1259 56 is_stmt 0 view .LVU699
 2656 0034 B2F802C0 		ldrh	ip, [r2, #2]
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2657              		.loc 1 1259 36 view .LVU700
 2658 0038 43EA0C03 		orr	r3, r3, ip
 2659 003c 8361     		str	r3, [r0, #24]
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2660              		.loc 1 1261 9 is_stmt 1 view .LVU701
 2661 003e 8369     		ldr	r3, [r0, #24]
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2662              		.loc 1 1261 36 is_stmt 0 view .LVU702
 2663 0040 23F0F003 		bic	r3, r3, #240
 2664 0044 8361     		str	r3, [r0, #24]
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2665              		.loc 1 1262 9 is_stmt 1 view .LVU703
 2666 0046 8369     		ldr	r3, [r0, #24]
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2667              		.loc 1 1262 67 is_stmt 0 view .LVU704
 2668 0048 B2F806C0 		ldrh	ip, [r2, #6]
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2669              		.loc 1 1262 36 view .LVU705
 2670 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2671 0050 8361     		str	r3, [r0, #24]
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2672              		.loc 1 1265 9 is_stmt 1 view .LVU706
 2673 0052 036A     		ldr	r3, [r0, #32]
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2674              		.loc 1 1265 36 is_stmt 0 view .LVU707
 2675 0054 43F00103 		orr	r3, r3, #1
 2676 0058 0362     		str	r3, [r0, #32]
1266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2677              		.loc 1 1266 9 is_stmt 1 view .LVU708
 2678              	.L179:
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2679              		.loc 1 1330 5 view .LVU709
 2680 005a 9288     		ldrh	r2, [r2, #4]
 2681              	.LVL118:
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2682              		.loc 1 1330 5 is_stmt 0 view .LVU710
 2683 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2684              	.LVL119:
1331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2685              		.loc 1 1331 1 view .LVU711
 2686 0060 08BD     		pop	{r3, pc}
 2687              	.LVL120:
 2688              	.L183:
1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2689              		.loc 1 1271 9 is_stmt 1 view .LVU712
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 73


 2690 0062 036A     		ldr	r3, [r0, #32]
1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2691              		.loc 1 1271 36 is_stmt 0 view .LVU713
 2692 0064 23F01003 		bic	r3, r3, #16
 2693 0068 0362     		str	r3, [r0, #32]
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2694              		.loc 1 1274 9 is_stmt 1 view .LVU714
 2695 006a 036A     		ldr	r3, [r0, #32]
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2696              		.loc 1 1274 36 is_stmt 0 view .LVU715
 2697 006c 23F0A003 		bic	r3, r3, #160
 2698 0070 0362     		str	r3, [r0, #32]
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2699              		.loc 1 1275 9 is_stmt 1 view .LVU716
 2700 0072 036A     		ldr	r3, [r0, #32]
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2701              		.loc 1 1275 67 is_stmt 0 view .LVU717
 2702 0074 B2F800C0 		ldrh	ip, [r2]
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2703              		.loc 1 1275 36 view .LVU718
 2704 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2705 007c 0362     		str	r3, [r0, #32]
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2706              		.loc 1 1277 9 is_stmt 1 view .LVU719
 2707 007e 8369     		ldr	r3, [r0, #24]
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2708              		.loc 1 1277 36 is_stmt 0 view .LVU720
 2709 0080 23F44073 		bic	r3, r3, #768
 2710 0084 8361     		str	r3, [r0, #24]
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2711              		.loc 1 1278 9 is_stmt 1 view .LVU721
 2712 0086 8369     		ldr	r3, [r0, #24]
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2713              		.loc 1 1278 67 is_stmt 0 view .LVU722
 2714 0088 B2F802C0 		ldrh	ip, [r2, #2]
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2715              		.loc 1 1278 36 view .LVU723
 2716 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 2717 0090 8361     		str	r3, [r0, #24]
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2718              		.loc 1 1280 9 is_stmt 1 view .LVU724
 2719 0092 8369     		ldr	r3, [r0, #24]
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2720              		.loc 1 1280 36 is_stmt 0 view .LVU725
 2721 0094 23F47043 		bic	r3, r3, #61440
 2722 0098 8361     		str	r3, [r0, #24]
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2723              		.loc 1 1281 9 is_stmt 1 view .LVU726
 2724 009a 8369     		ldr	r3, [r0, #24]
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2725              		.loc 1 1281 67 is_stmt 0 view .LVU727
 2726 009c B2F806C0 		ldrh	ip, [r2, #6]
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2727              		.loc 1 1281 36 view .LVU728
 2728 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 2729 00a4 8361     		str	r3, [r0, #24]
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 74


 2730              		.loc 1 1284 9 is_stmt 1 view .LVU729
 2731 00a6 036A     		ldr	r3, [r0, #32]
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2732              		.loc 1 1284 36 is_stmt 0 view .LVU730
 2733 00a8 43F01003 		orr	r3, r3, #16
 2734 00ac 0362     		str	r3, [r0, #32]
1285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 2735              		.loc 1 1285 9 is_stmt 1 view .LVU731
 2736 00ae D4E7     		b	.L179
 2737              	.L182:
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2738              		.loc 1 1289 9 view .LVU732
 2739 00b0 036A     		ldr	r3, [r0, #32]
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2740              		.loc 1 1289 36 is_stmt 0 view .LVU733
 2741 00b2 23F48073 		bic	r3, r3, #256
 2742 00b6 0362     		str	r3, [r0, #32]
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2743              		.loc 1 1292 9 is_stmt 1 view .LVU734
 2744 00b8 036A     		ldr	r3, [r0, #32]
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2745              		.loc 1 1292 36 is_stmt 0 view .LVU735
 2746 00ba 23F42063 		bic	r3, r3, #2560
 2747 00be 0362     		str	r3, [r0, #32]
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2748              		.loc 1 1293 9 is_stmt 1 view .LVU736
 2749 00c0 036A     		ldr	r3, [r0, #32]
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2750              		.loc 1 1293 67 is_stmt 0 view .LVU737
 2751 00c2 B2F800C0 		ldrh	ip, [r2]
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2752              		.loc 1 1293 36 view .LVU738
 2753 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 2754 00ca 0362     		str	r3, [r0, #32]
1296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2755              		.loc 1 1296 9 is_stmt 1 view .LVU739
 2756 00cc C369     		ldr	r3, [r0, #28]
1296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2757              		.loc 1 1296 36 is_stmt 0 view .LVU740
 2758 00ce 23F00303 		bic	r3, r3, #3
 2759 00d2 C361     		str	r3, [r0, #28]
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2760              		.loc 1 1297 9 is_stmt 1 view .LVU741
 2761 00d4 C369     		ldr	r3, [r0, #28]
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2762              		.loc 1 1297 67 is_stmt 0 view .LVU742
 2763 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2764              		.loc 1 1297 36 view .LVU743
 2765 00da 43EA0C03 		orr	r3, r3, ip
 2766 00de C361     		str	r3, [r0, #28]
1300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2767              		.loc 1 1300 9 is_stmt 1 view .LVU744
 2768 00e0 C369     		ldr	r3, [r0, #28]
1300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2769              		.loc 1 1300 36 is_stmt 0 view .LVU745
 2770 00e2 23F0F003 		bic	r3, r3, #240
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 75


 2771 00e6 C361     		str	r3, [r0, #28]
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2772              		.loc 1 1301 9 is_stmt 1 view .LVU746
 2773 00e8 C369     		ldr	r3, [r0, #28]
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2774              		.loc 1 1301 67 is_stmt 0 view .LVU747
 2775 00ea B2F806C0 		ldrh	ip, [r2, #6]
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2776              		.loc 1 1301 36 view .LVU748
 2777 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 2778 00f2 C361     		str	r3, [r0, #28]
1304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2779              		.loc 1 1304 9 is_stmt 1 view .LVU749
 2780 00f4 036A     		ldr	r3, [r0, #32]
1304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2781              		.loc 1 1304 36 is_stmt 0 view .LVU750
 2782 00f6 43F48073 		orr	r3, r3, #256
 2783 00fa 0362     		str	r3, [r0, #32]
1305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 2784              		.loc 1 1305 9 is_stmt 1 view .LVU751
 2785 00fc ADE7     		b	.L179
 2786              	.L180:
1309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2787              		.loc 1 1309 9 view .LVU752
 2788 00fe 036A     		ldr	r3, [r0, #32]
1309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2789              		.loc 1 1309 36 is_stmt 0 view .LVU753
 2790 0100 23F48053 		bic	r3, r3, #4096
 2791 0104 0362     		str	r3, [r0, #32]
1312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2792              		.loc 1 1312 9 is_stmt 1 view .LVU754
 2793 0106 036A     		ldr	r3, [r0, #32]
1312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2794              		.loc 1 1312 36 is_stmt 0 view .LVU755
 2795 0108 23F40053 		bic	r3, r3, #8192
 2796 010c 0362     		str	r3, [r0, #32]
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2797              		.loc 1 1313 9 is_stmt 1 view .LVU756
 2798 010e 036A     		ldr	r3, [r0, #32]
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2799              		.loc 1 1313 67 is_stmt 0 view .LVU757
 2800 0110 B2F800C0 		ldrh	ip, [r2]
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2801              		.loc 1 1313 36 view .LVU758
 2802 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 2803 0118 0362     		str	r3, [r0, #32]
1316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2804              		.loc 1 1316 9 is_stmt 1 view .LVU759
 2805 011a C369     		ldr	r3, [r0, #28]
1316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2806              		.loc 1 1316 36 is_stmt 0 view .LVU760
 2807 011c 23F44073 		bic	r3, r3, #768
 2808 0120 C361     		str	r3, [r0, #28]
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2809              		.loc 1 1317 9 is_stmt 1 view .LVU761
 2810 0122 C369     		ldr	r3, [r0, #28]
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 76


 2811              		.loc 1 1317 67 is_stmt 0 view .LVU762
 2812 0124 B2F802C0 		ldrh	ip, [r2, #2]
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2813              		.loc 1 1317 36 view .LVU763
 2814 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 2815 012c C361     		str	r3, [r0, #28]
1320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2816              		.loc 1 1320 9 is_stmt 1 view .LVU764
 2817 012e C369     		ldr	r3, [r0, #28]
1320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2818              		.loc 1 1320 36 is_stmt 0 view .LVU765
 2819 0130 23F47043 		bic	r3, r3, #61440
 2820 0134 C361     		str	r3, [r0, #28]
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2821              		.loc 1 1321 9 is_stmt 1 view .LVU766
 2822 0136 C369     		ldr	r3, [r0, #28]
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2823              		.loc 1 1321 67 is_stmt 0 view .LVU767
 2824 0138 B2F806C0 		ldrh	ip, [r2, #6]
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2825              		.loc 1 1321 36 view .LVU768
 2826 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 2827 0140 C361     		str	r3, [r0, #28]
1324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2828              		.loc 1 1324 9 is_stmt 1 view .LVU769
 2829 0142 036A     		ldr	r3, [r0, #32]
1324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2830              		.loc 1 1324 36 is_stmt 0 view .LVU770
 2831 0144 43F48053 		orr	r3, r3, #4096
 2832 0148 0362     		str	r3, [r0, #32]
1325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 2833              		.loc 1 1325 9 is_stmt 1 view .LVU771
 2834 014a 86E7     		b	.L179
 2835              		.cfi_endproc
 2836              	.LFE162:
 2838              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2839              		.align	1
 2840              		.global	timer_channel_capture_value_register_read
 2841              		.syntax unified
 2842              		.thumb
 2843              		.thumb_func
 2845              	timer_channel_capture_value_register_read:
 2846              	.LVL121:
 2847              	.LFB164:
1378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER channel capture compare register value
1381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     channel capture compare register value
1390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 77


1391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2848              		.loc 1 1392 1 view -0
 2849              		.cfi_startproc
 2850              		@ args = 0, pretend = 0, frame = 0
 2851              		@ frame_needed = 0, uses_anonymous_args = 0
 2852              		@ link register save eliminated.
1393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 2853              		.loc 1 1393 5 view .LVU773
1394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2854              		.loc 1 1395 5 view .LVU774
 2855 0000 0329     		cmp	r1, #3
 2856 0002 0BD8     		bhi	.L194
 2857 0004 DFE801F0 		tbb	[pc, r1]
 2858              	.L190:
 2859 0008 02       		.byte	(.L193-.L190)/2
 2860 0009 04       		.byte	(.L192-.L190)/2
 2861 000a 06       		.byte	(.L191-.L190)/2
 2862 000b 08       		.byte	(.L189-.L190)/2
 2863              		.p2align 1
 2864              	.L193:
1396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
1397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2865              		.loc 1 1398 9 view .LVU775
 2866              		.loc 1 1398 21 is_stmt 0 view .LVU776
 2867 000c 406B     		ldr	r0, [r0, #52]
 2868              	.LVL122:
1399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2869              		.loc 1 1399 9 is_stmt 1 view .LVU777
 2870 000e 7047     		bx	lr
 2871              	.LVL123:
 2872              	.L192:
1400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 1 capture compare register value */
1401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2873              		.loc 1 1402 9 view .LVU778
 2874              		.loc 1 1402 21 is_stmt 0 view .LVU779
 2875 0010 806B     		ldr	r0, [r0, #56]
 2876              	.LVL124:
1403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2877              		.loc 1 1403 9 is_stmt 1 view .LVU780
 2878 0012 7047     		bx	lr
 2879              	.LVL125:
 2880              	.L191:
1404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 2 capture compare register value */
1405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 2881              		.loc 1 1406 9 view .LVU781
 2882              		.loc 1 1406 21 is_stmt 0 view .LVU782
 2883 0014 C06B     		ldr	r0, [r0, #60]
 2884              	.LVL126:
1407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2885              		.loc 1 1407 9 is_stmt 1 view .LVU783
 2886 0016 7047     		bx	lr
 2887              	.LVL127:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 78


 2888              	.L189:
1408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 3 capture compare register value */
1409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2889              		.loc 1 1410 9 view .LVU784
 2890              		.loc 1 1410 21 is_stmt 0 view .LVU785
 2891 0018 006C     		ldr	r0, [r0, #64]
 2892              	.LVL128:
1411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2893              		.loc 1 1411 9 is_stmt 1 view .LVU786
 2894 001a 7047     		bx	lr
 2895              	.LVL129:
 2896              	.L194:
1395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
 2897              		.loc 1 1395 5 is_stmt 0 view .LVU787
 2898 001c 0020     		movs	r0, #0
 2899              	.LVL130:
1412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (count_value);
 2900              		.loc 1 1415 5 is_stmt 1 view .LVU788
1416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2901              		.loc 1 1416 1 is_stmt 0 view .LVU789
 2902 001e 7047     		bx	lr
 2903              		.cfi_endproc
 2904              	.LFE164:
 2906              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 2907              		.align	1
 2908              		.global	timer_input_pwm_capture_config
 2909              		.syntax unified
 2910              		.thumb
 2911              		.thumb_func
 2913              	timer_input_pwm_capture_config:
 2914              	.LVL131:
 2915              	.LFB165:
1417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input pwm capture function
1420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2916              		.loc 1 1434 1 is_stmt 1 view -0
 2917              		.cfi_startproc
 2918              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 79


 2919              		@ frame_needed = 0, uses_anonymous_args = 0
 2920              		.loc 1 1434 1 is_stmt 0 view .LVU791
 2921 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2922              	.LCFI3:
 2923              		.cfi_def_cfa_offset 24
 2924              		.cfi_offset 3, -24
 2925              		.cfi_offset 4, -20
 2926              		.cfi_offset 5, -16
 2927              		.cfi_offset 6, -12
 2928              		.cfi_offset 7, -8
 2929              		.cfi_offset 14, -4
 2930 0002 0446     		mov	r4, r0
 2931 0004 1546     		mov	r5, r2
1435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 2932              		.loc 1 1435 5 is_stmt 1 view .LVU792
 2933              	.LVL132:
1436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t icselection = 0x0U;
 2934              		.loc 1 1436 5 view .LVU793
1437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* Set channel input polarity */
1439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity) {
 2935              		.loc 1 1439 5 view .LVU794
 2936              		.loc 1 1439 41 is_stmt 0 view .LVU795
 2937 0006 1388     		ldrh	r3, [r2]
 2938              		.loc 1 1439 7 view .LVU796
 2939 0008 002B     		cmp	r3, #0
 2940 000a 52D1     		bne	.L200
1440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2941              		.loc 1 1440 20 view .LVU797
 2942 000c 0227     		movs	r7, #2
 2943              	.L196:
 2944              	.LVL133:
1441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* Set channel input mode selection */
1446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection) {
 2945              		.loc 1 1446 5 is_stmt 1 view .LVU798
 2946              		.loc 1 1446 44 is_stmt 0 view .LVU799
 2947 000e 6B88     		ldrh	r3, [r5, #2]
 2948              		.loc 1 1446 7 view .LVU800
 2949 0010 012B     		cmp	r3, #1
 2950 0012 50D0     		beq	.L203
1447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 2951              		.loc 1 1449 21 view .LVU801
 2952 0014 0126     		movs	r6, #1
 2953              	.L197:
 2954              	.LVL134:
1450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_CH_0 == channel) {
 2955              		.loc 1 1452 5 is_stmt 1 view .LVU802
 2956              		.loc 1 1452 7 is_stmt 0 view .LVU803
 2957 0016 0029     		cmp	r1, #0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 80


 2958 0018 4FD1     		bne	.L198
1453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2959              		.loc 1 1454 9 is_stmt 1 view .LVU804
 2960 001a 236A     		ldr	r3, [r4, #32]
 2961              		.loc 1 1454 36 is_stmt 0 view .LVU805
 2962 001c 23F00103 		bic	r3, r3, #1
 2963 0020 2362     		str	r3, [r4, #32]
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 2964              		.loc 1 1456 9 is_stmt 1 view .LVU806
 2965 0022 236A     		ldr	r3, [r4, #32]
 2966              		.loc 1 1456 36 is_stmt 0 view .LVU807
 2967 0024 23F00A03 		bic	r3, r3, #10
 2968 0028 2362     		str	r3, [r4, #32]
1457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 2969              		.loc 1 1458 9 is_stmt 1 view .LVU808
 2970 002a 236A     		ldr	r3, [r4, #32]
 2971              		.loc 1 1458 55 is_stmt 0 view .LVU809
 2972 002c 2A88     		ldrh	r2, [r5]
 2973              	.LVL135:
 2974              		.loc 1 1458 36 view .LVU810
 2975 002e 1343     		orrs	r3, r3, r2
 2976 0030 2362     		str	r3, [r4, #32]
1459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 2977              		.loc 1 1460 9 is_stmt 1 view .LVU811
 2978 0032 A369     		ldr	r3, [r4, #24]
 2979              		.loc 1 1460 36 is_stmt 0 view .LVU812
 2980 0034 23F00303 		bic	r3, r3, #3
 2981 0038 A361     		str	r3, [r4, #24]
1461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 2982              		.loc 1 1462 9 is_stmt 1 view .LVU813
 2983 003a A369     		ldr	r3, [r4, #24]
 2984              		.loc 1 1462 55 is_stmt 0 view .LVU814
 2985 003c 6A88     		ldrh	r2, [r5, #2]
 2986              		.loc 1 1462 36 view .LVU815
 2987 003e 1343     		orrs	r3, r3, r2
 2988 0040 A361     		str	r3, [r4, #24]
1463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 2989              		.loc 1 1464 9 is_stmt 1 view .LVU816
 2990 0042 A369     		ldr	r3, [r4, #24]
 2991              		.loc 1 1464 36 is_stmt 0 view .LVU817
 2992 0044 23F0F003 		bic	r3, r3, #240
 2993 0048 A361     		str	r3, [r4, #24]
1465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 2994              		.loc 1 1466 9 is_stmt 1 view .LVU818
 2995 004a A369     		ldr	r3, [r4, #24]
 2996              		.loc 1 1466 56 is_stmt 0 view .LVU819
 2997 004c EA88     		ldrh	r2, [r5, #6]
 2998              		.loc 1 1466 36 view .LVU820
 2999 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3000 0052 A361     		str	r3, [r4, #24]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 81


1467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3001              		.loc 1 1468 9 is_stmt 1 view .LVU821
 3002 0054 236A     		ldr	r3, [r4, #32]
 3003              		.loc 1 1468 36 is_stmt 0 view .LVU822
 3004 0056 43F00103 		orr	r3, r3, #1
 3005 005a 2362     		str	r3, [r4, #32]
1469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3006              		.loc 1 1470 9 is_stmt 1 view .LVU823
 3007 005c AA88     		ldrh	r2, [r5, #4]
 3008 005e 2046     		mov	r0, r4
 3009              	.LVL136:
 3010              		.loc 1 1470 9 is_stmt 0 view .LVU824
 3011 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3012              	.LVL137:
1471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3013              		.loc 1 1473 9 is_stmt 1 view .LVU825
 3014 0064 236A     		ldr	r3, [r4, #32]
 3015              		.loc 1 1473 36 is_stmt 0 view .LVU826
 3016 0066 23F01003 		bic	r3, r3, #16
 3017 006a 2362     		str	r3, [r4, #32]
1474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3018              		.loc 1 1475 9 is_stmt 1 view .LVU827
 3019 006c 236A     		ldr	r3, [r4, #32]
 3020              		.loc 1 1475 36 is_stmt 0 view .LVU828
 3021 006e 23F0A003 		bic	r3, r3, #160
 3022 0072 2362     		str	r3, [r4, #32]
1476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3023              		.loc 1 1477 9 is_stmt 1 view .LVU829
 3024 0074 236A     		ldr	r3, [r4, #32]
 3025              		.loc 1 1477 36 is_stmt 0 view .LVU830
 3026 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3027 007a 2362     		str	r3, [r4, #32]
1478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3028              		.loc 1 1479 9 is_stmt 1 view .LVU831
 3029 007c A369     		ldr	r3, [r4, #24]
 3030              		.loc 1 1479 36 is_stmt 0 view .LVU832
 3031 007e 23F44073 		bic	r3, r3, #768
 3032 0082 A361     		str	r3, [r4, #24]
1480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3033              		.loc 1 1481 9 is_stmt 1 view .LVU833
 3034 0084 A369     		ldr	r3, [r4, #24]
 3035              		.loc 1 1481 36 is_stmt 0 view .LVU834
 3036 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3037 008a A361     		str	r3, [r4, #24]
1482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3038              		.loc 1 1483 9 is_stmt 1 view .LVU835
 3039 008c A369     		ldr	r3, [r4, #24]
 3040              		.loc 1 1483 36 is_stmt 0 view .LVU836
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 82


 3041 008e 23F47043 		bic	r3, r3, #61440
 3042 0092 A361     		str	r3, [r4, #24]
1484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3043              		.loc 1 1485 9 is_stmt 1 view .LVU837
 3044 0094 A369     		ldr	r3, [r4, #24]
 3045              		.loc 1 1485 66 is_stmt 0 view .LVU838
 3046 0096 EA88     		ldrh	r2, [r5, #6]
 3047              		.loc 1 1485 36 view .LVU839
 3048 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3049 009c A361     		str	r3, [r4, #24]
1486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3050              		.loc 1 1487 9 is_stmt 1 view .LVU840
 3051 009e 236A     		ldr	r3, [r4, #32]
 3052              		.loc 1 1487 36 is_stmt 0 view .LVU841
 3053 00a0 43F01003 		orr	r3, r3, #16
 3054 00a4 2362     		str	r3, [r4, #32]
1488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 3055              		.loc 1 1489 9 is_stmt 1 view .LVU842
 3056 00a6 AA88     		ldrh	r2, [r5, #4]
 3057 00a8 0121     		movs	r1, #1
 3058 00aa 2046     		mov	r0, r4
 3059 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3060              	.LVL138:
 3061              	.L195:
1490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 83


1520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3062              		.loc 1 1529 1 is_stmt 0 view .LVU843
 3063 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3064              	.LVL139:
 3065              	.L200:
1442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3066              		.loc 1 1442 20 view .LVU844
 3067 00b2 0027     		movs	r7, #0
 3068 00b4 ABE7     		b	.L196
 3069              	.LVL140:
 3070              	.L203:
1447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3071              		.loc 1 1447 21 view .LVU845
 3072 00b6 0226     		movs	r6, #2
 3073 00b8 ADE7     		b	.L197
 3074              	.LVL141:
 3075              	.L198:
1492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3076              		.loc 1 1492 9 is_stmt 1 view .LVU846
 3077 00ba 236A     		ldr	r3, [r4, #32]
1492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 3078              		.loc 1 1492 36 is_stmt 0 view .LVU847
 3079 00bc 23F01003 		bic	r3, r3, #16
 3080 00c0 2362     		str	r3, [r4, #32]
1494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3081              		.loc 1 1494 9 is_stmt 1 view .LVU848
 3082 00c2 236A     		ldr	r3, [r4, #32]
1494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 3083              		.loc 1 1494 36 is_stmt 0 view .LVU849
 3084 00c4 23F0A003 		bic	r3, r3, #160
 3085 00c8 2362     		str	r3, [r4, #32]
1496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3086              		.loc 1 1496 9 is_stmt 1 view .LVU850
 3087 00ca 236A     		ldr	r3, [r4, #32]
1496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3088              		.loc 1 1496 66 is_stmt 0 view .LVU851
 3089 00cc 2A88     		ldrh	r2, [r5]
 3090              	.LVL142:
1496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3091              		.loc 1 1496 36 view .LVU852
 3092 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3093 00d2 2362     		str	r3, [r4, #32]
1498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3094              		.loc 1 1498 9 is_stmt 1 view .LVU853
 3095 00d4 A369     		ldr	r3, [r4, #24]
1498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3096              		.loc 1 1498 36 is_stmt 0 view .LVU854
 3097 00d6 23F44073 		bic	r3, r3, #768
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 84


 3098 00da A361     		str	r3, [r4, #24]
1500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3099              		.loc 1 1500 9 is_stmt 1 view .LVU855
 3100 00dc A369     		ldr	r3, [r4, #24]
1500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3101              		.loc 1 1500 66 is_stmt 0 view .LVU856
 3102 00de 6A88     		ldrh	r2, [r5, #2]
1500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3103              		.loc 1 1500 36 view .LVU857
 3104 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3105 00e4 A361     		str	r3, [r4, #24]
1502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3106              		.loc 1 1502 9 is_stmt 1 view .LVU858
 3107 00e6 A369     		ldr	r3, [r4, #24]
1502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3108              		.loc 1 1502 36 is_stmt 0 view .LVU859
 3109 00e8 23F47043 		bic	r3, r3, #61440
 3110 00ec A361     		str	r3, [r4, #24]
1504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3111              		.loc 1 1504 9 is_stmt 1 view .LVU860
 3112 00ee A369     		ldr	r3, [r4, #24]
1504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3113              		.loc 1 1504 66 is_stmt 0 view .LVU861
 3114 00f0 EA88     		ldrh	r2, [r5, #6]
1504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3115              		.loc 1 1504 36 view .LVU862
 3116 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3117 00f6 A361     		str	r3, [r4, #24]
1506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3118              		.loc 1 1506 9 is_stmt 1 view .LVU863
 3119 00f8 236A     		ldr	r3, [r4, #32]
1506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3120              		.loc 1 1506 36 is_stmt 0 view .LVU864
 3121 00fa 43F01003 		orr	r3, r3, #16
 3122 00fe 2362     		str	r3, [r4, #32]
1508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 3123              		.loc 1 1508 9 is_stmt 1 view .LVU865
 3124 0100 AA88     		ldrh	r2, [r5, #4]
 3125 0102 0121     		movs	r1, #1
 3126              	.LVL143:
1508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 3127              		.loc 1 1508 9 is_stmt 0 view .LVU866
 3128 0104 2046     		mov	r0, r4
 3129              	.LVL144:
1508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 3130              		.loc 1 1508 9 view .LVU867
 3131 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3132              	.LVL145:
1511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3133              		.loc 1 1511 9 is_stmt 1 view .LVU868
 3134 010a 236A     		ldr	r3, [r4, #32]
1511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3135              		.loc 1 1511 36 is_stmt 0 view .LVU869
 3136 010c 23F00103 		bic	r3, r3, #1
 3137 0110 2362     		str	r3, [r4, #32]
1513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3138              		.loc 1 1513 9 is_stmt 1 view .LVU870
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 85


 3139 0112 236A     		ldr	r3, [r4, #32]
1513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3140              		.loc 1 1513 36 is_stmt 0 view .LVU871
 3141 0114 23F00A03 		bic	r3, r3, #10
 3142 0118 2362     		str	r3, [r4, #32]
1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3143              		.loc 1 1515 9 is_stmt 1 view .LVU872
 3144 011a 236A     		ldr	r3, [r4, #32]
1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3145              		.loc 1 1515 36 is_stmt 0 view .LVU873
 3146 011c 3B43     		orrs	r3, r3, r7
 3147 011e 2362     		str	r3, [r4, #32]
1517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3148              		.loc 1 1517 9 is_stmt 1 view .LVU874
 3149 0120 A369     		ldr	r3, [r4, #24]
1517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3150              		.loc 1 1517 36 is_stmt 0 view .LVU875
 3151 0122 23F00303 		bic	r3, r3, #3
 3152 0126 A361     		str	r3, [r4, #24]
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3153              		.loc 1 1519 9 is_stmt 1 view .LVU876
 3154 0128 A369     		ldr	r3, [r4, #24]
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3155              		.loc 1 1519 36 is_stmt 0 view .LVU877
 3156 012a 3343     		orrs	r3, r3, r6
 3157 012c A361     		str	r3, [r4, #24]
1521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3158              		.loc 1 1521 9 is_stmt 1 view .LVU878
 3159 012e A369     		ldr	r3, [r4, #24]
1521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3160              		.loc 1 1521 36 is_stmt 0 view .LVU879
 3161 0130 23F0F003 		bic	r3, r3, #240
 3162 0134 A361     		str	r3, [r4, #24]
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3163              		.loc 1 1523 9 is_stmt 1 view .LVU880
 3164 0136 A369     		ldr	r3, [r4, #24]
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3165              		.loc 1 1523 56 is_stmt 0 view .LVU881
 3166 0138 EA88     		ldrh	r2, [r5, #6]
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3167              		.loc 1 1523 36 view .LVU882
 3168 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3169 013e A361     		str	r3, [r4, #24]
1525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3170              		.loc 1 1525 9 is_stmt 1 view .LVU883
 3171 0140 236A     		ldr	r3, [r4, #32]
1525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3172              		.loc 1 1525 36 is_stmt 0 view .LVU884
 3173 0142 43F00103 		orr	r3, r3, #1
 3174 0146 2362     		str	r3, [r4, #32]
1527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3175              		.loc 1 1527 9 is_stmt 1 view .LVU885
 3176 0148 AA88     		ldrh	r2, [r5, #4]
 3177 014a 0021     		movs	r1, #0
 3178 014c 2046     		mov	r0, r4
 3179 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3180              	.LVL146:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 86


 3181              		.loc 1 1529 1 is_stmt 0 view .LVU886
 3182 0152 ADE7     		b	.L195
 3183              		.cfi_endproc
 3184              	.LFE165:
 3186              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3187              		.align	1
 3188              		.global	timer_hall_mode_config
 3189              		.syntax unified
 3190              		.thumb
 3191              		.thumb_func
 3193              	timer_hall_mode_config:
 3194              	.LVL147:
 3195              	.LFB166:
1530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER hall sensor mode
1533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  hallmode:
1535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3196              		.loc 1 1542 1 is_stmt 1 view -0
 3197              		.cfi_startproc
 3198              		@ args = 0, pretend = 0, frame = 0
 3199              		@ frame_needed = 0, uses_anonymous_args = 0
 3200              		@ link register save eliminated.
1543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode) {
 3201              		.loc 1 1543 5 view .LVU888
 3202              		.loc 1 1543 7 is_stmt 0 view .LVU889
 3203 0000 21B9     		cbnz	r1, .L205
1544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3204              		.loc 1 1544 9 is_stmt 1 view .LVU890
 3205 0002 4368     		ldr	r3, [r0, #4]
 3206              		.loc 1 1544 34 is_stmt 0 view .LVU891
 3207 0004 43F08003 		orr	r3, r3, #128
 3208 0008 4360     		str	r3, [r0, #4]
 3209 000a 7047     		bx	lr
 3210              	.L205:
1545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3211              		.loc 1 1545 12 is_stmt 1 view .LVU892
 3212              		.loc 1 1545 14 is_stmt 0 view .LVU893
 3213 000c 0129     		cmp	r1, #1
 3214 000e 00D0     		beq	.L207
 3215              	.L204:
1546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3216              		.loc 1 1550 1 view .LVU894
 3217 0010 7047     		bx	lr
 3218              	.L207:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 87


1546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3219              		.loc 1 1546 9 is_stmt 1 view .LVU895
 3220 0012 4368     		ldr	r3, [r0, #4]
1546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3221              		.loc 1 1546 34 is_stmt 0 view .LVU896
 3222 0014 23F08003 		bic	r3, r3, #128
 3223 0018 4360     		str	r3, [r0, #4]
1549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3224              		.loc 1 1549 5 is_stmt 1 view .LVU897
 3225              		.loc 1 1550 1 is_stmt 0 view .LVU898
 3226 001a F9E7     		b	.L204
 3227              		.cfi_endproc
 3228              	.LFE166:
 3230              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3231              		.align	1
 3232              		.global	timer_input_trigger_source_select
 3233              		.syntax unified
 3234              		.thumb
 3235              		.thumb_func
 3237              	timer_input_trigger_source_select:
 3238              	.LVL148:
 3239              	.LFB167:
1551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER input trigger source
1554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4,7,8,11))
1558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4,7,8,11))
1559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4,7,8,11))
1560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4,7,8,11))
1561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4,7,8,11))
1562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4,7,8,11))
1563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4,7,8,11))
1564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0..4,7,8,11))
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3240              		.loc 1 1569 1 is_stmt 1 view -0
 3241              		.cfi_startproc
 3242              		@ args = 0, pretend = 0, frame = 0
 3243              		@ frame_needed = 0, uses_anonymous_args = 0
 3244              		@ link register save eliminated.
1570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3245              		.loc 1 1570 5 view .LVU900
 3246 0000 8368     		ldr	r3, [r0, #8]
 3247              		.loc 1 1570 31 is_stmt 0 view .LVU901
 3248 0002 23F07003 		bic	r3, r3, #112
 3249 0006 8360     		str	r3, [r0, #8]
1571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3250              		.loc 1 1571 5 is_stmt 1 view .LVU902
 3251 0008 8368     		ldr	r3, [r0, #8]
 3252              		.loc 1 1571 31 is_stmt 0 view .LVU903
 3253 000a 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 88


 3254 000c 8360     		str	r3, [r0, #8]
1572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3255              		.loc 1 1572 1 view .LVU904
 3256 000e 7047     		bx	lr
 3257              		.cfi_endproc
 3258              	.LFE167:
 3260              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3261              		.align	1
 3262              		.global	timer_master_output_trigger_source_select
 3263              		.syntax unified
 3264              		.thumb
 3265              		.thumb_func
 3267              	timer_master_output_trigger_source_select:
 3268              	.LVL149:
 3269              	.LFB168:
1573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER master mode output trigger source
1576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  outrigger:
1578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7,9,10,12,13))
1580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7,9,10,12,13
1582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7,9,10,12,13))
1584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3270              		.loc 1 1591 1 is_stmt 1 view -0
 3271              		.cfi_startproc
 3272              		@ args = 0, pretend = 0, frame = 0
 3273              		@ frame_needed = 0, uses_anonymous_args = 0
 3274              		@ link register save eliminated.
1592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3275              		.loc 1 1592 5 view .LVU906
 3276 0000 4368     		ldr	r3, [r0, #4]
 3277              		.loc 1 1592 30 is_stmt 0 view .LVU907
 3278 0002 23F07003 		bic	r3, r3, #112
 3279 0006 4360     		str	r3, [r0, #4]
1593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3280              		.loc 1 1593 5 is_stmt 1 view .LVU908
 3281 0008 4368     		ldr	r3, [r0, #4]
 3282              		.loc 1 1593 30 is_stmt 0 view .LVU909
 3283 000a 0B43     		orrs	r3, r3, r1
 3284 000c 4360     		str	r3, [r0, #4]
1594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3285              		.loc 1 1594 1 view .LVU910
 3286 000e 7047     		bx	lr
 3287              		.cfi_endproc
 3288              	.LFE168:
 3290              		.section	.text.timer_slave_mode_select,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 89


 3291              		.align	1
 3292              		.global	timer_slave_mode_select
 3293              		.syntax unified
 3294              		.thumb
 3295              		.thumb_func
 3297              	timer_slave_mode_select:
 3298              	.LVL150:
 3299              	.LFB169:
1595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER slave mode
1598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  slavemode:
1600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..4,7,8,11))
1602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: quadrature decoder mode 0(TIMERx(x=0..4,7))
1603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: quadrature decoder mode 1(TIMERx(x=0..4,7))
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: quadrature decoder mode 2(TIMERx(x=0..4,7))
1605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..4,7,8,11))
1606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..4,7,8,11))
1607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..4,7,8,11))
1608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.(TIMERx(x=0..4,7,8,11))
1609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3300              		.loc 1 1614 1 is_stmt 1 view -0
 3301              		.cfi_startproc
 3302              		@ args = 0, pretend = 0, frame = 0
 3303              		@ frame_needed = 0, uses_anonymous_args = 0
 3304              		@ link register save eliminated.
1615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3305              		.loc 1 1615 5 view .LVU912
 3306 0000 8368     		ldr	r3, [r0, #8]
 3307              		.loc 1 1615 31 is_stmt 0 view .LVU913
 3308 0002 23F00703 		bic	r3, r3, #7
 3309 0006 8360     		str	r3, [r0, #8]
1616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3310              		.loc 1 1617 5 is_stmt 1 view .LVU914
 3311 0008 8368     		ldr	r3, [r0, #8]
 3312              		.loc 1 1617 31 is_stmt 0 view .LVU915
 3313 000a 0B43     		orrs	r3, r3, r1
 3314 000c 8360     		str	r3, [r0, #8]
1618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3315              		.loc 1 1618 1 view .LVU916
 3316 000e 7047     		bx	lr
 3317              		.cfi_endproc
 3318              	.LFE169:
 3320              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3321              		.align	1
 3322              		.global	timer_master_slave_mode_config
 3323              		.syntax unified
 3324              		.thumb
 3325              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 90


 3327              	timer_master_slave_mode_config:
 3328              	.LVL151:
 3329              	.LFB170:
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER master slave mode
1622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  masterslave:
1624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3330              		.loc 1 1631 1 is_stmt 1 view -0
 3331              		.cfi_startproc
 3332              		@ args = 0, pretend = 0, frame = 0
 3333              		@ frame_needed = 0, uses_anonymous_args = 0
 3334              		@ link register save eliminated.
1632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave) {
 3335              		.loc 1 1632 5 view .LVU918
 3336              		.loc 1 1632 7 is_stmt 0 view .LVU919
 3337 0000 21B9     		cbnz	r1, .L212
1633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3338              		.loc 1 1633 9 is_stmt 1 view .LVU920
 3339 0002 8368     		ldr	r3, [r0, #8]
 3340              		.loc 1 1633 35 is_stmt 0 view .LVU921
 3341 0004 43F08003 		orr	r3, r3, #128
 3342 0008 8360     		str	r3, [r0, #8]
 3343 000a 7047     		bx	lr
 3344              	.L212:
1634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3345              		.loc 1 1634 12 is_stmt 1 view .LVU922
 3346              		.loc 1 1634 14 is_stmt 0 view .LVU923
 3347 000c 0129     		cmp	r1, #1
 3348 000e 00D0     		beq	.L214
 3349              	.L211:
1635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3350              		.loc 1 1639 1 view .LVU924
 3351 0010 7047     		bx	lr
 3352              	.L214:
1635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3353              		.loc 1 1635 9 is_stmt 1 view .LVU925
 3354 0012 8368     		ldr	r3, [r0, #8]
1635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3355              		.loc 1 1635 35 is_stmt 0 view .LVU926
 3356 0014 23F08003 		bic	r3, r3, #128
 3357 0018 8360     		str	r3, [r0, #8]
1638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3358              		.loc 1 1638 5 is_stmt 1 view .LVU927
 3359              		.loc 1 1639 1 is_stmt 0 view .LVU928
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 91


 3360 001a F9E7     		b	.L211
 3361              		.cfi_endproc
 3362              	.LFE170:
 3364              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3365              		.align	1
 3366              		.global	timer_external_trigger_config
 3367              		.syntax unified
 3368              		.thumb
 3369              		.thumb_func
 3371              	timer_external_trigger_config:
 3372              	.LVL152:
 3373              	.LFB171:
1640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER external trigger input
1643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3374              		.loc 1 1660 1 is_stmt 1 view -0
 3375              		.cfi_startproc
 3376              		@ args = 0, pretend = 0, frame = 0
 3377              		@ frame_needed = 0, uses_anonymous_args = 0
 3378              		@ link register save eliminated.
 3379              		.loc 1 1660 1 is_stmt 0 view .LVU930
 3380 0000 10B4     		push	{r4}
 3381              	.LCFI4:
 3382              		.cfi_def_cfa_offset 4
 3383              		.cfi_offset 4, -4
1661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3384              		.loc 1 1661 5 is_stmt 1 view .LVU931
 3385 0002 8468     		ldr	r4, [r0, #8]
 3386              		.loc 1 1661 31 is_stmt 0 view .LVU932
 3387 0004 24F43F44 		bic	r4, r4, #48896
 3388 0008 8460     		str	r4, [r0, #8]
1662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3389              		.loc 1 1662 5 is_stmt 1 view .LVU933
 3390 000a 8468     		ldr	r4, [r0, #8]
 3391              		.loc 1 1662 58 is_stmt 0 view .LVU934
 3392 000c 1143     		orrs	r1, r1, r2
 3393              	.LVL153:
 3394              		.loc 1 1662 31 view .LVU935
 3395 000e 0C43     		orrs	r4, r4, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 92


 3396 0010 8460     		str	r4, [r0, #8]
1663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3397              		.loc 1 1663 5 is_stmt 1 view .LVU936
 3398 0012 8268     		ldr	r2, [r0, #8]
 3399              	.LVL154:
 3400              		.loc 1 1663 31 is_stmt 0 view .LVU937
 3401 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3402 0018 8260     		str	r2, [r0, #8]
1664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3403              		.loc 1 1664 1 view .LVU938
 3404 001a 5DF8044B 		ldr	r4, [sp], #4
 3405              	.LCFI5:
 3406              		.cfi_restore 4
 3407              		.cfi_def_cfa_offset 0
 3408 001e 7047     		bx	lr
 3409              		.cfi_endproc
 3410              	.LFE171:
 3412              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3413              		.align	1
 3414              		.global	timer_quadrature_decoder_mode_config
 3415              		.syntax unified
 3416              		.thumb
 3417              		.thumb_func
 3419              	timer_quadrature_decoder_mode_config:
 3420              	.LVL155:
 3421              	.LFB172:
1665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER quadrature decoder mode
1668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  decomode:
1670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges dependin
1674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ic0polarity:
1675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ic1polarity:
1679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         uint16_t ic0polarity, uint16_t ic1polarity)
1687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3422              		.loc 1 1687 1 is_stmt 1 view -0
 3423              		.cfi_startproc
 3424              		@ args = 0, pretend = 0, frame = 0
 3425              		@ frame_needed = 0, uses_anonymous_args = 0
 3426              		@ link register save eliminated.
 3427              		.loc 1 1687 1 is_stmt 0 view .LVU940
 3428 0000 10B4     		push	{r4}
 3429              	.LCFI6:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 93


 3430              		.cfi_def_cfa_offset 4
 3431              		.cfi_offset 4, -4
1688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3432              		.loc 1 1688 5 is_stmt 1 view .LVU941
 3433 0002 8468     		ldr	r4, [r0, #8]
 3434              		.loc 1 1688 31 is_stmt 0 view .LVU942
 3435 0004 24F00704 		bic	r4, r4, #7
 3436 0008 8460     		str	r4, [r0, #8]
1689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3437              		.loc 1 1689 5 is_stmt 1 view .LVU943
 3438 000a 8468     		ldr	r4, [r0, #8]
 3439              		.loc 1 1689 31 is_stmt 0 view .LVU944
 3440 000c 0C43     		orrs	r4, r4, r1
 3441 000e 8460     		str	r4, [r0, #8]
1690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3442              		.loc 1 1691 5 is_stmt 1 view .LVU945
 3443 0010 8169     		ldr	r1, [r0, #24]
 3444              	.LVL156:
 3445              		.loc 1 1691 32 is_stmt 0 view .LVU946
 3446 0012 21F44071 		bic	r1, r1, #768
 3447 0016 21F00301 		bic	r1, r1, #3
 3448 001a 8161     		str	r1, [r0, #24]
1692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3449              		.loc 1 1692 5 is_stmt 1 view .LVU947
 3450 001c 8169     		ldr	r1, [r0, #24]
 3451              		.loc 1 1692 32 is_stmt 0 view .LVU948
 3452 001e 41F48071 		orr	r1, r1, #256
 3453 0022 41F00101 		orr	r1, r1, #1
 3454 0026 8161     		str	r1, [r0, #24]
1693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3455              		.loc 1 1694 5 is_stmt 1 view .LVU949
 3456 0028 016A     		ldr	r1, [r0, #32]
 3457              		.loc 1 1694 32 is_stmt 0 view .LVU950
 3458 002a 21F00A01 		bic	r1, r1, #10
 3459 002e 0162     		str	r1, [r0, #32]
1695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3460              		.loc 1 1695 5 is_stmt 1 view .LVU951
 3461 0030 016A     		ldr	r1, [r0, #32]
 3462              		.loc 1 1695 32 is_stmt 0 view .LVU952
 3463 0032 21F0A001 		bic	r1, r1, #160
 3464 0036 0162     		str	r1, [r0, #32]
1696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3465              		.loc 1 1696 5 is_stmt 1 view .LVU953
 3466 0038 016A     		ldr	r1, [r0, #32]
 3467              		.loc 1 1696 58 is_stmt 0 view .LVU954
 3468 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3469              	.LVL157:
 3470              		.loc 1 1696 32 view .LVU955
 3471 003e 1143     		orrs	r1, r1, r2
 3472 0040 0162     		str	r1, [r0, #32]
1697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3473              		.loc 1 1697 1 view .LVU956
 3474 0042 5DF8044B 		ldr	r4, [sp], #4
 3475              	.LCFI7:
 3476              		.cfi_restore 4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 94


 3477              		.cfi_def_cfa_offset 0
 3478 0046 7047     		bx	lr
 3479              		.cfi_endproc
 3480              	.LFE172:
 3482              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3483              		.align	1
 3484              		.global	timer_internal_clock_config
 3485              		.syntax unified
 3486              		.thumb
 3487              		.thumb_func
 3489              	timer_internal_clock_config:
 3490              	.LVL158:
 3491              	.LFB173:
1698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER internal clock mode
1701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3492              		.loc 1 1706 1 is_stmt 1 view -0
 3493              		.cfi_startproc
 3494              		@ args = 0, pretend = 0, frame = 0
 3495              		@ frame_needed = 0, uses_anonymous_args = 0
 3496              		@ link register save eliminated.
1707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3497              		.loc 1 1707 5 view .LVU958
 3498 0000 8368     		ldr	r3, [r0, #8]
 3499              		.loc 1 1707 31 is_stmt 0 view .LVU959
 3500 0002 23F00703 		bic	r3, r3, #7
 3501 0006 8360     		str	r3, [r0, #8]
1708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3502              		.loc 1 1708 1 view .LVU960
 3503 0008 7047     		bx	lr
 3504              		.cfi_endproc
 3505              	.LFE173:
 3507              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3508              		.align	1
 3509              		.global	timer_internal_trigger_as_external_clock_config
 3510              		.syntax unified
 3511              		.thumb
 3512              		.thumb_func
 3514              	timer_internal_trigger_as_external_clock_config:
 3515              	.LVL159:
 3516              	.LFB174:
1709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 95


1719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3517              		.loc 1 1723 1 is_stmt 1 view -0
 3518              		.cfi_startproc
 3519              		@ args = 0, pretend = 0, frame = 0
 3520              		@ frame_needed = 0, uses_anonymous_args = 0
 3521              		.loc 1 1723 1 is_stmt 0 view .LVU962
 3522 0000 10B5     		push	{r4, lr}
 3523              	.LCFI8:
 3524              		.cfi_def_cfa_offset 8
 3525              		.cfi_offset 4, -8
 3526              		.cfi_offset 14, -4
 3527 0002 0446     		mov	r4, r0
1724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3528              		.loc 1 1724 5 is_stmt 1 view .LVU963
 3529 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3530              	.LVL160:
1725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3531              		.loc 1 1725 5 view .LVU964
 3532 0008 A368     		ldr	r3, [r4, #8]
 3533              		.loc 1 1725 31 is_stmt 0 view .LVU965
 3534 000a 23F00703 		bic	r3, r3, #7
 3535 000e A360     		str	r3, [r4, #8]
1726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3536              		.loc 1 1726 5 is_stmt 1 view .LVU966
 3537 0010 A368     		ldr	r3, [r4, #8]
 3538              		.loc 1 1726 31 is_stmt 0 view .LVU967
 3539 0012 43F00703 		orr	r3, r3, #7
 3540 0016 A360     		str	r3, [r4, #8]
1727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3541              		.loc 1 1727 1 view .LVU968
 3542 0018 10BD     		pop	{r4, pc}
 3543              		.loc 1 1727 1 view .LVU969
 3544              		.cfi_endproc
 3545              	.LFE174:
 3547              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3548              		.align	1
 3549              		.global	timer_external_trigger_as_external_clock_config
 3550              		.syntax unified
 3551              		.thumb
 3552              		.thumb_func
 3554              	timer_external_trigger_as_external_clock_config:
 3555              	.LVL161:
 3556              	.LFB175:
1728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extrigger:
1733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 96


1738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         uint16_t extpolarity, uint32_t extfilter)
1747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3557              		.loc 1 1747 1 is_stmt 1 view -0
 3558              		.cfi_startproc
 3559              		@ args = 0, pretend = 0, frame = 0
 3560              		@ frame_needed = 0, uses_anonymous_args = 0
 3561              		.loc 1 1747 1 is_stmt 0 view .LVU971
 3562 0000 10B5     		push	{r4, lr}
 3563              	.LCFI9:
 3564              		.cfi_def_cfa_offset 8
 3565              		.cfi_offset 4, -8
 3566              		.cfi_offset 14, -4
 3567 0002 0446     		mov	r4, r0
1748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 3568              		.loc 1 1748 5 is_stmt 1 view .LVU972
 3569              		.loc 1 1748 7 is_stmt 0 view .LVU973
 3570 0004 6029     		cmp	r1, #96
 3571 0006 2AD0     		beq	.L226
1749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
1752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
1754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3572              		.loc 1 1767 9 is_stmt 1 view .LVU974
 3573 0008 006A     		ldr	r0, [r0, #32]
 3574              	.LVL162:
 3575              		.loc 1 1767 36 is_stmt 0 view .LVU975
 3576 000a 20F00100 		bic	r0, r0, #1
 3577 000e 2062     		str	r0, [r4, #32]
1768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3578              		.loc 1 1769 9 is_stmt 1 view .LVU976
 3579 0010 206A     		ldr	r0, [r4, #32]
 3580              		.loc 1 1769 36 is_stmt 0 view .LVU977
 3581 0012 20F00A00 		bic	r0, r0, #10
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 97


 3582 0016 2062     		str	r0, [r4, #32]
1770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3583              		.loc 1 1771 9 is_stmt 1 view .LVU978
 3584 0018 206A     		ldr	r0, [r4, #32]
 3585              		.loc 1 1771 36 is_stmt 0 view .LVU979
 3586 001a 0243     		orrs	r2, r2, r0
 3587              	.LVL163:
 3588              		.loc 1 1771 36 view .LVU980
 3589 001c 2262     		str	r2, [r4, #32]
1772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3590              		.loc 1 1773 9 is_stmt 1 view .LVU981
 3591 001e A269     		ldr	r2, [r4, #24]
 3592              		.loc 1 1773 36 is_stmt 0 view .LVU982
 3593 0020 22F00302 		bic	r2, r2, #3
 3594 0024 A261     		str	r2, [r4, #24]
1774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3595              		.loc 1 1775 9 is_stmt 1 view .LVU983
 3596 0026 A269     		ldr	r2, [r4, #24]
 3597              		.loc 1 1775 36 is_stmt 0 view .LVU984
 3598 0028 42F00102 		orr	r2, r2, #1
 3599 002c A261     		str	r2, [r4, #24]
1776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3600              		.loc 1 1777 9 is_stmt 1 view .LVU985
 3601 002e A269     		ldr	r2, [r4, #24]
 3602              		.loc 1 1777 36 is_stmt 0 view .LVU986
 3603 0030 22F0F002 		bic	r2, r2, #240
 3604 0034 A261     		str	r2, [r4, #24]
1778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3605              		.loc 1 1779 9 is_stmt 1 view .LVU987
 3606 0036 A269     		ldr	r2, [r4, #24]
 3607              		.loc 1 1779 36 is_stmt 0 view .LVU988
 3608 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3609              	.LVL164:
 3610              		.loc 1 1779 36 view .LVU989
 3611 003c A361     		str	r3, [r4, #24]
1780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3612              		.loc 1 1781 9 is_stmt 1 view .LVU990
 3613 003e 236A     		ldr	r3, [r4, #32]
 3614              		.loc 1 1781 36 is_stmt 0 view .LVU991
 3615 0040 43F00103 		orr	r3, r3, #1
 3616 0044 2362     		str	r3, [r4, #32]
 3617              	.L224:
1782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* select TIMER input trigger source */
1784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3618              		.loc 1 1784 5 is_stmt 1 view .LVU992
 3619 0046 2046     		mov	r0, r4
 3620 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3621              	.LVL165:
1785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* reset the SMC bit */
1786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 98


 3622              		.loc 1 1786 5 view .LVU993
 3623 004c A368     		ldr	r3, [r4, #8]
 3624              		.loc 1 1786 31 is_stmt 0 view .LVU994
 3625 004e 23F00703 		bic	r3, r3, #7
 3626 0052 A360     		str	r3, [r4, #8]
1787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* set the SMC bit */
1788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3627              		.loc 1 1788 5 is_stmt 1 view .LVU995
 3628 0054 A368     		ldr	r3, [r4, #8]
 3629              		.loc 1 1788 31 is_stmt 0 view .LVU996
 3630 0056 43F00703 		orr	r3, r3, #7
 3631 005a A360     		str	r3, [r4, #8]
1789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3632              		.loc 1 1789 1 view .LVU997
 3633 005c 10BD     		pop	{r4, pc}
 3634              	.LVL166:
 3635              	.L226:
1750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 3636              		.loc 1 1750 9 is_stmt 1 view .LVU998
 3637 005e 006A     		ldr	r0, [r0, #32]
 3638              	.LVL167:
1750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
 3639              		.loc 1 1750 36 is_stmt 0 view .LVU999
 3640 0060 20F01000 		bic	r0, r0, #16
 3641 0064 2062     		str	r0, [r4, #32]
1752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 3642              		.loc 1 1752 9 is_stmt 1 view .LVU1000
 3643 0066 206A     		ldr	r0, [r4, #32]
1752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
 3644              		.loc 1 1752 36 is_stmt 0 view .LVU1001
 3645 0068 20F0A000 		bic	r0, r0, #160
 3646 006c 2062     		str	r0, [r4, #32]
1754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3647              		.loc 1 1754 9 is_stmt 1 view .LVU1002
 3648 006e 206A     		ldr	r0, [r4, #32]
1754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3649              		.loc 1 1754 36 is_stmt 0 view .LVU1003
 3650 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3651              	.LVL168:
1754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 3652              		.loc 1 1754 36 view .LVU1004
 3653 0074 2262     		str	r2, [r4, #32]
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3654              		.loc 1 1756 9 is_stmt 1 view .LVU1005
 3655 0076 A269     		ldr	r2, [r4, #24]
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 3656              		.loc 1 1756 36 is_stmt 0 view .LVU1006
 3657 0078 22F44072 		bic	r2, r2, #768
 3658 007c A261     		str	r2, [r4, #24]
1758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3659              		.loc 1 1758 9 is_stmt 1 view .LVU1007
 3660 007e A269     		ldr	r2, [r4, #24]
1758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 3661              		.loc 1 1758 36 is_stmt 0 view .LVU1008
 3662 0080 42F48072 		orr	r2, r2, #256
 3663 0084 A261     		str	r2, [r4, #24]
1760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 99


 3664              		.loc 1 1760 9 is_stmt 1 view .LVU1009
 3665 0086 A269     		ldr	r2, [r4, #24]
1760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 3666              		.loc 1 1760 36 is_stmt 0 view .LVU1010
 3667 0088 22F47042 		bic	r2, r2, #61440
 3668 008c A261     		str	r2, [r4, #24]
1762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3669              		.loc 1 1762 9 is_stmt 1 view .LVU1011
 3670 008e A269     		ldr	r2, [r4, #24]
1762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3671              		.loc 1 1762 36 is_stmt 0 view .LVU1012
 3672 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3673              	.LVL169:
1762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3674              		.loc 1 1762 36 view .LVU1013
 3675 0094 A361     		str	r3, [r4, #24]
1764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3676              		.loc 1 1764 9 is_stmt 1 view .LVU1014
 3677 0096 236A     		ldr	r3, [r4, #32]
1764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3678              		.loc 1 1764 36 is_stmt 0 view .LVU1015
 3679 0098 43F01003 		orr	r3, r3, #16
 3680 009c 2362     		str	r3, [r4, #32]
 3681 009e D2E7     		b	.L224
 3682              		.cfi_endproc
 3683              	.LFE175:
 3685              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3686              		.align	1
 3687              		.global	timer_external_clock_mode0_config
 3688              		.syntax unified
 3689              		.thumb
 3690              		.thumb_func
 3692              	timer_external_clock_mode0_config:
 3693              	.LVL170:
 3694              	.LFB176:
1790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode0
1793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3695              		.loc 1 1810 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 100


 3696              		.cfi_startproc
 3697              		@ args = 0, pretend = 0, frame = 0
 3698              		@ frame_needed = 0, uses_anonymous_args = 0
 3699              		.loc 1 1810 1 is_stmt 0 view .LVU1017
 3700 0000 10B5     		push	{r4, lr}
 3701              	.LCFI10:
 3702              		.cfi_def_cfa_offset 8
 3703              		.cfi_offset 4, -8
 3704              		.cfi_offset 14, -4
 3705 0002 0446     		mov	r4, r0
1811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3706              		.loc 1 1812 5 is_stmt 1 view .LVU1018
 3707 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3708              	.LVL171:
1813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* reset the SMC bit,TRGS bit */
1815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3709              		.loc 1 1815 5 view .LVU1019
 3710 0008 A368     		ldr	r3, [r4, #8]
 3711              		.loc 1 1815 31 is_stmt 0 view .LVU1020
 3712 000a 23F07703 		bic	r3, r3, #119
 3713 000e A360     		str	r3, [r4, #8]
1816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
1817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3714              		.loc 1 1817 5 is_stmt 1 view .LVU1021
 3715 0010 A368     		ldr	r3, [r4, #8]
 3716              		.loc 1 1817 31 is_stmt 0 view .LVU1022
 3717 0012 43F07703 		orr	r3, r3, #119
 3718 0016 A360     		str	r3, [r4, #8]
1818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3719              		.loc 1 1818 1 view .LVU1023
 3720 0018 10BD     		pop	{r4, pc}
 3721              		.loc 1 1818 1 view .LVU1024
 3722              		.cfi_endproc
 3723              	.LFE176:
 3725              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3726              		.align	1
 3727              		.global	timer_external_clock_mode1_config
 3728              		.syntax unified
 3729              		.thumb
 3730              		.thumb_func
 3732              	timer_external_clock_mode1_config:
 3733              	.LVL172:
 3734              	.LFB177:
1819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode1
1822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 101


1831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3735              		.loc 1 1839 1 is_stmt 1 view -0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
 3739              		.loc 1 1839 1 is_stmt 0 view .LVU1026
 3740 0000 10B5     		push	{r4, lr}
 3741              	.LCFI11:
 3742              		.cfi_def_cfa_offset 8
 3743              		.cfi_offset 4, -8
 3744              		.cfi_offset 14, -4
 3745 0002 0446     		mov	r4, r0
1840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3746              		.loc 1 1841 5 is_stmt 1 view .LVU1027
 3747 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3748              	.LVL173:
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3749              		.loc 1 1843 5 view .LVU1028
 3750 0008 A368     		ldr	r3, [r4, #8]
 3751              		.loc 1 1843 31 is_stmt 0 view .LVU1029
 3752 000a 43F48043 		orr	r3, r3, #16384
 3753 000e A360     		str	r3, [r4, #8]
1844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3754              		.loc 1 1844 1 view .LVU1030
 3755 0010 10BD     		pop	{r4, pc}
 3756              		.loc 1 1844 1 view .LVU1031
 3757              		.cfi_endproc
 3758              	.LFE177:
 3760              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3761              		.align	1
 3762              		.global	timer_external_clock_mode1_disable
 3763              		.syntax unified
 3764              		.thumb
 3765              		.thumb_func
 3767              	timer_external_clock_mode1_disable:
 3768              	.LVL174:
 3769              	.LFB178:
1845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER the external clock mode1
1848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3770              		.loc 1 1853 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 102


 3771              		.cfi_startproc
 3772              		@ args = 0, pretend = 0, frame = 0
 3773              		@ frame_needed = 0, uses_anonymous_args = 0
 3774              		@ link register save eliminated.
1854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3775              		.loc 1 1854 5 view .LVU1033
 3776 0000 8368     		ldr	r3, [r0, #8]
 3777              		.loc 1 1854 31 is_stmt 0 view .LVU1034
 3778 0002 23F48043 		bic	r3, r3, #16384
 3779 0006 8360     		str	r3, [r0, #8]
1855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3780              		.loc 1 1855 1 view .LVU1035
 3781 0008 7047     		bx	lr
 3782              		.cfi_endproc
 3783              	.LFE178:
 3785              		.section	.text.timer_channel_remap_config,"ax",%progbits
 3786              		.align	1
 3787              		.global	timer_channel_remap_config
 3788              		.syntax unified
 3789              		.thumb
 3790              		.thumb_func
 3792              	timer_channel_remap_config:
 3793              	.LVL175:
 3794              	.LFB179:
1856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel remap function
1859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=1,4,10)
1860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  remap:
1861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_TIMER7_TRGO: timer1 internal trigger input1 remap to TIMER7_TRGO
1863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_ETHERNET_PTP: timer1 internal trigger input1 remap to ethernet PT
1864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_FS_SOF: timer1 internal trigger input1 remap to USB FS SOF
1865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_HS_SOF: timer1 internal trigger input1 remap to USB HS SOF
1866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_GPIO: timer4 channel 3 input remap to GPIO pin
1867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_IRC32K: timer4 channel 3 input remap to IRC32K
1868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_LXTAL: timer4 channel 3 input remap to  LXTAL
1869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_RTC_WAKEUP_INT: timer4 channel 3 input remap to RTC wakeup interru
1870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_GPIO: timer10 internal trigger input1 remap based on GPIO settin
1871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_RTC_HXTAL_DIV: timer10 internal trigger input1 remap  HXTAL _DIV
1872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
1876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3795              		.loc 1 1876 1 is_stmt 1 view -0
 3796              		.cfi_startproc
 3797              		@ args = 0, pretend = 0, frame = 0
 3798              		@ frame_needed = 0, uses_anonymous_args = 0
 3799              		@ link register save eliminated.
1877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 3800              		.loc 1 1877 5 view .LVU1037
 3801              		.loc 1 1877 30 is_stmt 0 view .LVU1038
 3802 0000 0165     		str	r1, [r0, #80]
1878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3803              		.loc 1 1878 1 view .LVU1039
 3804 0002 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 103


 3805              		.cfi_endproc
 3806              	.LFE179:
 3808              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 3809              		.align	1
 3810              		.global	timer_write_chxval_register_config
 3811              		.syntax unified
 3812              		.thumb
 3813              		.thumb_func
 3815              	timer_write_chxval_register_config:
 3816              	.LVL176:
 3817              	.LFB180:
1879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER write CHxVAL register selection
1882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ccsel:
1884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
1886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
1887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
1891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3818              		.loc 1 1891 1 is_stmt 1 view -0
 3819              		.cfi_startproc
 3820              		@ args = 0, pretend = 0, frame = 0
 3821              		@ frame_needed = 0, uses_anonymous_args = 0
 3822              		@ link register save eliminated.
1892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel) {
 3823              		.loc 1 1892 5 view .LVU1041
 3824              		.loc 1 1892 7 is_stmt 0 view .LVU1042
 3825 0000 0229     		cmp	r1, #2
 3826 0002 07D0     		beq	.L236
1893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
1894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3827              		.loc 1 1894 12 is_stmt 1 view .LVU1043
 3828              		.loc 1 1894 14 is_stmt 0 view .LVU1044
 3829 0004 29B9     		cbnz	r1, .L233
1895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 3830              		.loc 1 1895 9 is_stmt 1 view .LVU1045
 3831 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3832              		.loc 1 1895 33 is_stmt 0 view .LVU1046
 3833 000a 23F00203 		bic	r3, r3, #2
 3834 000e C0F8FC30 		str	r3, [r0, #252]
1896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3835              		.loc 1 1898 5 is_stmt 1 view .LVU1047
 3836              	.L233:
1899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3837              		.loc 1 1899 1 is_stmt 0 view .LVU1048
 3838 0012 7047     		bx	lr
 3839              	.L236:
1893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3840              		.loc 1 1893 9 is_stmt 1 view .LVU1049
 3841 0014 D0F8FC30 		ldr	r3, [r0, #252]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 104


1893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3842              		.loc 1 1893 33 is_stmt 0 view .LVU1050
 3843 0018 43F00203 		orr	r3, r3, #2
 3844 001c C0F8FC30 		str	r3, [r0, #252]
 3845 0020 7047     		bx	lr
 3846              		.cfi_endproc
 3847              	.LFE180:
 3849              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 3850              		.align	1
 3851              		.global	timer_output_value_selection_config
 3852              		.syntax unified
 3853              		.thumb
 3854              		.thumb_func
 3856              	timer_output_value_selection_config:
 3857              	.LVL177:
 3858              	.LFB181:
1900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER output value selection
1903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  outsel:
1905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
1907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
1908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
1912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3859              		.loc 1 1912 1 is_stmt 1 view -0
 3860              		.cfi_startproc
 3861              		@ args = 0, pretend = 0, frame = 0
 3862              		@ frame_needed = 0, uses_anonymous_args = 0
 3863              		@ link register save eliminated.
1913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 3864              		.loc 1 1913 5 view .LVU1052
 3865              		.loc 1 1913 7 is_stmt 0 view .LVU1053
 3866 0000 0129     		cmp	r1, #1
 3867 0002 07D0     		beq	.L240
1914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
1915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 3868              		.loc 1 1915 12 is_stmt 1 view .LVU1054
 3869              		.loc 1 1915 14 is_stmt 0 view .LVU1055
 3870 0004 29B9     		cbnz	r1, .L237
1916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 3871              		.loc 1 1916 9 is_stmt 1 view .LVU1056
 3872 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3873              		.loc 1 1916 33 is_stmt 0 view .LVU1057
 3874 000a 23F00103 		bic	r3, r3, #1
 3875 000e C0F8FC30 		str	r3, [r0, #252]
1917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3876              		.loc 1 1919 5 is_stmt 1 view .LVU1058
 3877              	.L237:
1920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3878              		.loc 1 1920 1 is_stmt 0 view .LVU1059
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 105


 3879 0012 7047     		bx	lr
 3880              	.L240:
1914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 3881              		.loc 1 1914 9 is_stmt 1 view .LVU1060
 3882 0014 D0F8FC30 		ldr	r3, [r0, #252]
1914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 3883              		.loc 1 1914 33 is_stmt 0 view .LVU1061
 3884 0018 43F00103 		orr	r3, r3, #1
 3885 001c C0F8FC30 		str	r3, [r0, #252]
 3886 0020 7047     		bx	lr
 3887              		.cfi_endproc
 3888              	.LFE181:
 3890              		.section	.text.timer_flag_get,"ax",%progbits
 3891              		.align	1
 3892              		.global	timer_flag_get
 3893              		.syntax unified
 3894              		.thumb
 3895              		.thumb_func
 3897              	timer_flag_get:
 3898              	.LVL178:
 3899              	.LFB182:
1921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      get TIMER flags
1924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
1941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3900              		.loc 1 1943 1 is_stmt 1 view -0
 3901              		.cfi_startproc
 3902              		@ args = 0, pretend = 0, frame = 0
 3903              		@ frame_needed = 0, uses_anonymous_args = 0
 3904              		@ link register save eliminated.
1944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 3905              		.loc 1 1944 5 view .LVU1063
 3906              		.loc 1 1944 18 is_stmt 0 view .LVU1064
 3907 0000 0369     		ldr	r3, [r0, #16]
 3908              		.loc 1 1944 7 view .LVU1065
 3909 0002 0B42     		tst	r3, r1
 3910 0004 01D0     		beq	.L243
1945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return SET;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 106


 3911              		.loc 1 1945 16 view .LVU1066
 3912 0006 0120     		movs	r0, #1
 3913              	.LVL179:
 3914              		.loc 1 1945 16 view .LVU1067
 3915 0008 7047     		bx	lr
 3916              	.LVL180:
 3917              	.L243:
1946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return RESET;
 3918              		.loc 1 1947 16 view .LVU1068
 3919 000a 0020     		movs	r0, #0
 3920              	.LVL181:
1948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3921              		.loc 1 1949 1 view .LVU1069
 3922 000c 7047     		bx	lr
 3923              		.cfi_endproc
 3924              	.LFE182:
 3926              		.section	.text.timer_flag_clear,"ax",%progbits
 3927              		.align	1
 3928              		.global	timer_flag_clear
 3929              		.syntax unified
 3930              		.thumb
 3931              		.thumb_func
 3933              	timer_flag_clear:
 3934              	.LVL182:
 3935              	.LFB183:
1950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      clear TIMER flags
1953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
1972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3936              		.loc 1 1972 1 is_stmt 1 view -0
 3937              		.cfi_startproc
 3938              		@ args = 0, pretend = 0, frame = 0
 3939              		@ frame_needed = 0, uses_anonymous_args = 0
 3940              		@ link register save eliminated.
1973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 3941              		.loc 1 1973 5 view .LVU1071
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 107


 3942              		.loc 1 1973 33 is_stmt 0 view .LVU1072
 3943 0000 C943     		mvns	r1, r1
 3944              	.LVL183:
 3945              		.loc 1 1973 30 view .LVU1073
 3946 0002 0161     		str	r1, [r0, #16]
1974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3947              		.loc 1 1974 1 view .LVU1074
 3948 0004 7047     		bx	lr
 3949              		.cfi_endproc
 3950              	.LFE183:
 3952              		.section	.text.timer_interrupt_enable,"ax",%progbits
 3953              		.align	1
 3954              		.global	timer_interrupt_enable
 3955              		.syntax unified
 3956              		.thumb
 3957              		.thumb_func
 3959              	timer_interrupt_enable:
 3960              	.LVL184:
 3961              	.LFB184:
1975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER interrupt
1978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3962              		.loc 1 1993 1 is_stmt 1 view -0
 3963              		.cfi_startproc
 3964              		@ args = 0, pretend = 0, frame = 0
 3965              		@ frame_needed = 0, uses_anonymous_args = 0
 3966              		@ link register save eliminated.
1994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 3967              		.loc 1 1994 5 view .LVU1076
 3968 0000 C368     		ldr	r3, [r0, #12]
 3969              		.loc 1 1994 34 is_stmt 0 view .LVU1077
 3970 0002 0B43     		orrs	r3, r3, r1
 3971 0004 C360     		str	r3, [r0, #12]
1995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3972              		.loc 1 1995 1 view .LVU1078
 3973 0006 7047     		bx	lr
 3974              		.cfi_endproc
 3975              	.LFE184:
 3977              		.section	.text.timer_interrupt_disable,"ax",%progbits
 3978              		.align	1
 3979              		.global	timer_interrupt_disable
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 108


 3980              		.syntax unified
 3981              		.thumb
 3982              		.thumb_func
 3984              	timer_interrupt_disable:
 3985              	.LVL185:
 3986              	.LFB185:
1996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER interrupt
1999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt source enable
2001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
2003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
2004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
2005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
2006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
2007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
2008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
2009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
2010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
2012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
2014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3987              		.loc 1 2014 1 is_stmt 1 view -0
 3988              		.cfi_startproc
 3989              		@ args = 0, pretend = 0, frame = 0
 3990              		@ frame_needed = 0, uses_anonymous_args = 0
 3991              		@ link register save eliminated.
2015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 3992              		.loc 1 2015 5 view .LVU1080
 3993 0000 C368     		ldr	r3, [r0, #12]
 3994              		.loc 1 2015 34 is_stmt 0 view .LVU1081
 3995 0002 23EA0103 		bic	r3, r3, r1
 3996 0006 C360     		str	r3, [r0, #12]
2016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3997              		.loc 1 2016 1 view .LVU1082
 3998 0008 7047     		bx	lr
 3999              		.cfi_endproc
 4000              	.LFE185:
 4002              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 4003              		.align	1
 4004              		.global	timer_interrupt_flag_get
 4005              		.syntax unified
 4006              		.thumb
 4007              		.thumb_func
 4009              	timer_interrupt_flag_get:
 4010              	.LVL186:
 4011              	.LFB186:
2017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
2018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
2019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      get timer interrupt flag
2020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 109


2024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
2033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
2035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 4012              		.loc 1 2035 1 is_stmt 1 view -0
 4013              		.cfi_startproc
 4014              		@ args = 0, pretend = 0, frame = 0
 4015              		@ frame_needed = 0, uses_anonymous_args = 0
 4016              		@ link register save eliminated.
2036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t val;
 4017              		.loc 1 2036 5 view .LVU1084
2037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 4018              		.loc 1 2037 5 view .LVU1085
 4019              		.loc 1 2037 12 is_stmt 0 view .LVU1086
 4020 0000 C368     		ldr	r3, [r0, #12]
 4021              		.loc 1 2037 9 view .LVU1087
 4022 0002 0B40     		ands	r3, r3, r1
 4023              	.LVL187:
2038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 4024              		.loc 1 2038 5 is_stmt 1 view .LVU1088
 4025              		.loc 1 2038 19 is_stmt 0 view .LVU1089
 4026 0004 0269     		ldr	r2, [r0, #16]
 4027              		.loc 1 2038 7 view .LVU1090
 4028 0006 0A42     		tst	r2, r1
 4029 0008 02D0     		beq	.L249
 4030              		.loc 1 2038 58 discriminator 1 view .LVU1091
 4031 000a 1BB9     		cbnz	r3, .L250
2039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return SET;
2040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
2041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return RESET;
 4032              		.loc 1 2041 16 view .LVU1092
 4033 000c 0020     		movs	r0, #0
 4034              	.LVL188:
 4035              		.loc 1 2041 16 view .LVU1093
 4036 000e 7047     		bx	lr
 4037              	.LVL189:
 4038              	.L249:
 4039              		.loc 1 2041 16 view .LVU1094
 4040 0010 0020     		movs	r0, #0
 4041              	.LVL190:
 4042              		.loc 1 2041 16 view .LVU1095
 4043 0012 7047     		bx	lr
 4044              	.LVL191:
 4045              	.L250:
2039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return SET;
 4046              		.loc 1 2039 16 view .LVU1096
 4047 0014 0120     		movs	r0, #1
 4048              	.LVL192:
2042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 110


2043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 4049              		.loc 1 2043 1 view .LVU1097
 4050 0016 7047     		bx	lr
 4051              		.cfi_endproc
 4052              	.LFE186:
 4054              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 4055              		.align	1
 4056              		.global	timer_interrupt_flag_clear
 4057              		.syntax unified
 4058              		.thumb
 4059              		.thumb_func
 4061              	timer_interrupt_flag_clear:
 4062              	.LVL193:
 4063              	.LFB187:
2044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
2045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
2046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      clear TIMER interrupt flag
2047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
2060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
2062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 4064              		.loc 1 2062 1 is_stmt 1 view -0
 4065              		.cfi_startproc
 4066              		@ args = 0, pretend = 0, frame = 0
 4067              		@ frame_needed = 0, uses_anonymous_args = 0
 4068              		@ link register save eliminated.
2063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 4069              		.loc 1 2063 5 view .LVU1099
 4070              		.loc 1 2063 33 is_stmt 0 view .LVU1100
 4071 0000 C943     		mvns	r1, r1
 4072              	.LVL194:
 4073              		.loc 1 2063 30 view .LVU1101
 4074 0002 0161     		str	r1, [r0, #16]
2064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 4075              		.loc 1 2064 1 view .LVU1102
 4076 0004 7047     		bx	lr
 4077              		.cfi_endproc
 4078              	.LFE187:
 4080              		.text
 4081              	.Letext0:
 4082              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 4083              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 4084              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 4085              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 4086              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_timer.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 111


ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 112


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_timer.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:21     .text.timer_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:27     .text.timer_deinit:00000000 timer_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:291    .text.timer_deinit:00000170 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:299    .text.timer_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:305    .text.timer_struct_para_init:00000000 timer_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:339    .text.timer_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:345    .text.timer_init:00000000 timer_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:457    .text.timer_init:00000088 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:464    .text.timer_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:470    .text.timer_enable:00000000 timer_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:489    .text.timer_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:495    .text.timer_disable:00000000 timer_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:514    .text.timer_auto_reload_shadow_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:520    .text.timer_auto_reload_shadow_enable:00000000 timer_auto_reload_shadow_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:539    .text.timer_auto_reload_shadow_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:545    .text.timer_auto_reload_shadow_disable:00000000 timer_auto_reload_shadow_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:564    .text.timer_update_event_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:570    .text.timer_update_event_enable:00000000 timer_update_event_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:589    .text.timer_update_event_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:595    .text.timer_update_event_disable:00000000 timer_update_event_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:614    .text.timer_counter_alignment:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:620    .text.timer_counter_alignment:00000000 timer_counter_alignment
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:644    .text.timer_counter_up_direction:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:650    .text.timer_counter_up_direction:00000000 timer_counter_up_direction
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:669    .text.timer_counter_down_direction:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:675    .text.timer_counter_down_direction:00000000 timer_counter_down_direction
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:694    .text.timer_prescaler_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:700    .text.timer_prescaler_config:00000000 timer_prescaler_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:726    .text.timer_repetition_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:732    .text.timer_repetition_value_config:00000000 timer_repetition_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:749    .text.timer_autoreload_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:755    .text.timer_autoreload_value_config:00000000 timer_autoreload_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:772    .text.timer_counter_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:778    .text.timer_counter_value_config:00000000 timer_counter_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:795    .text.timer_counter_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:801    .text.timer_counter_read:00000000 timer_counter_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:821    .text.timer_prescaler_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:827    .text.timer_prescaler_read:00000000 timer_prescaler_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:849    .text.timer_single_pulse_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:855    .text.timer_single_pulse_mode_config:00000000 timer_single_pulse_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:893    .text.timer_update_source_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:899    .text.timer_update_source_config:00000000 timer_update_source_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:937    .text.timer_dma_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:943    .text.timer_dma_enable:00000000 timer_dma_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:962    .text.timer_dma_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:968    .text.timer_dma_disable:00000000 timer_dma_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:987    .text.timer_channel_dma_request_source_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:993    .text.timer_channel_dma_request_source_select:00000000 timer_channel_dma_request_source_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1031   .text.timer_dma_transfer_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1037   .text.timer_dma_transfer_config:00000000 timer_dma_transfer_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1065   .text.timer_event_software_generate:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1071   .text.timer_event_software_generate:00000000 timer_event_software_generate
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1090   .text.timer_break_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1096   .text.timer_break_struct_para_init:00000000 timer_break_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1132   .text.timer_break_config:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 113


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1138   .text.timer_break_config:00000000 timer_break_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1185   .text.timer_break_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1191   .text.timer_break_enable:00000000 timer_break_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1210   .text.timer_break_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1216   .text.timer_break_disable:00000000 timer_break_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1235   .text.timer_automatic_output_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1241   .text.timer_automatic_output_enable:00000000 timer_automatic_output_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1260   .text.timer_automatic_output_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1266   .text.timer_automatic_output_disable:00000000 timer_automatic_output_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1285   .text.timer_primary_output_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1291   .text.timer_primary_output_config:00000000 timer_primary_output_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1321   .text.timer_channel_control_shadow_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1327   .text.timer_channel_control_shadow_config:00000000 timer_channel_control_shadow_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1357   .text.timer_channel_control_shadow_update_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1363   .text.timer_channel_control_shadow_update_config:00000000 timer_channel_control_shadow_update_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1401   .text.timer_channel_output_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1407   .text.timer_channel_output_struct_para_init:00000000 timer_channel_output_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1440   .text.timer_channel_output_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1446   .text.timer_channel_output_config:00000000 timer_channel_output_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1459   .text.timer_channel_output_config:0000000a $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1463   .text.timer_channel_output_config:00000012 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1800   .text.timer_channel_output_config:000001e4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1805   .text.timer_channel_output_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1811   .text.timer_channel_output_mode_config:00000000 timer_channel_output_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1824   .text.timer_channel_output_mode_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1828   .text.timer_channel_output_mode_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1887   .text.timer_channel_output_pulse_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1893   .text.timer_channel_output_pulse_value_config:00000000 timer_channel_output_pulse_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1906   .text.timer_channel_output_pulse_value_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1910   .text.timer_channel_output_pulse_value_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1941   .text.timer_channel_output_shadow_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1947   .text.timer_channel_output_shadow_config:00000000 timer_channel_output_shadow_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1960   .text.timer_channel_output_shadow_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:1964   .text.timer_channel_output_shadow_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2023   .text.timer_channel_output_fast_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2029   .text.timer_channel_output_fast_config:00000000 timer_channel_output_fast_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2042   .text.timer_channel_output_fast_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2046   .text.timer_channel_output_fast_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2105   .text.timer_channel_output_clear_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2111   .text.timer_channel_output_clear_config:00000000 timer_channel_output_clear_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2124   .text.timer_channel_output_clear_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2128   .text.timer_channel_output_clear_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2187   .text.timer_channel_output_polarity_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2193   .text.timer_channel_output_polarity_config:00000000 timer_channel_output_polarity_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2206   .text.timer_channel_output_polarity_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2210   .text.timer_channel_output_polarity_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2269   .text.timer_channel_complementary_output_polarity_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2275   .text.timer_channel_complementary_output_polarity_config:00000000 timer_channel_complementary_output_polarity_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2336   .text.timer_channel_output_state_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2342   .text.timer_channel_output_state_config:00000000 timer_channel_output_state_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2355   .text.timer_channel_output_state_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2359   .text.timer_channel_output_state_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2418   .text.timer_channel_complementary_output_state_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2424   .text.timer_channel_complementary_output_state_config:00000000 timer_channel_complementary_output_state_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2485   .text.timer_channel_input_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2491   .text.timer_channel_input_struct_para_init:00000000 timer_channel_input_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2519   .text.timer_channel_input_capture_prescaler_config:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 114


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2525   .text.timer_channel_input_capture_prescaler_config:00000000 timer_channel_input_capture_prescaler_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2538   .text.timer_channel_input_capture_prescaler_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2542   .text.timer_channel_input_capture_prescaler_config:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2601   .text.timer_input_capture_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2607   .text.timer_input_capture_config:00000000 timer_input_capture_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2625   .text.timer_input_capture_config:0000000a $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2629   .text.timer_input_capture_config:0000000e $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2839   .text.timer_channel_capture_value_register_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2845   .text.timer_channel_capture_value_register_read:00000000 timer_channel_capture_value_register_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2859   .text.timer_channel_capture_value_register_read:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2863   .text.timer_channel_capture_value_register_read:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2907   .text.timer_input_pwm_capture_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:2913   .text.timer_input_pwm_capture_config:00000000 timer_input_pwm_capture_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3187   .text.timer_hall_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3193   .text.timer_hall_mode_config:00000000 timer_hall_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3231   .text.timer_input_trigger_source_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3237   .text.timer_input_trigger_source_select:00000000 timer_input_trigger_source_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3261   .text.timer_master_output_trigger_source_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3267   .text.timer_master_output_trigger_source_select:00000000 timer_master_output_trigger_source_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3291   .text.timer_slave_mode_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3297   .text.timer_slave_mode_select:00000000 timer_slave_mode_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3321   .text.timer_master_slave_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3327   .text.timer_master_slave_mode_config:00000000 timer_master_slave_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3365   .text.timer_external_trigger_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3371   .text.timer_external_trigger_config:00000000 timer_external_trigger_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3413   .text.timer_quadrature_decoder_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3419   .text.timer_quadrature_decoder_mode_config:00000000 timer_quadrature_decoder_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3483   .text.timer_internal_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3489   .text.timer_internal_clock_config:00000000 timer_internal_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3508   .text.timer_internal_trigger_as_external_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3514   .text.timer_internal_trigger_as_external_clock_config:00000000 timer_internal_trigger_as_external_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3548   .text.timer_external_trigger_as_external_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3554   .text.timer_external_trigger_as_external_clock_config:00000000 timer_external_trigger_as_external_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3686   .text.timer_external_clock_mode0_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3692   .text.timer_external_clock_mode0_config:00000000 timer_external_clock_mode0_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3726   .text.timer_external_clock_mode1_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3732   .text.timer_external_clock_mode1_config:00000000 timer_external_clock_mode1_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3761   .text.timer_external_clock_mode1_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3767   .text.timer_external_clock_mode1_disable:00000000 timer_external_clock_mode1_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3786   .text.timer_channel_remap_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3792   .text.timer_channel_remap_config:00000000 timer_channel_remap_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3809   .text.timer_write_chxval_register_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3815   .text.timer_write_chxval_register_config:00000000 timer_write_chxval_register_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3850   .text.timer_output_value_selection_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3856   .text.timer_output_value_selection_config:00000000 timer_output_value_selection_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3891   .text.timer_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3897   .text.timer_flag_get:00000000 timer_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3927   .text.timer_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3933   .text.timer_flag_clear:00000000 timer_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3953   .text.timer_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3959   .text.timer_interrupt_enable:00000000 timer_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3978   .text.timer_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:3984   .text.timer_interrupt_disable:00000000 timer_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:4003   .text.timer_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:4009   .text.timer_interrupt_flag_get:00000000 timer_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:4055   .text.timer_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s:4061   .text.timer_interrupt_flag_clear:00000000 timer_interrupt_flag_clear
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc8A1z0P.s 			page 115



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
