-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Application is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    grayscale : IN STD_LOGIC_VECTOR (31 downto 0);
    brighten : IN STD_LOGIC_VECTOR (31 downto 0);
    flip : IN STD_LOGIC_VECTOR (31 downto 0);
    invert : IN STD_LOGIC_VECTOR (31 downto 0);
    sepia : IN STD_LOGIC_VECTOR (31 downto 0);
    sharpen : IN STD_LOGIC_VECTOR (31 downto 0);
    amount1 : IN STD_LOGIC_VECTOR (31 downto 0);
    amount2 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Application is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Application_Application,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.287000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=9438,HLS_SYN_LUT=14494,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (44 downto 0) := "000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (44 downto 0) := "000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (44 downto 0) := "000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (44 downto 0) := "000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (44 downto 0) := "000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (44 downto 0) := "000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (44 downto 0) := "000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (44 downto 0) := "000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (44 downto 0) := "000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (44 downto 0) := "001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (44 downto 0) := "010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (44 downto 0) := "100000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_C2480000 : STD_LOGIC_VECTOR (31 downto 0) := "11000010010010000000000000000000";
    constant ap_const_lv32_42C80000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010110010000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_437F0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011011111110000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_5A : STD_LOGIC_VECTOR (11 downto 0) := "000001011010";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_p_hls_fptosi_float_i32_fu_180_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal flipHorizontal_reg_461 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_186_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal flipVertical_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln83_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_reg_471 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_238_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_479 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal brmerge_demorgan_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_demorgan_reg_484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln139_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_493 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_load_reg_511 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln164_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln164_reg_519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_reg_530 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln182_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln166_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln212_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal factor_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal image_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_ce0 : STD_LOGIC;
    signal image_we0 : STD_LOGIC;
    signal image_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_ce1 : STD_LOGIC;
    signal image_we1 : STD_LOGIC;
    signal image_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_180_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_180_ap_ce : STD_LOGIC;
    signal grp_p_hls_fptosi_float_i32_fu_186_ap_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_done : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_idle : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_ready : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we0 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we1 : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_ce : STD_LOGIC;
    signal grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal phi_mul_fu_112 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln141_1_fu_352_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal i_fu_116 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln141_fu_364_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_3_fu_120 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln166_fu_400_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_232_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_238_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal amount1_to_int_fu_277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_280_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_290_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_66_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_67_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_232_ce : STD_LOGIC;
    signal ap_block_state15_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_fu_238_ce : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal grp_fu_555_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_555_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_555_ce : STD_LOGIC;
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_559_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_559_ce : STD_LOGIC;
    signal grp_fu_563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_563_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_563_ce : STD_LOGIC;
    signal grp_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_566_ce : STD_LOGIC;
    signal ap_block_state45_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Application_Application_Pipeline_VITIS_LOOP_61_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_p_hls_fptosi_float_i32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_555_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_ce : OUT STD_LOGIC;
        grp_fu_559_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_ce : OUT STD_LOGIC;
        grp_fu_563_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_563_p_ce : OUT STD_LOGIC );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        brmerge_demorgan : IN STD_LOGIC_VECTOR (0 downto 0);
        mul : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_232_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_ce : OUT STD_LOGIC;
        grp_fu_566_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_ce : OUT STD_LOGIC;
        grp_p_hls_fptosi_float_i32_fu_180_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_p_hls_fptosi_float_i32_fu_180_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_p_hls_fptosi_float_i32_fu_180_p_ce : OUT STD_LOGIC );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_145_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_mul : IN STD_LOGIC_VECTOR (11 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_170_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln166 : IN STD_LOGIC_VECTOR (6 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_555_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_555_p_ce : OUT STD_LOGIC;
        grp_fu_559_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_559_p_ce : OUT STD_LOGIC;
        grp_fu_563_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_563_p_ce : OUT STD_LOGIC );
    end component;


    component Application_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        factor : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_232_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_232_p_ce : OUT STD_LOGIC;
        grp_fu_238_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_238_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_238_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_238_p_ce : OUT STD_LOGIC;
        grp_fu_566_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_566_p_ce : OUT STD_LOGIC;
        grp_p_hls_fptosi_float_i32_fu_180_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_p_hls_fptosi_float_i32_fu_180_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_p_hls_fptosi_float_i32_fu_180_p_ce : OUT STD_LOGIC );
    end component;


    component Application_fadd_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Application_dadd_64ns_64ns_64_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Application_dmul_64ns_64ns_64_7_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Application_sitodp_32ns_64_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Application_sitofp_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Application_image_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    image_U : component Application_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2070,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => image_address0,
        ce0 => image_ce0,
        we0 => image_we0,
        d0 => image_d0,
        q0 => image_q0,
        address1 => image_address1,
        ce1 => image_ce1,
        we1 => image_we1,
        d1 => image_d1,
        q1 => image_q1);

    grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172 : component Application_Application_Pipeline_VITIS_LOOP_61_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_d0);

    grp_p_hls_fptosi_float_i32_fu_180 : component Application_p_hls_fptosi_float_i32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => grp_p_hls_fptosi_float_i32_fu_180_x,
        ap_return => grp_p_hls_fptosi_float_i32_fu_180_ap_return,
        ap_ce => grp_p_hls_fptosi_float_i32_fu_180_ap_ce);

    grp_p_hls_fptosi_float_i32_fu_186 : component Application_p_hls_fptosi_float_i32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => amount2,
        ap_return => grp_p_hls_fptosi_float_i32_fu_186_ap_return,
        ap_ce => grp_p_hls_fptosi_float_i32_fu_186_ap_ce);

    grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192 : component Application_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d1,
        image_r_q1 => image_q1,
        grp_fu_555_p_din0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din0,
        grp_fu_555_p_din1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din1,
        grp_fu_555_p_opcode => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_opcode,
        grp_fu_555_p_dout0 => grp_fu_555_p2,
        grp_fu_555_p_ce => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_ce,
        grp_fu_559_p_din0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din0,
        grp_fu_559_p_din1 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din1,
        grp_fu_559_p_dout0 => grp_fu_559_p2,
        grp_fu_559_p_ce => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_ce,
        grp_fu_563_p_din0 => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_din0,
        grp_fu_563_p_dout0 => grp_fu_563_p1,
        grp_fu_563_p_ce => grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_ce);

    grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197 : component Application_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d1,
        image_r_q1 => image_q1,
        brmerge_demorgan => brmerge_demorgan_reg_484,
        mul => mul_reg_479,
        grp_fu_232_p_din0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din0,
        grp_fu_232_p_din1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din1,
        grp_fu_232_p_opcode => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_opcode,
        grp_fu_232_p_dout0 => grp_fu_232_p2,
        grp_fu_232_p_ce => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_ce,
        grp_fu_566_p_din0 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_din0,
        grp_fu_566_p_dout0 => grp_fu_566_p1,
        grp_fu_566_p_ce => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_ce,
        grp_p_hls_fptosi_float_i32_fu_180_p_din1 => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_din1,
        grp_p_hls_fptosi_float_i32_fu_180_p_dout0 => grp_p_hls_fptosi_float_i32_fu_180_ap_return,
        grp_p_hls_fptosi_float_i32_fu_180_p_ce => grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_ce);

    grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204 : component Application_Application_Pipeline_VITIS_LOOP_145_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_ready,
        phi_mul => phi_mul_load_reg_511,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d1,
        image_r_q1 => image_q1);

    grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210 : component Application_Application_Pipeline_VITIS_LOOP_170_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_ready,
        zext_ln166 => i_4_reg_530,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce1,
        image_r_q1 => image_q1);

    grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216 : component Application_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d1,
        image_r_q1 => image_q1);

    grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221 : component Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d1,
        image_r_q1 => image_q1,
        grp_fu_555_p_din0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din0,
        grp_fu_555_p_din1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din1,
        grp_fu_555_p_opcode => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_opcode,
        grp_fu_555_p_dout0 => grp_fu_555_p2,
        grp_fu_555_p_ce => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_ce,
        grp_fu_559_p_din0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din0,
        grp_fu_559_p_din1 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din1,
        grp_fu_559_p_dout0 => grp_fu_559_p2,
        grp_fu_559_p_ce => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_ce,
        grp_fu_563_p_din0 => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_din0,
        grp_fu_563_p_dout0 => grp_fu_563_p1,
        grp_fu_563_p_ce => grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_ce);

    grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226 : component Application_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start,
        ap_done => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_done,
        ap_idle => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_idle,
        ap_ready => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_ready,
        image_r_address0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address0,
        image_r_ce0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce0,
        image_r_we0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we0,
        image_r_d0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address1,
        image_r_ce1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce1,
        image_r_we1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we1,
        image_r_d1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d1,
        image_r_q1 => image_q1,
        factor => factor_reg_550,
        grp_fu_232_p_din0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din0,
        grp_fu_232_p_din1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din1,
        grp_fu_232_p_opcode => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_opcode,
        grp_fu_232_p_dout0 => grp_fu_232_p2,
        grp_fu_232_p_ce => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_ce,
        grp_fu_238_p_din0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din0,
        grp_fu_238_p_din1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din1,
        grp_fu_238_p_dout0 => grp_fu_238_p2,
        grp_fu_238_p_ce => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_ce,
        grp_fu_566_p_din0 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_din0,
        grp_fu_566_p_dout0 => grp_fu_566_p1,
        grp_fu_566_p_ce => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_ce,
        grp_p_hls_fptosi_float_i32_fu_180_p_din1 => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_din1,
        grp_p_hls_fptosi_float_i32_fu_180_p_dout0 => grp_p_hls_fptosi_float_i32_fu_180_ap_return,
        grp_p_hls_fptosi_float_i32_fu_180_p_ce => grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_ce);

    fadd_32ns_32ns_32_7_full_dsp_1_U46 : component Application_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_232_p0,
        din1 => grp_fu_232_p1,
        ce => grp_fu_232_ce,
        dout => grp_fu_232_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U47 : component Application_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_238_p0,
        din1 => grp_fu_238_p1,
        ce => grp_fu_238_ce,
        dout => grp_fu_238_p2);

    fdiv_32ns_32ns_32_16_no_dsp_1_U48 : component Application_fdiv_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_260,
        din1 => ap_const_lv32_42C80000,
        ce => ap_const_logic_1,
        dout => grp_fu_244_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U49 : component Application_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => amount1,
        din1 => ap_const_lv32_BF800000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_250_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U50 : component Application_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => amount1,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_255_p2);

    dadd_64ns_64ns_64_8_full_dsp_1_U51 : component Application_dadd_64ns_64ns_64_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_555_p0,
        din1 => grp_fu_555_p1,
        ce => grp_fu_555_ce,
        dout => grp_fu_555_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U52 : component Application_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_559_p0,
        din1 => grp_fu_559_p1,
        ce => grp_fu_559_ce,
        dout => grp_fu_559_p2);

    sitodp_32ns_64_6_no_dsp_1_U53 : component Application_sitodp_32ns_64_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_563_p0,
        ce => grp_fu_563_ce,
        dout => grp_fu_563_p1);

    sitofp_32ns_32_6_no_dsp_1_U54 : component Application_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_566_p0,
        ce => grp_fu_566_ce,
        dout => grp_fu_566_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_358_p2 = ap_const_lv1_0) and (icmp_ln139_reg_493 = ap_const_lv1_0))) then 
                    grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln166_fu_394_p2 = ap_const_lv1_0) and (icmp_ln164_reg_519 = ap_const_lv1_0) and (icmp_ln137_reg_489 = ap_const_lv1_0))) then 
                    grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((((icmp_ln182_fu_411_p2 = ap_const_lv1_0) and (icmp_ln164_reg_519 = ap_const_lv1_1)) or ((icmp_ln166_fu_394_p2 = ap_const_lv1_1) and (icmp_ln182_fu_411_p2 = ap_const_lv1_0))) or ((icmp_ln182_fu_411_p2 = ap_const_lv1_0) and (icmp_ln137_reg_489 = ap_const_lv1_1))))) then 
                    grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_3_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (((icmp_ln164_fu_380_p2 = ap_const_lv1_0) and (icmp_ln139_reg_493 = ap_const_lv1_1)) or ((icmp_ln141_fu_358_p2 = ap_const_lv1_1) and (icmp_ln164_fu_380_p2 = ap_const_lv1_0))))) then 
                i_3_fu_120 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln166_fu_394_p2 = ap_const_lv1_0) and (icmp_ln164_reg_519 = ap_const_lv1_0) and (icmp_ln137_reg_489 = ap_const_lv1_0))) then 
                i_3_fu_120 <= add_ln166_fu_400_p2;
            end if; 
        end if;
    end process;

    i_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln139_fu_330_p2 = ap_const_lv1_0) and (icmp_ln137_fu_325_p2 = ap_const_lv1_0))) then 
                i_fu_116 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_358_p2 = ap_const_lv1_0) and (icmp_ln139_reg_493 = ap_const_lv1_0))) then 
                i_fu_116 <= add_ln141_fu_364_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln139_fu_330_p2 = ap_const_lv1_0) and (icmp_ln137_fu_325_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_112 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_358_p2 = ap_const_lv1_0) and (icmp_ln139_reg_493 = ap_const_lv1_0))) then 
                phi_mul_fu_112 <= add_ln141_1_fu_352_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                brmerge_demorgan_reg_484 <= brmerge_demorgan_fu_318_p2;
                mul_reg_479 <= grp_fu_238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                factor_reg_550 <= grp_fu_244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                flipHorizontal_reg_461 <= grp_p_hls_fptosi_float_i32_fu_180_ap_return;
                flipVertical_reg_466 <= grp_p_hls_fptosi_float_i32_fu_186_ap_return;
                icmp_ln83_reg_471 <= icmp_ln83_fu_266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln164_reg_519 = ap_const_lv1_0) and (icmp_ln137_reg_489 = ap_const_lv1_0))) then
                i_4_reg_530 <= i_3_fu_120;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln137_reg_489 <= icmp_ln137_fu_325_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln137_fu_325_p2 = ap_const_lv1_0))) then
                icmp_ln139_reg_493 <= icmp_ln139_fu_330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln141_fu_358_p2 = ap_const_lv1_1) or (icmp_ln139_reg_493 = ap_const_lv1_1)))) then
                icmp_ln164_reg_519 <= icmp_ln164_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln137_reg_489 = ap_const_lv1_1) or ((icmp_ln166_fu_394_p2 = ap_const_lv1_1) or (icmp_ln164_reg_519 = ap_const_lv1_1))))) then
                icmp_ln182_reg_538 <= icmp_ln182_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                icmp_ln195_reg_542 <= icmp_ln195_fu_416_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                icmp_ln212_reg_546 <= icmp_ln212_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln98_reg_475 <= icmp_ln98_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln139_reg_493 = ap_const_lv1_0))) then
                phi_mul_load_reg_511 <= phi_mul_fu_112;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state21))) then
                reg_260 <= grp_fu_232_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln83_fu_266_p2, icmp_ln98_fu_272_p2, ap_CS_fsm_state4, icmp_ln137_fu_325_p2, icmp_ln137_reg_489, ap_CS_fsm_state8, icmp_ln139_reg_493, ap_CS_fsm_state9, icmp_ln164_reg_519, icmp_ln141_fu_358_p2, ap_CS_fsm_state11, icmp_ln166_fu_394_p2, icmp_ln195_fu_416_p2, ap_CS_fsm_state13, icmp_ln212_fu_421_p2, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45, ap_block_state8_on_subcall_done, ap_block_state15_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state13_on_subcall_done, ap_block_state45_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln83_fu_266_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln83_fu_266_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln98_fu_272_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln98_fu_272_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln137_fu_325_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln137_fu_325_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln141_fu_358_p2 = ap_const_lv1_1) or (icmp_ln139_reg_493 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln137_reg_489 = ap_const_lv1_1) or ((icmp_ln166_fu_394_p2 = ap_const_lv1_1) or (icmp_ln164_reg_519 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln195_fu_416_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif (((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln195_fu_416_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln212_fu_421_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                elsif (((ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln212_fu_421_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln141_1_fu_352_p2 <= std_logic_vector(unsigned(phi_mul_fu_112) + unsigned(ap_const_lv12_5A));
    add_ln141_fu_364_p2 <= std_logic_vector(unsigned(i_fu_116) + unsigned(ap_const_lv5_1));
    add_ln166_fu_400_p2 <= std_logic_vector(unsigned(i_3_fu_120) + unsigned(ap_const_lv7_1));
    amount1_to_int_fu_277_p1 <= amount1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done)
    begin
        if ((grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done)
    begin
        if ((grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state15_on_subcall_done)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done)
    begin
        if ((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(ap_block_state45_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state45_on_subcall_done)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state13_on_subcall_done_assign_proc : process(icmp_ln182_reg_538, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_done)
    begin
                ap_block_state13_on_subcall_done <= ((grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_done = ap_const_logic_0) and (icmp_ln182_reg_538 = ap_const_lv1_0));
    end process;


    ap_block_state15_on_subcall_done_assign_proc : process(icmp_ln195_reg_542, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_done)
    begin
                ap_block_state15_on_subcall_done <= ((grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_done = ap_const_logic_0) and (icmp_ln195_reg_542 = ap_const_lv1_0));
    end process;


    ap_block_state45_on_subcall_done_assign_proc : process(icmp_ln212_reg_546, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_done)
    begin
                ap_block_state45_on_subcall_done <= ((grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_done = ap_const_logic_0) and (icmp_ln212_reg_546 = ap_const_lv1_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(icmp_ln83_reg_471, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_done = ap_const_logic_0) and (icmp_ln83_reg_471 = ap_const_lv1_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln98_reg_475, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_done = ap_const_logic_0) and (icmp_ln98_reg_475 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state45, ap_block_state45_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state45, ap_block_state45_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state45_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;
    brmerge_demorgan_fu_318_p2 <= (grp_fu_255_p2 and empty_67_fu_312_p2);
    empty_66_fu_306_p2 <= (notrhs_fu_300_p2 or notlhs_fu_294_p2);
    empty_67_fu_312_p2 <= (grp_fu_250_p2 and empty_66_fu_306_p2);
    empty_fu_290_p1 <= amount1_to_int_fu_277_p1(23 - 1 downto 0);
    grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start <= grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_start_reg;
    grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_ap_start_reg;

    grp_fu_232_ce_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state28, ap_CS_fsm_state8, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_ce, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_ce, ap_CS_fsm_state45, ap_CS_fsm_state22, ap_block_state15_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_232_ce <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_232_ce <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            grp_fu_232_ce <= ap_const_logic_1;
        else 
            grp_fu_232_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_232_p0_assign_proc : process(amount1, reg_260, ap_CS_fsm_state8, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din0, ap_CS_fsm_state45, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_232_p0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_232_p0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_232_p0 <= reg_260;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_232_p0 <= amount1;
        else 
            grp_fu_232_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_232_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din1, ap_CS_fsm_state45, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_232_p1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_232_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_232_p1 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_232_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_232_p1 <= ap_const_lv32_42C80000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_232_p1 <= ap_const_lv32_C2480000;
        else 
            grp_fu_232_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_238_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state7, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_ce, ap_CS_fsm_state45, ap_CS_fsm_state6, ap_block_state4_on_subcall_done, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_238_ce <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            grp_fu_238_ce <= ap_const_logic_1;
        else 
            grp_fu_238_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_238_p0_assign_proc : process(amount1, ap_CS_fsm_state4, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_238_p0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_238_p0 <= amount1;
        else 
            grp_fu_238_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_238_p1_assign_proc : process(ap_CS_fsm_state4, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din1, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_238_p1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_238_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_238_p1 <= ap_const_lv32_437F0000;
        else 
            grp_fu_238_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_555_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_ce, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_555_ce <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_ce <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_ce;
        else 
            grp_fu_555_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_555_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_555_p0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_p0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din0;
        else 
            grp_fu_555_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_555_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_555_p1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_555_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_p1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_555_p_din1;
        else 
            grp_fu_555_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_ce, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_559_ce <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_ce <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_ce;
        else 
            grp_fu_559_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_559_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_559_p0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_p0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din0;
        else 
            grp_fu_559_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_559_p1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_559_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_p1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_559_p_din1;
        else 
            grp_fu_559_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_563_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_ce, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_563_ce <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_563_ce <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_ce;
        else 
            grp_fu_563_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_563_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_din0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_563_p0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_grp_fu_563_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_563_p0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_grp_fu_563_p_din0;
        else 
            grp_fu_563_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_566_ce_assign_proc : process(ap_CS_fsm_state8, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_ce, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_ce, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_566_ce <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_566_ce <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_ce;
        else 
            grp_fu_566_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_566_p0_assign_proc : process(ap_CS_fsm_state8, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_din0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_din0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_566_p0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_fu_566_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_566_p0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_fu_566_p_din0;
        else 
            grp_fu_566_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_hls_fptosi_float_i32_fu_180_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_ce, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_ce, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_p_hls_fptosi_float_i32_fu_180_ap_ce <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_p_hls_fptosi_float_i32_fu_180_ap_ce <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_ce;
        elsif ((((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_p_hls_fptosi_float_i32_fu_180_ap_ce <= ap_const_logic_1;
        else 
            grp_p_hls_fptosi_float_i32_fu_180_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_p_hls_fptosi_float_i32_fu_180_x_assign_proc : process(ap_CS_fsm_state1, amount1, ap_CS_fsm_state8, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_din1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_din1, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_p_hls_fptosi_float_i32_fu_180_x <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_grp_p_hls_fptosi_float_i32_fu_180_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_p_hls_fptosi_float_i32_fu_180_x <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_grp_p_hls_fptosi_float_i32_fu_180_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_p_hls_fptosi_float_i32_fu_180_x <= amount1;
        else 
            grp_p_hls_fptosi_float_i32_fu_180_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_hls_fptosi_float_i32_fu_186_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done)
    begin
        if ((((grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_p_hls_fptosi_float_i32_fu_186_ap_ce <= ap_const_logic_1;
        else 
            grp_p_hls_fptosi_float_i32_fu_186_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln137_fu_325_p2 <= "1" when (flip = ap_const_lv32_0) else "0";
    icmp_ln139_fu_330_p2 <= "1" when (flipHorizontal_reg_461 = ap_const_lv32_0) else "0";
    icmp_ln141_fu_358_p2 <= "1" when (i_fu_116 = ap_const_lv5_17) else "0";
    icmp_ln164_fu_380_p2 <= "1" when (flipVertical_reg_466 = ap_const_lv32_0) else "0";
    icmp_ln166_fu_394_p2 <= "1" when (i_3_fu_120 = ap_const_lv7_5A) else "0";
    icmp_ln182_fu_411_p2 <= "1" when (invert = ap_const_lv32_0) else "0";
    icmp_ln195_fu_416_p2 <= "1" when (sepia = ap_const_lv32_0) else "0";
    icmp_ln212_fu_421_p2 <= "1" when (sharpen = ap_const_lv32_0) else "0";
    icmp_ln83_fu_266_p2 <= "1" when (grayscale = ap_const_lv32_0) else "0";
    icmp_ln98_fu_272_p2 <= "1" when (brighten = ap_const_lv32_0) else "0";

    image_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_address0 <= grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_address0;
        else 
            image_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    image_address1_assign_proc : process(icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_address1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_address1;
        else 
            image_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    image_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_ce0 <= grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_ce0;
        else 
            image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce1_assign_proc : process(icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_ce1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_ce1;
        else 
            image_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_d0_assign_proc : process(ap_CS_fsm_state2, icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_d0 <= grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_d0;
        else 
            image_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    image_d1_assign_proc : process(icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d1, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d1, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d1, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d1, ap_CS_fsm_state10, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_d1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_d1;
        else 
            image_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    image_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we0, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210_image_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            image_we0 <= grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172_image_r_we0;
        else 
            image_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_we1_assign_proc : process(icmp_ln83_reg_471, icmp_ln98_reg_475, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln182_reg_538, icmp_ln195_reg_542, ap_CS_fsm_state13, icmp_ln212_reg_546, ap_CS_fsm_state15, grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we1, grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we1, grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we1, grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we1, grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we1, grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we1, ap_CS_fsm_state10, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln212_reg_546 = ap_const_lv1_0))) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226_image_r_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln195_reg_542 = ap_const_lv1_0))) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221_image_r_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln182_reg_538 = ap_const_lv1_0))) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216_image_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204_image_r_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln98_reg_475 = ap_const_lv1_0))) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197_image_r_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln83_reg_471 = ap_const_lv1_0))) then 
            image_we1 <= grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192_image_r_we1;
        else 
            image_we1 <= ap_const_logic_0;
        end if; 
    end process;

    notlhs_fu_294_p2 <= "0" when (tmp_fu_280_p4 = ap_const_lv8_FF) else "1";
    notrhs_fu_300_p2 <= "1" when (empty_fu_290_p1 = ap_const_lv23_0) else "0";
    tmp_fu_280_p4 <= amount1_to_int_fu_277_p1(30 downto 23);
end behav;
