// Seed: 2604660959
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output wor id_5,
    output supply0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
    , id_11,
    output wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    output tri   id_8,
    output wand  id_9
);
  always @(1 or negedge id_4) begin
    id_1 <= 1;
  end
  module_0(
      id_0, id_7, id_7, id_7, id_7, id_2, id_8
  );
endmodule
