{"path":"Revision/TS/ZealTS/COA/2022/media/Pasted image 20231209142829.png","text":"Suppose your system consists of: * A2 GHz processor e ALl cache that hits in 2 cycles and has a local miss rate of 20% e A2 cache that hits in 15 cycles and has a global miss rate of 5% * Main memory hits in 100 cycles Suppose we want to reduce the AMAT of the system to 8 or lower by adding in a L3 cache. If the L3 has a local miss rate of 30%, what is the largest hit time (in cycles) that the L3 can have?","libVersion":"0.2.3","langs":"eng"}