INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zkran/Documents/College/Lab/8-Bit Pattern Generator/pattern_gen/pattern_gen.sim/sim_1/synth/func/xsim/pattern_gen_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_gen
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zkran/Documents/College/Lab/8-Bit Pattern Generator/pattern_gen/pattern_gen.srcs/sim_1/new/pattern_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_gen_tb
