/*
 * Copyright (C) 2016 Marvell Technology Group Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/*
 * Device Tree file for Marvell Armada AP806.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/gpio.h>

/dts-v1/;

/ {
	model = "Marvell Armada AP806";
	compatible = "marvell,armada-ap806";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		gpio0 = &gpio0;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	/* CPUfreq Cluster settings:
	 * - Initial required static OPP entry of 100Mhz - suited for all CPU boot options
	 * - Additional OPP entries are registered at runtime by cpufreq driver
	 */
	cluster0_opp: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		opp@0 {
			opp-hz = /bits/ 64 <100000000>;
			clock-latency-ns = <50000>;
		};
	};
	cluster1_opp: opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		opp@0 {
			opp-hz = /bits/ 64 <100000000>;
			clock-latency-ns = <50000>;
		};
	};
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		idle_states {
			entry_method = "arm,pcsi";

			CPU_SLEEP_0: cpu-sleep-0 {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x0010000>;
				entry-latency-us = <80>;
				exit-latency-us  = <160>;
				min-residency-us = <320>;
			};

			CLUSTER_SLEEP_0: cluster-sleep-0 {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x1010000>;
				entry-latency-us = <500>;
				exit-latency-us = <1000>;
				min-residency-us = <2500>;
			};
		};
	};

	ap806 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		ranges;

		config-space {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x0 0x0 0xf0000000 0x1000000>;

			gic: interrupt-controller@210000 {
				compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
				#interrupt-cells = <3>;
				#address-cells = <1>;
				#size-cells = <1>;
				ranges;
				interrupt-controller;
				interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
				reg = <0x210000 0x1000>,
				      <0x220000 0x1000>,
				      <0x240000 0x2000>,
				      <0x260000 0x2000>;

				gic_v2m0: v2m@280000 {
					compatible = "arm,gic-v2m-frame";
					msi-controller;
					reg = <0x280000 0x1000>;
					arm,msi-base-spi = <160>;
					arm,msi-num-spis = <32>;
				};
				gic_v2m1: v2m@290000 {
					compatible = "arm,gic-v2m-frame";
					msi-controller;
					reg = <0x290000 0x1000>;
					arm,msi-base-spi = <192>;
					arm,msi-num-spis = <32>;
				};
				gic_v2m2: v2m@2a0000 {
					compatible = "arm,gic-v2m-frame";
					msi-controller;
					reg = <0x2a0000 0x1000>;
					arm,msi-base-spi = <224>;
					arm,msi-num-spis = <32>;
				};
				gic_v2m3: v2m@2b0000 {
					compatible = "arm,gic-v2m-frame";
					msi-controller;
					reg = <0x2b0000 0x1000>;
					arm,msi-base-spi = <256>;
					arm,msi-num-spis = <32>;
				};
			};

			pic: interrupt-controller@3f0100 {
				compatible = "marvell,pic";
				reg = <0x3f0100 0x10>;
				irq-mask = <0x7001f>;
				int-en-pol = <0>;
				#interrupt-cells = <1>;
				#size-cells = <1>;
				interrupt-controller;
				interrupt-parent = <&gic>;
				interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
			};

			sei: interrupt-controller@3f0200 {
				compatible = "marvell,sei";
				reg = <0x3f0200 0x30>;
				#interrupt-cells = <1>;
				#size-cells = <1>;
				interrupt-controller;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
			};

			timer {
				compatible = "arm,armv8-timer";
				interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>,
					     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>,
					     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>,
					     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_EDGE_RISING)>;
			};

			smmu: iommu@5000000 {
				compatible = "arm,mmu-500";
				reg = <0x100000 0x100000>;
				dma-coherent;
				#global-interrupts = <1>;
				interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			};

			ap806_clock: ap806_clock@6f8200 {
				compatible = "marvell,ap806-cpu-clk", "syscon";
				#clock-cells = <1>;
				clocks = <&syscon 0>;
				reg = <0x6f8200 0x100>;
				status = "okay";
			};

			axim-ddr-rd@840000 {
				compatible = "marvell,coresight-axim", "arm,primecell";
				reg = <0x840000 0x1000>;
				clocks = <&syscon 3>, <&syscon 5>;
				clock-names = "apb_pclk", "hclk";
				bus-width = <40>;
			};

			axim-ddr-wr@841000 {
				compatible = "marvell,coresight-axim", "arm,primecell";
				reg = <0x841000 0x1000>;
				clocks = <&syscon 3>, <&syscon 5>;
				clock-names = "apb_pclk", "hclk";
				bus-width = <40>;
			};

			axim-sb-rd@848000 {
				compatible = "marvell,coresight-axim", "arm,primecell";
				reg = <0x848000 0x1000>;
				clocks = <&syscon 3>, <&syscon 7>;
				clock-names = "apb_pclk", "hclk";
				bus-width = <40>;
			};

			axim-sb-wr@849000 {
				compatible = "marvell,coresight-axim", "arm,primecell";
				reg = <0x849000 0x1000>;
				clocks = <&syscon 3>, <&syscon 7>;
				clock-names = "apb_pclk", "hclk";
				bus-width = <40>;
			};

			odmi: odmi@300000 {
				compatible = "marvell,odmi-controller";
				interrupt-controller;
				msi-controller;
				marvell,odmi-frames = <4>;
				reg = <0x300000 0x4000>,
				      <0x304000 0x4000>,
				      <0x308000 0x4000>,
				      <0x30C000 0x4000>;
				marvell,spi-base = <128>, <136>, <144>, <152>;
			};

			spi0: spi@510600 {
				compatible = "marvell,armada-380-spi";
				reg = <0x510600 0x50>;
				#address-cells = <1>;
				#size-cells = <0>;
				cell-index = <0>;
				interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&syscon 3>;
				status = "disabled";
			};

			i2c0: i2c@511000 {
				compatible = "marvell,mv78230-i2c";
				reg = <0x511000 0x20>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
				timeout-ms = <1000>;
				clocks = <&syscon 3>;
				status = "disabled";
			};

			pinctrl@6f4000 {
				compatible = "marvell,ap806-pinctrl";
				reg = <0x6f4000 0x10>;

				ap_i2c0_pins: i2c-pins-0 {
					marvell,pins = "mpp4", "mpp5";
					marvell,function = "i2c0";
				};
			};

			gpio0: gpio@6F5040 {
				compatible = "marvell,orion-gpio";
				reg = <0x6F5040 0x40>;
				ngpios = <20>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			};

			sd_mmc_reg0: regulator@0 {
				compatible = "regulator-gpio";
				regulator-name = "sd-mmc-gpio-supply";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
			};

			serial@512000 {
				compatible = "snps,dw-apb-uart";
				reg = <0x512000 0x100>;
				reg-shift = <2>;
				interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
				reg-io-width = <1>;
				clocks = <&syscon 3>;
				status = "disabled";
			};

			serial@512100 {
				compatible = "snps,dw-apb-uart";
				reg = <0x512100 0x100>;
				reg-shift = <2>;
				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
				reg-io-width = <1>;
				clocks = <&syscon 3>;
				status = "disabled";

			};
			/* The SDIO should not be enabled in Z1 DSTI/DST */
			sdhci@6e0000 {
				compatible = "marvell,armada8k-sdhci";
				reg = <0x6e0000 0x300>;
				interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "core";
				clocks = <&syscon 4>;
				/*
				 * The AP SDIO interface should work in PHY slow mode
				 * and clock not higher than 50MHz due to HW limitation
				 */
				marvell,xenon-phy-slow-mode;
				max-frequency = <50000000>;
				dma-coherent;
				status = "disabled";
			};

			syscon: system-controller@6f4000 {
				compatible = "marvell,ap806-system-controller", "syscon";
				#clock-cells = <1>;
				clock-output-names = "ap-cpu-cluster-0", "ap-cpu-cluster-1",
						     "ap-fixed", "ap-mss", "ap-emmc", "ap-dclk",
						     "ap-rclk", "ap-ext-rclk";
				reg = <0x6f4000 0x1000>;
			};

			xor0@400000 {
				compatible = "marvell,mv-xor-v2";
				reg = <0x400000 0x1000>,
				      <0x410000 0x1000>;
				msi-parent = <&gic_v2m0>;
				dma-coherent;
				clocks = <&syscon 3>;
				status = "okay";
			};

			xor1@420000 {
				compatible = "marvell,mv-xor-v2";
				reg = <0x420000 0x1000>,
				      <0x430000 0x1000>;
				msi-parent = <&gic_v2m0>;
				dma-coherent;
				clocks = <&syscon 3>;
				status = "okay";
			};

			xor2@440000 {
				compatible = "marvell,mv-xor-v2";
				reg = <0x440000 0x1000>,
				      <0x450000 0x1000>;
				msi-parent = <&gic_v2m0>;
				dma-coherent;
				clocks = <&syscon 3>;
				status = "okay";
			};

			xor3@460000 {
				compatible = "marvell,mv-xor-v2";
				reg = <0x460000 0x1000>,
				      <0x470000 0x1000>;
				msi-parent = <&gic_v2m0>;
				dma-coherent;
				clocks = <&syscon 3>;
				status = "okay";
			};

			thermal@6f808c {
				compatible = "marvell,armada-ap806-thermal";
				reg = <0x6f808C 0x4>,
				      <0x6f8084 0x4>,
				      <0x6f8100 0x20>;
				interrupts-extended = <&sei 18>;
				threshold = <100>;
				hysteresis = <2>;
				status = "okay";
			};

			pmu {
				compatible = "arm,cortex-a72-pmu";
				interrupt-parent = <&pic>;
				interrupts = <17>;
			};

			ccu-spmu {
				compatible = "marvell,mvebu-ccu-pmu";
				reg = <0xF000 0x1000>;
				interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
			};

			watchdog@2a440000 {
				compatible = "arm,sbsa-gwdt";
				reg = <0x610000 0x1000>,
				      <0x600000 0x1000>;
				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
				timeout-sec = <30>;
			};

			revision-info@610fcc {
				compatible = "marvell,ap806-rev-info";
				reg = <0x610FCC 0x4>;
			};
		};
	};

};

