INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_RW_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sim_1/new/forwarding_Test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_Test_tb
