# single-stage-pipeline-register
Single stage SystemVerilog pipeline register implementing valid/ready handshake with backpressure support.
