// Seed: 2887140716
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8
);
  always @(*) id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input logic id_2,
    input supply1 id_3,
    input uwire id_4,
    output logic id_5,
    output logic id_6,
    output wire id_7
);
  always @(posedge 1) id_6 = #1 id_2;
  tri1 id_9;
  assign id_5 = id_2;
  initial begin
    id_7 = 1 && 1;
  end
  wire id_10;
  assign id_9 = 1;
  nor (id_1, id_0, id_2, id_9, id_4, id_3);
  module_0(
      id_0, id_0, id_4, id_1, id_4, id_7, id_0, id_4, id_1
  );
endmodule
