<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › netlogic › xlp-hal › bridge.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>bridge.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights</span>
<span class="cm"> * reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the NetLogic</span>
<span class="cm"> * license below:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS&#39;&#39; AND ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE</span>
<span class="cm"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<span class="cm"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<span class="cm"> * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span>
<span class="cm"> * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __NLM_HAL_BRIDGE_H__</span>
<span class="cp">#define __NLM_HAL_BRIDGE_H__</span>

<span class="cm">/**</span>
<span class="cm">* @file_name mio.h</span>
<span class="cm">* @author Netlogic Microsystems</span>
<span class="cm">* @brief Basic definitions of XLP memory and io subsystem</span>
<span class="cm">*/</span>

<span class="cm">/*</span>
<span class="cm"> * BRIDGE specific registers</span>
<span class="cm"> *</span>
<span class="cm"> * These registers start after the PCIe header, which has 0x40</span>
<span class="cm"> * standard entries</span>
<span class="cm"> */</span>
<span class="cp">#define BRIDGE_MODE			0x00</span>
<span class="cp">#define BRIDGE_PCI_CFG_BASE		0x01</span>
<span class="cp">#define BRIDGE_PCI_CFG_LIMIT		0x02</span>
<span class="cp">#define BRIDGE_PCIE_CFG_BASE		0x03</span>
<span class="cp">#define BRIDGE_PCIE_CFG_LIMIT		0x04</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR0		0x05</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR1		0x06</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR2		0x07</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR3		0x08</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR4		0x09</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR5		0x0a</span>
<span class="cp">#define BRIDGE_BUSNUM_BAR6		0x0b</span>
<span class="cp">#define BRIDGE_FLASH_BAR0		0x0c</span>
<span class="cp">#define BRIDGE_FLASH_BAR1		0x0d</span>
<span class="cp">#define BRIDGE_FLASH_BAR2		0x0e</span>
<span class="cp">#define BRIDGE_FLASH_BAR3		0x0f</span>
<span class="cp">#define BRIDGE_FLASH_LIMIT0		0x10</span>
<span class="cp">#define BRIDGE_FLASH_LIMIT1		0x11</span>
<span class="cp">#define BRIDGE_FLASH_LIMIT2		0x12</span>
<span class="cp">#define BRIDGE_FLASH_LIMIT3		0x13</span>

<span class="cp">#define BRIDGE_DRAM_BAR(i)		(0x14 + (i))</span>
<span class="cp">#define BRIDGE_DRAM_BAR0		0x14</span>
<span class="cp">#define BRIDGE_DRAM_BAR1		0x15</span>
<span class="cp">#define BRIDGE_DRAM_BAR2		0x16</span>
<span class="cp">#define BRIDGE_DRAM_BAR3		0x17</span>
<span class="cp">#define BRIDGE_DRAM_BAR4		0x18</span>
<span class="cp">#define BRIDGE_DRAM_BAR5		0x19</span>
<span class="cp">#define BRIDGE_DRAM_BAR6		0x1a</span>
<span class="cp">#define BRIDGE_DRAM_BAR7		0x1b</span>

<span class="cp">#define BRIDGE_DRAM_LIMIT(i)		(0x1c + (i))</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT0		0x1c</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT1		0x1d</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT2		0x1e</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT3		0x1f</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT4		0x20</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT5		0x21</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT6		0x22</span>
<span class="cp">#define BRIDGE_DRAM_LIMIT7		0x23</span>

<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN0	0x24</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN1	0x25</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN2	0x26</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN3	0x27</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN4	0x28</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN5	0x29</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN6	0x2a</span>
<span class="cp">#define BRIDGE_DRAM_NODE_TRANSLN7	0x2b</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN0	0x2c</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN1	0x2d</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN2	0x2e</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN3	0x2f</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN4	0x30</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN5	0x31</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN6	0x32</span>
<span class="cp">#define BRIDGE_DRAM_CHNL_TRANSLN7	0x33</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE0		0x34</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE1		0x35</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE2		0x36</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE3		0x37</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT0		0x38</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT1		0x39</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT2		0x3a</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT3		0x3b</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE0		0x3c</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE1		0x3d</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE2		0x3e</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE3		0x3f</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT0		0x40</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT1		0x41</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT2		0x42</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT3		0x43</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE4		0x44</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE5		0x45</span>
<span class="cp">#define BRIDGE_PCIEMEM_BASE6		0x46</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT4		0x47</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT5		0x48</span>
<span class="cp">#define BRIDGE_PCIEMEM_LIMIT6		0x49</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE4		0x4a</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE5		0x4b</span>
<span class="cp">#define BRIDGE_PCIEIO_BASE6		0x4c</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT4		0x4d</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT5		0x4e</span>
<span class="cp">#define BRIDGE_PCIEIO_LIMIT6		0x4f</span>
<span class="cp">#define BRIDGE_NBU_EVENT_CNT_CTL	0x50</span>
<span class="cp">#define BRIDGE_EVNTCTR1_LOW		0x51</span>
<span class="cp">#define BRIDGE_EVNTCTR1_HI		0x52</span>
<span class="cp">#define BRIDGE_EVNT_CNT_CTL2		0x53</span>
<span class="cp">#define BRIDGE_EVNTCTR2_LOW		0x54</span>
<span class="cp">#define BRIDGE_EVNTCTR2_HI		0x55</span>
<span class="cp">#define BRIDGE_TRACEBUF_MATCH0		0x56</span>
<span class="cp">#define BRIDGE_TRACEBUF_MATCH1		0x57</span>
<span class="cp">#define BRIDGE_TRACEBUF_MATCH_LOW	0x58</span>
<span class="cp">#define BRIDGE_TRACEBUF_MATCH_HI	0x59</span>
<span class="cp">#define BRIDGE_TRACEBUF_CTRL		0x5a</span>
<span class="cp">#define BRIDGE_TRACEBUF_INIT		0x5b</span>
<span class="cp">#define BRIDGE_TRACEBUF_ACCESS		0x5c</span>
<span class="cp">#define BRIDGE_TRACEBUF_READ_DATA0	0x5d</span>
<span class="cp">#define BRIDGE_TRACEBUF_READ_DATA1	0x5d</span>
<span class="cp">#define BRIDGE_TRACEBUF_READ_DATA2	0x5f</span>
<span class="cp">#define BRIDGE_TRACEBUF_READ_DATA3	0x60</span>
<span class="cp">#define BRIDGE_TRACEBUF_STATUS		0x61</span>
<span class="cp">#define BRIDGE_ADDRESS_ERROR0		0x62</span>
<span class="cp">#define BRIDGE_ADDRESS_ERROR1		0x63</span>
<span class="cp">#define BRIDGE_ADDRESS_ERROR2		0x64</span>
<span class="cp">#define BRIDGE_TAG_ECC_ADDR_ERROR0	0x65</span>
<span class="cp">#define BRIDGE_TAG_ECC_ADDR_ERROR1	0x66</span>
<span class="cp">#define BRIDGE_TAG_ECC_ADDR_ERROR2	0x67</span>
<span class="cp">#define BRIDGE_LINE_FLUSH0		0x68</span>
<span class="cp">#define BRIDGE_LINE_FLUSH1		0x69</span>
<span class="cp">#define BRIDGE_NODE_ID			0x6a</span>
<span class="cp">#define BRIDGE_ERROR_INTERRUPT_EN	0x6b</span>
<span class="cp">#define BRIDGE_PCIE0_WEIGHT		0x2c0</span>
<span class="cp">#define BRIDGE_PCIE1_WEIGHT		0x2c1</span>
<span class="cp">#define BRIDGE_PCIE2_WEIGHT		0x2c2</span>
<span class="cp">#define BRIDGE_PCIE3_WEIGHT		0x2c3</span>
<span class="cp">#define BRIDGE_USB_WEIGHT		0x2c4</span>
<span class="cp">#define BRIDGE_NET_WEIGHT		0x2c5</span>
<span class="cp">#define BRIDGE_POE_WEIGHT		0x2c6</span>
<span class="cp">#define BRIDGE_CMS_WEIGHT		0x2c7</span>
<span class="cp">#define BRIDGE_DMAENG_WEIGHT		0x2c8</span>
<span class="cp">#define BRIDGE_SEC_WEIGHT		0x2c9</span>
<span class="cp">#define BRIDGE_COMP_WEIGHT		0x2ca</span>
<span class="cp">#define BRIDGE_GIO_WEIGHT		0x2cb</span>
<span class="cp">#define BRIDGE_FLASH_WEIGHT		0x2cc</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define nlm_read_bridge_reg(b, r)	nlm_read_reg(b, r)</span>
<span class="cp">#define nlm_write_bridge_reg(b, r, v)	nlm_write_reg(b, r, v)</span>
<span class="cp">#define	nlm_get_bridge_pcibase(node)	\</span>
<span class="cp">			nlm_pcicfg_base(XLP_IO_BRIDGE_OFFSET(node))</span>
<span class="cp">#define	nlm_get_bridge_regbase(node)	\</span>
<span class="cp">			(nlm_get_bridge_pcibase(node) + XLP_IO_PCI_HDRSZ)</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __NLM_HAL_BRIDGE_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
