/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Rx__0__MASK 0x10u
#define Rx__0__PC CYREG_PRT3_PC4
#define Rx__0__PORT 3u
#define Rx__0__SHIFT 4u
#define Rx__AG CYREG_PRT3_AG
#define Rx__AMUX CYREG_PRT3_AMUX
#define Rx__BIE CYREG_PRT3_BIE
#define Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx__BYP CYREG_PRT3_BYP
#define Rx__CTL CYREG_PRT3_CTL
#define Rx__DM0 CYREG_PRT3_DM0
#define Rx__DM1 CYREG_PRT3_DM1
#define Rx__DM2 CYREG_PRT3_DM2
#define Rx__DR CYREG_PRT3_DR
#define Rx__INP_DIS CYREG_PRT3_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT3_LCD_EN
#define Rx__MASK 0x10u
#define Rx__PORT 3u
#define Rx__PRT CYREG_PRT3_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx__PS CYREG_PRT3_PS
#define Rx__SHIFT 4u
#define Rx__SLW CYREG_PRT3_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Tx__0__MASK 0x01u
#define Tx__0__PC CYREG_PRT3_PC0
#define Tx__0__PORT 3u
#define Tx__0__SHIFT 0u
#define Tx__AG CYREG_PRT3_AG
#define Tx__AMUX CYREG_PRT3_AMUX
#define Tx__BIE CYREG_PRT3_BIE
#define Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx__BYP CYREG_PRT3_BYP
#define Tx__CTL CYREG_PRT3_CTL
#define Tx__DM0 CYREG_PRT3_DM0
#define Tx__DM1 CYREG_PRT3_DM1
#define Tx__DM2 CYREG_PRT3_DM2
#define Tx__DR CYREG_PRT3_DR
#define Tx__INP_DIS CYREG_PRT3_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx__LCD_EN CYREG_PRT3_LCD_EN
#define Tx__MASK 0x01u
#define Tx__PORT 3u
#define Tx__PRT CYREG_PRT3_PRT
#define Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx__PS CYREG_PRT3_PS
#define Tx__SHIFT 0u
#define Tx__SLW CYREG_PRT3_SLW

/* ADC */
#define ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_Bypass__0__MASK 0x04u
#define ADC_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 2u
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x04u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 2u
#define ADC_Bypass__SLW CYREG_PRT0_SLW
#define ADC_data_ready__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_data_ready__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_data_ready__INTC_MASK 0x01u
#define ADC_data_ready__INTC_NUMBER 0u
#define ADC_data_ready__INTC_PRIOR_NUM 7u
#define ADC_data_ready__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_data_ready__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_data_ready__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_DMA__DRQ_NUMBER 0u
#define ADC_DMA__NUMBEROF_TDS 0u
#define ADC_DMA__PRIORITY 7u
#define ADC_DMA__TERMIN_EN 0u
#define ADC_DMA__TERMIN_SEL 0u
#define ADC_DMA__TERMOUT0_EN 1u
#define ADC_DMA__TERMOUT0_SEL 0u
#define ADC_DMA__TERMOUT1_EN 0u
#define ADC_DMA__TERMOUT1_SEL 0u
#define ADC_DMA_peak__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_DMA_peak__DRQ_NUMBER 1u
#define ADC_DMA_peak__NUMBEROF_TDS 0u
#define ADC_DMA_peak__PRIORITY 2u
#define ADC_DMA_peak__TERMIN_EN 0u
#define ADC_DMA_peak__TERMIN_SEL 0u
#define ADC_DMA_peak__TERMOUT0_EN 1u
#define ADC_DMA_peak__TERMOUT0_SEL 1u
#define ADC_DMA_peak__TERMOUT1_EN 0u
#define ADC_DMA_peak__TERMOUT1_SEL 0u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x04u
#define ADC_IRQ__INTC_NUMBER 2u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_peak_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_peak_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_peak_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_peak_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_peak_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_peak_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_peak_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_peak_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_peak_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_peak_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_peak_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_peak_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_peak_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_peak_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_peak_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_peak_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_peak_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_peak_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_peak_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_peak_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_peak_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_peak_Bypass__0__MASK 0x10u
#define ADC_peak_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_peak_Bypass__0__PORT 0u
#define ADC_peak_Bypass__0__SHIFT 4u
#define ADC_peak_Bypass__AG CYREG_PRT0_AG
#define ADC_peak_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_peak_Bypass__BIE CYREG_PRT0_BIE
#define ADC_peak_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_peak_Bypass__BYP CYREG_PRT0_BYP
#define ADC_peak_Bypass__CTL CYREG_PRT0_CTL
#define ADC_peak_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_peak_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_peak_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_peak_Bypass__DR CYREG_PRT0_DR
#define ADC_peak_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_peak_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_peak_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_peak_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_peak_Bypass__MASK 0x10u
#define ADC_peak_Bypass__PORT 0u
#define ADC_peak_Bypass__PRT CYREG_PRT0_PRT
#define ADC_peak_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_peak_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_peak_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_peak_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_peak_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_peak_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_peak_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_peak_Bypass__PS CYREG_PRT0_PS
#define ADC_peak_Bypass__SHIFT 4u
#define ADC_peak_Bypass__SLW CYREG_PRT0_SLW
#define ADC_peak_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_peak_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_peak_IRQ__INTC_MASK 0x08u
#define ADC_peak_IRQ__INTC_NUMBER 3u
#define ADC_peak_IRQ__INTC_PRIOR_NUM 7u
#define ADC_peak_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ADC_peak_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_peak_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_peak_ready__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_peak_ready__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_peak_ready__INTC_MASK 0x02u
#define ADC_peak_ready__INTC_NUMBER 1u
#define ADC_peak_ready__INTC_PRIOR_NUM 7u
#define ADC_peak_ready__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_peak_ready__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_peak_ready__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_peak_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_peak_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_peak_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_peak_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_peak_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_peak_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_peak_theACLK__INDEX 0x01u
#define ADC_peak_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_peak_theACLK__PM_ACT_MSK 0x02u
#define ADC_peak_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_peak_theACLK__PM_STBY_MSK 0x02u
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG2_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG2_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG2_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG2_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x02u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x04u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x04u
#define ADC_therm_DEC__COHER CYREG_DEC_COHER
#define ADC_therm_DEC__CR CYREG_DEC_CR
#define ADC_therm_DEC__DR1 CYREG_DEC_DR1
#define ADC_therm_DEC__DR2 CYREG_DEC_DR2
#define ADC_therm_DEC__DR2H CYREG_DEC_DR2H
#define ADC_therm_DEC__GCOR CYREG_DEC_GCOR
#define ADC_therm_DEC__GCORH CYREG_DEC_GCORH
#define ADC_therm_DEC__GVAL CYREG_DEC_GVAL
#define ADC_therm_DEC__OCOR CYREG_DEC_OCOR
#define ADC_therm_DEC__OCORH CYREG_DEC_OCORH
#define ADC_therm_DEC__OCORM CYREG_DEC_OCORM
#define ADC_therm_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_therm_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_therm_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_therm_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_therm_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_therm_DEC__PM_ACT_MSK 0x01u
#define ADC_therm_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_therm_DEC__PM_STBY_MSK 0x01u
#define ADC_therm_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_therm_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_therm_DEC__SR CYREG_DEC_SR
#define ADC_therm_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_therm_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_therm_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_therm_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_therm_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_therm_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_therm_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_therm_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_therm_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_therm_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_therm_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_therm_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_therm_DSM__CLK CYREG_DSM0_CLK
#define ADC_therm_DSM__CR0 CYREG_DSM0_CR0
#define ADC_therm_DSM__CR1 CYREG_DSM0_CR1
#define ADC_therm_DSM__CR10 CYREG_DSM0_CR10
#define ADC_therm_DSM__CR11 CYREG_DSM0_CR11
#define ADC_therm_DSM__CR12 CYREG_DSM0_CR12
#define ADC_therm_DSM__CR13 CYREG_DSM0_CR13
#define ADC_therm_DSM__CR14 CYREG_DSM0_CR14
#define ADC_therm_DSM__CR15 CYREG_DSM0_CR15
#define ADC_therm_DSM__CR16 CYREG_DSM0_CR16
#define ADC_therm_DSM__CR17 CYREG_DSM0_CR17
#define ADC_therm_DSM__CR2 CYREG_DSM0_CR2
#define ADC_therm_DSM__CR3 CYREG_DSM0_CR3
#define ADC_therm_DSM__CR4 CYREG_DSM0_CR4
#define ADC_therm_DSM__CR5 CYREG_DSM0_CR5
#define ADC_therm_DSM__CR6 CYREG_DSM0_CR6
#define ADC_therm_DSM__CR7 CYREG_DSM0_CR7
#define ADC_therm_DSM__CR8 CYREG_DSM0_CR8
#define ADC_therm_DSM__CR9 CYREG_DSM0_CR9
#define ADC_therm_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_therm_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_therm_DSM__MISC CYREG_DSM0_MISC
#define ADC_therm_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_therm_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_therm_DSM__REF0 CYREG_DSM0_REF0
#define ADC_therm_DSM__REF1 CYREG_DSM0_REF1
#define ADC_therm_DSM__REF2 CYREG_DSM0_REF2
#define ADC_therm_DSM__REF3 CYREG_DSM0_REF3
#define ADC_therm_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_therm_DSM__SW0 CYREG_DSM0_SW0
#define ADC_therm_DSM__SW2 CYREG_DSM0_SW2
#define ADC_therm_DSM__SW3 CYREG_DSM0_SW3
#define ADC_therm_DSM__SW4 CYREG_DSM0_SW4
#define ADC_therm_DSM__SW6 CYREG_DSM0_SW6
#define ADC_therm_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_therm_DSM__TST0 CYREG_DSM0_TST0
#define ADC_therm_DSM__TST1 CYREG_DSM0_TST1
#define ADC_therm_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_therm_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_therm_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_therm_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_therm_Ext_CP_Clk__INDEX 0x04u
#define ADC_therm_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_therm_Ext_CP_Clk__PM_ACT_MSK 0x10u
#define ADC_therm_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_therm_Ext_CP_Clk__PM_STBY_MSK 0x10u
#define ADC_therm_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_therm_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_therm_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_therm_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_therm_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_therm_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_therm_theACLK__INDEX 0x00u
#define ADC_therm_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_therm_theACLK__PM_ACT_MSK 0x01u
#define ADC_therm_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_therm_theACLK__PM_STBY_MSK 0x01u

/* Fan */
#define Fan__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Fan__0__MASK 0x40u
#define Fan__0__PC CYREG_PRT0_PC6
#define Fan__0__PORT 0u
#define Fan__0__SHIFT 6u
#define Fan__AG CYREG_PRT0_AG
#define Fan__AMUX CYREG_PRT0_AMUX
#define Fan__BIE CYREG_PRT0_BIE
#define Fan__BIT_MASK CYREG_PRT0_BIT_MASK
#define Fan__BYP CYREG_PRT0_BYP
#define Fan__CTL CYREG_PRT0_CTL
#define Fan__DM0 CYREG_PRT0_DM0
#define Fan__DM1 CYREG_PRT0_DM1
#define Fan__DM2 CYREG_PRT0_DM2
#define Fan__DR CYREG_PRT0_DR
#define Fan__INP_DIS CYREG_PRT0_INP_DIS
#define Fan__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Fan__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Fan__LCD_EN CYREG_PRT0_LCD_EN
#define Fan__MASK 0x40u
#define Fan__PORT 0u
#define Fan__PRT CYREG_PRT0_PRT
#define Fan__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Fan__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Fan__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Fan__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Fan__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Fan__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Fan__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Fan__PS CYREG_PRT0_PS
#define Fan__SHIFT 6u
#define Fan__SLW CYREG_PRT0_SLW

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IVO */
#define IVO_Sync_ctrl_reg__0__MASK 0x01u
#define IVO_Sync_ctrl_reg__0__POS 0
#define IVO_Sync_ctrl_reg__1__MASK 0x02u
#define IVO_Sync_ctrl_reg__1__POS 1
#define IVO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define IVO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define IVO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define IVO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define IVO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define IVO_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define IVO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define IVO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define IVO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define IVO_Sync_ctrl_reg__2__MASK 0x04u
#define IVO_Sync_ctrl_reg__2__POS 2
#define IVO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define IVO_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define IVO_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define IVO_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define IVO_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define IVO_Sync_ctrl_reg__MASK 0x07u
#define IVO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define IVO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define IVO_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* TP6 */
#define TP6__0__INTTYPE CYREG_PICU12_INTTYPE6
#define TP6__0__MASK 0x40u
#define TP6__0__PC CYREG_PRT12_PC6
#define TP6__0__PORT 12u
#define TP6__0__SHIFT 6u
#define TP6__AG CYREG_PRT12_AG
#define TP6__BIE CYREG_PRT12_BIE
#define TP6__BIT_MASK CYREG_PRT12_BIT_MASK
#define TP6__BYP CYREG_PRT12_BYP
#define TP6__DM0 CYREG_PRT12_DM0
#define TP6__DM1 CYREG_PRT12_DM1
#define TP6__DM2 CYREG_PRT12_DM2
#define TP6__DR CYREG_PRT12_DR
#define TP6__INP_DIS CYREG_PRT12_INP_DIS
#define TP6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TP6__MASK 0x40u
#define TP6__PORT 12u
#define TP6__PRT CYREG_PRT12_PRT
#define TP6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TP6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TP6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TP6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TP6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TP6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TP6__PS CYREG_PRT12_PS
#define TP6__SHIFT 6u
#define TP6__SIO_CFG CYREG_PRT12_SIO_CFG
#define TP6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TP6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TP6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TP6__SLW CYREG_PRT12_SLW

/* Vin */
#define Vin__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Vin__0__MASK 0x08u
#define Vin__0__PC CYREG_PRT3_PC3
#define Vin__0__PORT 3u
#define Vin__0__SHIFT 3u
#define Vin__AG CYREG_PRT3_AG
#define Vin__AMUX CYREG_PRT3_AMUX
#define Vin__BIE CYREG_PRT3_BIE
#define Vin__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vin__BYP CYREG_PRT3_BYP
#define Vin__CTL CYREG_PRT3_CTL
#define Vin__DM0 CYREG_PRT3_DM0
#define Vin__DM1 CYREG_PRT3_DM1
#define Vin__DM2 CYREG_PRT3_DM2
#define Vin__DR CYREG_PRT3_DR
#define Vin__INP_DIS CYREG_PRT3_INP_DIS
#define Vin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vin__LCD_EN CYREG_PRT3_LCD_EN
#define Vin__MASK 0x08u
#define Vin__PORT 3u
#define Vin__PRT CYREG_PRT3_PRT
#define Vin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vin__PS CYREG_PRT3_PS
#define Vin__SHIFT 3u
#define Vin__SLW CYREG_PRT3_SLW

/* GD1A */
#define GD1A__0__INTTYPE CYREG_PICU1_INTTYPE2
#define GD1A__0__MASK 0x04u
#define GD1A__0__PC CYREG_PRT1_PC2
#define GD1A__0__PORT 1u
#define GD1A__0__SHIFT 2u
#define GD1A__AG CYREG_PRT1_AG
#define GD1A__AMUX CYREG_PRT1_AMUX
#define GD1A__BIE CYREG_PRT1_BIE
#define GD1A__BIT_MASK CYREG_PRT1_BIT_MASK
#define GD1A__BYP CYREG_PRT1_BYP
#define GD1A__CTL CYREG_PRT1_CTL
#define GD1A__DM0 CYREG_PRT1_DM0
#define GD1A__DM1 CYREG_PRT1_DM1
#define GD1A__DM2 CYREG_PRT1_DM2
#define GD1A__DR CYREG_PRT1_DR
#define GD1A__INP_DIS CYREG_PRT1_INP_DIS
#define GD1A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GD1A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GD1A__LCD_EN CYREG_PRT1_LCD_EN
#define GD1A__MASK 0x04u
#define GD1A__PORT 1u
#define GD1A__PRT CYREG_PRT1_PRT
#define GD1A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GD1A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GD1A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GD1A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GD1A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GD1A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GD1A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GD1A__PS CYREG_PRT1_PS
#define GD1A__SHIFT 2u
#define GD1A__SLW CYREG_PRT1_SLW

/* GD1B */
#define GD1B__0__INTTYPE CYREG_PICU1_INTTYPE5
#define GD1B__0__MASK 0x20u
#define GD1B__0__PC CYREG_PRT1_PC5
#define GD1B__0__PORT 1u
#define GD1B__0__SHIFT 5u
#define GD1B__AG CYREG_PRT1_AG
#define GD1B__AMUX CYREG_PRT1_AMUX
#define GD1B__BIE CYREG_PRT1_BIE
#define GD1B__BIT_MASK CYREG_PRT1_BIT_MASK
#define GD1B__BYP CYREG_PRT1_BYP
#define GD1B__CTL CYREG_PRT1_CTL
#define GD1B__DM0 CYREG_PRT1_DM0
#define GD1B__DM1 CYREG_PRT1_DM1
#define GD1B__DM2 CYREG_PRT1_DM2
#define GD1B__DR CYREG_PRT1_DR
#define GD1B__INP_DIS CYREG_PRT1_INP_DIS
#define GD1B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GD1B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GD1B__LCD_EN CYREG_PRT1_LCD_EN
#define GD1B__MASK 0x20u
#define GD1B__PORT 1u
#define GD1B__PRT CYREG_PRT1_PRT
#define GD1B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GD1B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GD1B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GD1B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GD1B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GD1B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GD1B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GD1B__PS CYREG_PRT1_PS
#define GD1B__SHIFT 5u
#define GD1B__SLW CYREG_PRT1_SLW

/* GD2A */
#define GD2A__0__INTTYPE CYREG_PICU1_INTTYPE6
#define GD2A__0__MASK 0x40u
#define GD2A__0__PC CYREG_PRT1_PC6
#define GD2A__0__PORT 1u
#define GD2A__0__SHIFT 6u
#define GD2A__AG CYREG_PRT1_AG
#define GD2A__AMUX CYREG_PRT1_AMUX
#define GD2A__BIE CYREG_PRT1_BIE
#define GD2A__BIT_MASK CYREG_PRT1_BIT_MASK
#define GD2A__BYP CYREG_PRT1_BYP
#define GD2A__CTL CYREG_PRT1_CTL
#define GD2A__DM0 CYREG_PRT1_DM0
#define GD2A__DM1 CYREG_PRT1_DM1
#define GD2A__DM2 CYREG_PRT1_DM2
#define GD2A__DR CYREG_PRT1_DR
#define GD2A__INP_DIS CYREG_PRT1_INP_DIS
#define GD2A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GD2A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GD2A__LCD_EN CYREG_PRT1_LCD_EN
#define GD2A__MASK 0x40u
#define GD2A__PORT 1u
#define GD2A__PRT CYREG_PRT1_PRT
#define GD2A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GD2A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GD2A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GD2A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GD2A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GD2A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GD2A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GD2A__PS CYREG_PRT1_PS
#define GD2A__SHIFT 6u
#define GD2A__SLW CYREG_PRT1_SLW

/* GD2B */
#define GD2B__0__INTTYPE CYREG_PICU1_INTTYPE7
#define GD2B__0__MASK 0x80u
#define GD2B__0__PC CYREG_PRT1_PC7
#define GD2B__0__PORT 1u
#define GD2B__0__SHIFT 7u
#define GD2B__AG CYREG_PRT1_AG
#define GD2B__AMUX CYREG_PRT1_AMUX
#define GD2B__BIE CYREG_PRT1_BIE
#define GD2B__BIT_MASK CYREG_PRT1_BIT_MASK
#define GD2B__BYP CYREG_PRT1_BYP
#define GD2B__CTL CYREG_PRT1_CTL
#define GD2B__DM0 CYREG_PRT1_DM0
#define GD2B__DM1 CYREG_PRT1_DM1
#define GD2B__DM2 CYREG_PRT1_DM2
#define GD2B__DR CYREG_PRT1_DR
#define GD2B__INP_DIS CYREG_PRT1_INP_DIS
#define GD2B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GD2B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GD2B__LCD_EN CYREG_PRT1_LCD_EN
#define GD2B__MASK 0x80u
#define GD2B__PORT 1u
#define GD2B__PRT CYREG_PRT1_PRT
#define GD2B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GD2B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GD2B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GD2B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GD2B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GD2B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GD2B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GD2B__PS CYREG_PRT1_PS
#define GD2B__SHIFT 7u
#define GD2B__SLW CYREG_PRT1_SLW

/* Ibus */
#define Ibus__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Ibus__0__MASK 0x20u
#define Ibus__0__PC CYREG_PRT0_PC5
#define Ibus__0__PORT 0u
#define Ibus__0__SHIFT 5u
#define Ibus__AG CYREG_PRT0_AG
#define Ibus__AMUX CYREG_PRT0_AMUX
#define Ibus__BIE CYREG_PRT0_BIE
#define Ibus__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ibus__BYP CYREG_PRT0_BYP
#define Ibus__CTL CYREG_PRT0_CTL
#define Ibus__DM0 CYREG_PRT0_DM0
#define Ibus__DM1 CYREG_PRT0_DM1
#define Ibus__DM2 CYREG_PRT0_DM2
#define Ibus__DR CYREG_PRT0_DR
#define Ibus__INP_DIS CYREG_PRT0_INP_DIS
#define Ibus__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ibus__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ibus__LCD_EN CYREG_PRT0_LCD_EN
#define Ibus__MASK 0x20u
#define Ibus__PORT 0u
#define Ibus__PRT CYREG_PRT0_PRT
#define Ibus__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ibus__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ibus__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ibus__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ibus__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ibus__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ibus__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ibus__PS CYREG_PRT0_PS
#define Ibus__SHIFT 5u
#define Ibus__SLW CYREG_PRT0_SLW

/* PWMA */
#define PWMA_init_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define PWMA_init_DMA__DRQ_NUMBER 5u
#define PWMA_init_DMA__NUMBEROF_TDS 0u
#define PWMA_init_DMA__PRIORITY 0u
#define PWMA_init_DMA__TERMIN_EN 0u
#define PWMA_init_DMA__TERMIN_SEL 0u
#define PWMA_init_DMA__TERMOUT0_EN 0u
#define PWMA_init_DMA__TERMOUT0_SEL 0u
#define PWMA_init_DMA__TERMOUT1_EN 0u
#define PWMA_init_DMA__TERMOUT1_SEL 0u
#define PWMA_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWMA_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWMA_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWMA_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWMA_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWMA_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWMA_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWMA_PWMHW__PER0 CYREG_TMR1_PER0
#define PWMA_PWMHW__PER1 CYREG_TMR1_PER1
#define PWMA_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWMA_PWMHW__PM_ACT_MSK 0x02u
#define PWMA_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWMA_PWMHW__PM_STBY_MSK 0x02u
#define PWMA_PWMHW__RT0 CYREG_TMR1_RT0
#define PWMA_PWMHW__RT1 CYREG_TMR1_RT1
#define PWMA_PWMHW__SR0 CYREG_TMR1_SR0

/* PWMB */
#define PWMB_PSB_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define PWMB_PSB_DMA__DRQ_NUMBER 6u
#define PWMB_PSB_DMA__NUMBEROF_TDS 0u
#define PWMB_PSB_DMA__PRIORITY 2u
#define PWMB_PSB_DMA__TERMIN_EN 0u
#define PWMB_PSB_DMA__TERMIN_SEL 0u
#define PWMB_PSB_DMA__TERMOUT0_EN 1u
#define PWMB_PSB_DMA__TERMOUT0_SEL 6u
#define PWMB_PSB_DMA__TERMOUT1_EN 0u
#define PWMB_PSB_DMA__TERMOUT1_SEL 0u
#define PWMB_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWMB_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWMB_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWMB_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWMB_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWMB_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWMB_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWMB_PWMHW__PER0 CYREG_TMR2_PER0
#define PWMB_PWMHW__PER1 CYREG_TMR2_PER1
#define PWMB_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWMB_PWMHW__PM_ACT_MSK 0x04u
#define PWMB_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWMB_PWMHW__PM_STBY_MSK 0x04u
#define PWMB_PWMHW__RT0 CYREG_TMR2_RT0
#define PWMB_PWMHW__RT1 CYREG_TMR2_RT1
#define PWMB_PWMHW__SR0 CYREG_TMR2_SR0

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB04_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB04_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB04_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_CLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_CLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_CLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_CLK__CFG2_SRC_SEL_MASK 0x07u
#define UART_CLK__INDEX 0x03u
#define UART_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_CLK__PM_ACT_MSK 0x08u
#define UART_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_CLK__PM_STBY_MSK 0x08u

/* UVLO */
#define UVLO__0__INTTYPE CYREG_PICU12_INTTYPE0
#define UVLO__0__MASK 0x01u
#define UVLO__0__PC CYREG_PRT12_PC0
#define UVLO__0__PORT 12u
#define UVLO__0__SHIFT 0u
#define UVLO__AG CYREG_PRT12_AG
#define UVLO__BIE CYREG_PRT12_BIE
#define UVLO__BIT_MASK CYREG_PRT12_BIT_MASK
#define UVLO__BYP CYREG_PRT12_BYP
#define UVLO__DM0 CYREG_PRT12_DM0
#define UVLO__DM1 CYREG_PRT12_DM1
#define UVLO__DM2 CYREG_PRT12_DM2
#define UVLO__DR CYREG_PRT12_DR
#define UVLO__INP_DIS CYREG_PRT12_INP_DIS
#define UVLO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UVLO__MASK 0x01u
#define UVLO__PORT 12u
#define UVLO__PRT CYREG_PRT12_PRT
#define UVLO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UVLO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UVLO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UVLO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UVLO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UVLO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UVLO__PS CYREG_PRT12_PS
#define UVLO__SHIFT 0u
#define UVLO__SIO_CFG CYREG_PRT12_SIO_CFG
#define UVLO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UVLO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UVLO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UVLO__SLW CYREG_PRT12_SLW

/* Vbus */
#define Vbus__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Vbus__0__MASK 0x01u
#define Vbus__0__PC CYREG_PRT0_PC0
#define Vbus__0__PORT 0u
#define Vbus__0__SHIFT 0u
#define Vbus__AG CYREG_PRT0_AG
#define Vbus__AMUX CYREG_PRT0_AMUX
#define Vbus__BIE CYREG_PRT0_BIE
#define Vbus__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vbus__BYP CYREG_PRT0_BYP
#define Vbus__CTL CYREG_PRT0_CTL
#define Vbus__DM0 CYREG_PRT0_DM0
#define Vbus__DM1 CYREG_PRT0_DM1
#define Vbus__DM2 CYREG_PRT0_DM2
#define Vbus__DR CYREG_PRT0_DR
#define Vbus__INP_DIS CYREG_PRT0_INP_DIS
#define Vbus__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vbus__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vbus__LCD_EN CYREG_PRT0_LCD_EN
#define Vbus__MASK 0x01u
#define Vbus__PORT 0u
#define Vbus__PRT CYREG_PRT0_PRT
#define Vbus__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vbus__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vbus__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vbus__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vbus__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vbus__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vbus__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vbus__PS CYREG_PRT0_PS
#define Vbus__SHIFT 0u
#define Vbus__SLW CYREG_PRT0_SLW

/* ZCDA */
#define ZCDA__0__INTTYPE CYREG_PICU2_INTTYPE7
#define ZCDA__0__MASK 0x80u
#define ZCDA__0__PC CYREG_PRT2_PC7
#define ZCDA__0__PORT 2u
#define ZCDA__0__SHIFT 7u
#define ZCDA__AG CYREG_PRT2_AG
#define ZCDA__AMUX CYREG_PRT2_AMUX
#define ZCDA__BIE CYREG_PRT2_BIE
#define ZCDA__BIT_MASK CYREG_PRT2_BIT_MASK
#define ZCDA__BYP CYREG_PRT2_BYP
#define ZCDA__CTL CYREG_PRT2_CTL
#define ZCDA__DM0 CYREG_PRT2_DM0
#define ZCDA__DM1 CYREG_PRT2_DM1
#define ZCDA__DM2 CYREG_PRT2_DM2
#define ZCDA__DR CYREG_PRT2_DR
#define ZCDA__INP_DIS CYREG_PRT2_INP_DIS
#define ZCDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ZCDA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ZCDA__LCD_EN CYREG_PRT2_LCD_EN
#define ZCDA__MASK 0x80u
#define ZCDA__PORT 2u
#define ZCDA__PRT CYREG_PRT2_PRT
#define ZCDA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ZCDA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ZCDA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ZCDA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ZCDA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ZCDA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ZCDA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ZCDA__PS CYREG_PRT2_PS
#define ZCDA__SHIFT 7u
#define ZCDA__SLW CYREG_PRT2_SLW

/* ZCDB */
#define ZCDB__0__INTTYPE CYREG_PICU2_INTTYPE6
#define ZCDB__0__MASK 0x40u
#define ZCDB__0__PC CYREG_PRT2_PC6
#define ZCDB__0__PORT 2u
#define ZCDB__0__SHIFT 6u
#define ZCDB__AG CYREG_PRT2_AG
#define ZCDB__AMUX CYREG_PRT2_AMUX
#define ZCDB__BIE CYREG_PRT2_BIE
#define ZCDB__BIT_MASK CYREG_PRT2_BIT_MASK
#define ZCDB__BYP CYREG_PRT2_BYP
#define ZCDB__CTL CYREG_PRT2_CTL
#define ZCDB__DM0 CYREG_PRT2_DM0
#define ZCDB__DM1 CYREG_PRT2_DM1
#define ZCDB__DM2 CYREG_PRT2_DM2
#define ZCDB__DR CYREG_PRT2_DR
#define ZCDB__INP_DIS CYREG_PRT2_INP_DIS
#define ZCDB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ZCDB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ZCDB__LCD_EN CYREG_PRT2_LCD_EN
#define ZCDB__MASK 0x40u
#define ZCDB__PORT 2u
#define ZCDB__PRT CYREG_PRT2_PRT
#define ZCDB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ZCDB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ZCDB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ZCDB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ZCDB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ZCDB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ZCDB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ZCDB__PS CYREG_PRT2_PS
#define ZCDB__SHIFT 6u
#define ZCDB__SLW CYREG_PRT2_SLW

/* CTout */
#define CTout__0__INTTYPE CYREG_PICU2_INTTYPE5
#define CTout__0__MASK 0x20u
#define CTout__0__PC CYREG_PRT2_PC5
#define CTout__0__PORT 2u
#define CTout__0__SHIFT 5u
#define CTout__AG CYREG_PRT2_AG
#define CTout__AMUX CYREG_PRT2_AMUX
#define CTout__BIE CYREG_PRT2_BIE
#define CTout__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTout__BYP CYREG_PRT2_BYP
#define CTout__CTL CYREG_PRT2_CTL
#define CTout__DM0 CYREG_PRT2_DM0
#define CTout__DM1 CYREG_PRT2_DM1
#define CTout__DM2 CYREG_PRT2_DM2
#define CTout__DR CYREG_PRT2_DR
#define CTout__INP_DIS CYREG_PRT2_INP_DIS
#define CTout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTout__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTout__LCD_EN CYREG_PRT2_LCD_EN
#define CTout__MASK 0x20u
#define CTout__PORT 2u
#define CTout__PRT CYREG_PRT2_PRT
#define CTout__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTout__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTout__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTout__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTout__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTout__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTout__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTout__PS CYREG_PRT2_PS
#define CTout__SHIFT 5u
#define CTout__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SCL_1__0__MASK 0x08u
#define SCL_1__0__PC CYREG_PRT12_PC3
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 3u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x08u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 3u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU15_INTTYPE0
#define SDA_1__0__MASK 0x01u
#define SDA_1__0__PC CYREG_IO_PC_PRT15_PC0
#define SDA_1__0__PORT 15u
#define SDA_1__0__SHIFT 0u
#define SDA_1__AG CYREG_PRT15_AG
#define SDA_1__AMUX CYREG_PRT15_AMUX
#define SDA_1__BIE CYREG_PRT15_BIE
#define SDA_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SDA_1__BYP CYREG_PRT15_BYP
#define SDA_1__CTL CYREG_PRT15_CTL
#define SDA_1__DM0 CYREG_PRT15_DM0
#define SDA_1__DM1 CYREG_PRT15_DM1
#define SDA_1__DM2 CYREG_PRT15_DM2
#define SDA_1__DR CYREG_PRT15_DR
#define SDA_1__INP_DIS CYREG_PRT15_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT15_LCD_EN
#define SDA_1__MASK 0x01u
#define SDA_1__PORT 15u
#define SDA_1__PRT CYREG_PRT15_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SDA_1__PS CYREG_PRT15_PS
#define SDA_1__SHIFT 0u
#define SDA_1__SLW CYREG_PRT15_SLW

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Relay1 */
#define Relay1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Relay1__0__MASK 0x04u
#define Relay1__0__PC CYREG_IO_PC_PRT15_PC2
#define Relay1__0__PORT 15u
#define Relay1__0__SHIFT 2u
#define Relay1__AG CYREG_PRT15_AG
#define Relay1__AMUX CYREG_PRT15_AMUX
#define Relay1__BIE CYREG_PRT15_BIE
#define Relay1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Relay1__BYP CYREG_PRT15_BYP
#define Relay1__CTL CYREG_PRT15_CTL
#define Relay1__DM0 CYREG_PRT15_DM0
#define Relay1__DM1 CYREG_PRT15_DM1
#define Relay1__DM2 CYREG_PRT15_DM2
#define Relay1__DR CYREG_PRT15_DR
#define Relay1__INP_DIS CYREG_PRT15_INP_DIS
#define Relay1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Relay1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Relay1__LCD_EN CYREG_PRT15_LCD_EN
#define Relay1__MASK 0x04u
#define Relay1__PORT 15u
#define Relay1__PRT CYREG_PRT15_PRT
#define Relay1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Relay1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Relay1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Relay1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Relay1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Relay1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Relay1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Relay1__PS CYREG_PRT15_PS
#define Relay1__SHIFT 2u
#define Relay1__SLW CYREG_PRT15_SLW

/* Relay2 */
#define Relay2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Relay2__0__MASK 0x08u
#define Relay2__0__PC CYREG_IO_PC_PRT15_PC3
#define Relay2__0__PORT 15u
#define Relay2__0__SHIFT 3u
#define Relay2__AG CYREG_PRT15_AG
#define Relay2__AMUX CYREG_PRT15_AMUX
#define Relay2__BIE CYREG_PRT15_BIE
#define Relay2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Relay2__BYP CYREG_PRT15_BYP
#define Relay2__CTL CYREG_PRT15_CTL
#define Relay2__DM0 CYREG_PRT15_DM0
#define Relay2__DM1 CYREG_PRT15_DM1
#define Relay2__DM2 CYREG_PRT15_DM2
#define Relay2__DR CYREG_PRT15_DR
#define Relay2__INP_DIS CYREG_PRT15_INP_DIS
#define Relay2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Relay2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Relay2__LCD_EN CYREG_PRT15_LCD_EN
#define Relay2__MASK 0x08u
#define Relay2__PORT 15u
#define Relay2__PRT CYREG_PRT15_PRT
#define Relay2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Relay2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Relay2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Relay2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Relay2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Relay2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Relay2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Relay2__PS CYREG_PRT15_PS
#define Relay2__SHIFT 3u
#define Relay2__SLW CYREG_PRT15_SLW

/* Relay3 */
#define Relay3__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Relay3__0__MASK 0x10u
#define Relay3__0__PC CYREG_PRT12_PC4
#define Relay3__0__PORT 12u
#define Relay3__0__SHIFT 4u
#define Relay3__AG CYREG_PRT12_AG
#define Relay3__BIE CYREG_PRT12_BIE
#define Relay3__BIT_MASK CYREG_PRT12_BIT_MASK
#define Relay3__BYP CYREG_PRT12_BYP
#define Relay3__DM0 CYREG_PRT12_DM0
#define Relay3__DM1 CYREG_PRT12_DM1
#define Relay3__DM2 CYREG_PRT12_DM2
#define Relay3__DR CYREG_PRT12_DR
#define Relay3__INP_DIS CYREG_PRT12_INP_DIS
#define Relay3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Relay3__MASK 0x10u
#define Relay3__PORT 12u
#define Relay3__PRT CYREG_PRT12_PRT
#define Relay3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Relay3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Relay3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Relay3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Relay3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Relay3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Relay3__PS CYREG_PRT12_PS
#define Relay3__SHIFT 4u
#define Relay3__SIO_CFG CYREG_PRT12_SIO_CFG
#define Relay3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Relay3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Relay3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Relay3__SLW CYREG_PRT12_SLW

/* Relay4 */
#define Relay4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Relay4__0__MASK 0x08u
#define Relay4__0__PC CYREG_PRT0_PC3
#define Relay4__0__PORT 0u
#define Relay4__0__SHIFT 3u
#define Relay4__AG CYREG_PRT0_AG
#define Relay4__AMUX CYREG_PRT0_AMUX
#define Relay4__BIE CYREG_PRT0_BIE
#define Relay4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Relay4__BYP CYREG_PRT0_BYP
#define Relay4__CTL CYREG_PRT0_CTL
#define Relay4__DM0 CYREG_PRT0_DM0
#define Relay4__DM1 CYREG_PRT0_DM1
#define Relay4__DM2 CYREG_PRT0_DM2
#define Relay4__DR CYREG_PRT0_DR
#define Relay4__INP_DIS CYREG_PRT0_INP_DIS
#define Relay4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Relay4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Relay4__LCD_EN CYREG_PRT0_LCD_EN
#define Relay4__MASK 0x08u
#define Relay4__PORT 0u
#define Relay4__PRT CYREG_PRT0_PRT
#define Relay4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Relay4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Relay4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Relay4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Relay4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Relay4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Relay4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Relay4__PS CYREG_PRT0_PS
#define Relay4__SHIFT 3u
#define Relay4__SLW CYREG_PRT0_SLW

/* ZCDref */
#define ZCDref_viDAC8__CR0 CYREG_DAC1_CR0
#define ZCDref_viDAC8__CR1 CYREG_DAC1_CR1
#define ZCDref_viDAC8__D CYREG_DAC1_D
#define ZCDref_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define ZCDref_viDAC8__PM_ACT_MSK 0x02u
#define ZCDref_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define ZCDref_viDAC8__PM_STBY_MSK 0x02u
#define ZCDref_viDAC8__STROBE CYREG_DAC1_STROBE
#define ZCDref_viDAC8__SW0 CYREG_DAC1_SW0
#define ZCDref_viDAC8__SW2 CYREG_DAC1_SW2
#define ZCDref_viDAC8__SW3 CYREG_DAC1_SW3
#define ZCDref_viDAC8__SW4 CYREG_DAC1_SW4
#define ZCDref_viDAC8__TR CYREG_DAC1_TR
#define ZCDref_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define ZCDref_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define ZCDref_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define ZCDref_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define ZCDref_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define ZCDref_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define ZCDref_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define ZCDref_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define ZCDref_viDAC8__TST CYREG_DAC1_TST

/* therm1 */
#define therm1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define therm1__0__MASK 0x40u
#define therm1__0__PC CYREG_PRT3_PC6
#define therm1__0__PORT 3u
#define therm1__0__SHIFT 6u
#define therm1__AG CYREG_PRT3_AG
#define therm1__AMUX CYREG_PRT3_AMUX
#define therm1__BIE CYREG_PRT3_BIE
#define therm1__BIT_MASK CYREG_PRT3_BIT_MASK
#define therm1__BYP CYREG_PRT3_BYP
#define therm1__CTL CYREG_PRT3_CTL
#define therm1__DM0 CYREG_PRT3_DM0
#define therm1__DM1 CYREG_PRT3_DM1
#define therm1__DM2 CYREG_PRT3_DM2
#define therm1__DR CYREG_PRT3_DR
#define therm1__INP_DIS CYREG_PRT3_INP_DIS
#define therm1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define therm1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define therm1__LCD_EN CYREG_PRT3_LCD_EN
#define therm1__MASK 0x40u
#define therm1__PORT 3u
#define therm1__PRT CYREG_PRT3_PRT
#define therm1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define therm1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define therm1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define therm1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define therm1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define therm1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define therm1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define therm1__PS CYREG_PRT3_PS
#define therm1__SHIFT 6u
#define therm1__SLW CYREG_PRT3_SLW

/* therm2 */
#define therm2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define therm2__0__MASK 0x80u
#define therm2__0__PC CYREG_PRT0_PC7
#define therm2__0__PORT 0u
#define therm2__0__SHIFT 7u
#define therm2__AG CYREG_PRT0_AG
#define therm2__AMUX CYREG_PRT0_AMUX
#define therm2__BIE CYREG_PRT0_BIE
#define therm2__BIT_MASK CYREG_PRT0_BIT_MASK
#define therm2__BYP CYREG_PRT0_BYP
#define therm2__CTL CYREG_PRT0_CTL
#define therm2__DM0 CYREG_PRT0_DM0
#define therm2__DM1 CYREG_PRT0_DM1
#define therm2__DM2 CYREG_PRT0_DM2
#define therm2__DR CYREG_PRT0_DR
#define therm2__INP_DIS CYREG_PRT0_INP_DIS
#define therm2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define therm2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define therm2__LCD_EN CYREG_PRT0_LCD_EN
#define therm2__MASK 0x80u
#define therm2__PORT 0u
#define therm2__PRT CYREG_PRT0_PRT
#define therm2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define therm2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define therm2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define therm2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define therm2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define therm2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define therm2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define therm2__PS CYREG_PRT0_PS
#define therm2__SHIFT 7u
#define therm2__SLW CYREG_PRT0_SLW

/* CT1_dac */
#define CT1_dac_viDAC8__CR0 CYREG_DAC0_CR0
#define CT1_dac_viDAC8__CR1 CYREG_DAC0_CR1
#define CT1_dac_viDAC8__D CYREG_DAC0_D
#define CT1_dac_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CT1_dac_viDAC8__PM_ACT_MSK 0x01u
#define CT1_dac_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CT1_dac_viDAC8__PM_STBY_MSK 0x01u
#define CT1_dac_viDAC8__STROBE CYREG_DAC0_STROBE
#define CT1_dac_viDAC8__SW0 CYREG_DAC0_SW0
#define CT1_dac_viDAC8__SW2 CYREG_DAC0_SW2
#define CT1_dac_viDAC8__SW3 CYREG_DAC0_SW3
#define CT1_dac_viDAC8__SW4 CYREG_DAC0_SW4
#define CT1_dac_viDAC8__TR CYREG_DAC0_TR
#define CT1_dac_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CT1_dac_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CT1_dac_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CT1_dac_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CT1_dac_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CT1_dac_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CT1_dac_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CT1_dac_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CT1_dac_viDAC8__TST CYREG_DAC0_TST

/* LED_OCD */
#define LED_OCD__0__INTTYPE CYREG_PICU2_INTTYPE4
#define LED_OCD__0__MASK 0x10u
#define LED_OCD__0__PC CYREG_PRT2_PC4
#define LED_OCD__0__PORT 2u
#define LED_OCD__0__SHIFT 4u
#define LED_OCD__AG CYREG_PRT2_AG
#define LED_OCD__AMUX CYREG_PRT2_AMUX
#define LED_OCD__BIE CYREG_PRT2_BIE
#define LED_OCD__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_OCD__BYP CYREG_PRT2_BYP
#define LED_OCD__CTL CYREG_PRT2_CTL
#define LED_OCD__DM0 CYREG_PRT2_DM0
#define LED_OCD__DM1 CYREG_PRT2_DM1
#define LED_OCD__DM2 CYREG_PRT2_DM2
#define LED_OCD__DR CYREG_PRT2_DR
#define LED_OCD__INP_DIS CYREG_PRT2_INP_DIS
#define LED_OCD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_OCD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_OCD__LCD_EN CYREG_PRT2_LCD_EN
#define LED_OCD__MASK 0x10u
#define LED_OCD__PORT 2u
#define LED_OCD__PRT CYREG_PRT2_PRT
#define LED_OCD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_OCD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_OCD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_OCD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_OCD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_OCD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_OCD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_OCD__PS CYREG_PRT2_PS
#define LED_OCD__SHIFT 4u
#define LED_OCD__SLW CYREG_PRT2_SLW

/* LED_com */
#define LED_com__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_com__0__MASK 0x02u
#define LED_com__0__PC CYREG_PRT2_PC1
#define LED_com__0__PORT 2u
#define LED_com__0__SHIFT 1u
#define LED_com__AG CYREG_PRT2_AG
#define LED_com__AMUX CYREG_PRT2_AMUX
#define LED_com__BIE CYREG_PRT2_BIE
#define LED_com__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_com__BYP CYREG_PRT2_BYP
#define LED_com__CTL CYREG_PRT2_CTL
#define LED_com__DM0 CYREG_PRT2_DM0
#define LED_com__DM1 CYREG_PRT2_DM1
#define LED_com__DM2 CYREG_PRT2_DM2
#define LED_com__DR CYREG_PRT2_DR
#define LED_com__INP_DIS CYREG_PRT2_INP_DIS
#define LED_com__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_com__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_com__LCD_EN CYREG_PRT2_LCD_EN
#define LED_com__MASK 0x02u
#define LED_com__PORT 2u
#define LED_com__PRT CYREG_PRT2_PRT
#define LED_com__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_com__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_com__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_com__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_com__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_com__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_com__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_com__PS CYREG_PRT2_PS
#define LED_com__SHIFT 1u
#define LED_com__SLW CYREG_PRT2_SLW

/* LED_int */
#define LED_int__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LED_int__0__MASK 0x01u
#define LED_int__0__PC CYREG_PRT2_PC0
#define LED_int__0__PORT 2u
#define LED_int__0__SHIFT 0u
#define LED_int__AG CYREG_PRT2_AG
#define LED_int__AMUX CYREG_PRT2_AMUX
#define LED_int__BIE CYREG_PRT2_BIE
#define LED_int__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_int__BYP CYREG_PRT2_BYP
#define LED_int__CTL CYREG_PRT2_CTL
#define LED_int__DM0 CYREG_PRT2_DM0
#define LED_int__DM1 CYREG_PRT2_DM1
#define LED_int__DM2 CYREG_PRT2_DM2
#define LED_int__DR CYREG_PRT2_DR
#define LED_int__INP_DIS CYREG_PRT2_INP_DIS
#define LED_int__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_int__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_int__LCD_EN CYREG_PRT2_LCD_EN
#define LED_int__MASK 0x01u
#define LED_int__PORT 2u
#define LED_int__PRT CYREG_PRT2_PRT
#define LED_int__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_int__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_int__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_int__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_int__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_int__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_int__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_int__PS CYREG_PRT2_PS
#define LED_int__SHIFT 0u
#define LED_int__SLW CYREG_PRT2_SLW

/* MUX_DMA */
#define MUX_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define MUX_DMA__DRQ_NUMBER 3u
#define MUX_DMA__NUMBEROF_TDS 0u
#define MUX_DMA__PRIORITY 2u
#define MUX_DMA__TERMIN_EN 0u
#define MUX_DMA__TERMIN_SEL 0u
#define MUX_DMA__TERMOUT0_EN 0u
#define MUX_DMA__TERMOUT0_SEL 0u
#define MUX_DMA__TERMOUT1_EN 0u
#define MUX_DMA__TERMOUT1_SEL 0u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Opamp_2 */
#define Opamp_2_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x01u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x01u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP0_TR1

/* Vdriver */
#define Vdriver__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Vdriver__0__MASK 0x02u
#define Vdriver__0__PC CYREG_PRT3_PC1
#define Vdriver__0__PORT 3u
#define Vdriver__0__SHIFT 1u
#define Vdriver__AG CYREG_PRT3_AG
#define Vdriver__AMUX CYREG_PRT3_AMUX
#define Vdriver__BIE CYREG_PRT3_BIE
#define Vdriver__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vdriver__BYP CYREG_PRT3_BYP
#define Vdriver__CTL CYREG_PRT3_CTL
#define Vdriver__DM0 CYREG_PRT3_DM0
#define Vdriver__DM1 CYREG_PRT3_DM1
#define Vdriver__DM2 CYREG_PRT3_DM2
#define Vdriver__DR CYREG_PRT3_DR
#define Vdriver__INP_DIS CYREG_PRT3_INP_DIS
#define Vdriver__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vdriver__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vdriver__LCD_EN CYREG_PRT3_LCD_EN
#define Vdriver__MASK 0x02u
#define Vdriver__PORT 3u
#define Vdriver__PRT CYREG_PRT3_PRT
#define Vdriver__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vdriver__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vdriver__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vdriver__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vdriver__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vdriver__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vdriver__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vdriver__PS CYREG_PRT3_PS
#define Vdriver__SHIFT 1u
#define Vdriver__SLW CYREG_PRT3_SLW

/* uart_rx */
#define uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define uart_rx__INTC_MASK 0x800u
#define uart_rx__INTC_NUMBER 11u
#define uart_rx__INTC_PRIOR_NUM 7u
#define uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* uart_tx */
#define uart_tx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define uart_tx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define uart_tx__INTC_MASK 0x2000u
#define uart_tx__INTC_NUMBER 13u
#define uart_tx__INTC_PRIOR_NUM 7u
#define uart_tx__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define uart_tx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define uart_tx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CT1_comp */
#define CT1_comp_ctComp__CLK CYREG_CMP1_CLK
#define CT1_comp_ctComp__CMP_MASK 0x02u
#define CT1_comp_ctComp__CMP_NUMBER 1u
#define CT1_comp_ctComp__CR CYREG_CMP1_CR
#define CT1_comp_ctComp__LUT__CR CYREG_LUT1_CR
#define CT1_comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define CT1_comp_ctComp__LUT__MSK_MASK 0x02u
#define CT1_comp_ctComp__LUT__MSK_SHIFT 1u
#define CT1_comp_ctComp__LUT__MX CYREG_LUT1_MX
#define CT1_comp_ctComp__LUT__SR CYREG_LUT_SR
#define CT1_comp_ctComp__LUT__SR_MASK 0x02u
#define CT1_comp_ctComp__LUT__SR_SHIFT 1u
#define CT1_comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CT1_comp_ctComp__PM_ACT_MSK 0x02u
#define CT1_comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CT1_comp_ctComp__PM_STBY_MSK 0x02u
#define CT1_comp_ctComp__SW0 CYREG_CMP1_SW0
#define CT1_comp_ctComp__SW2 CYREG_CMP1_SW2
#define CT1_comp_ctComp__SW3 CYREG_CMP1_SW3
#define CT1_comp_ctComp__SW4 CYREG_CMP1_SW4
#define CT1_comp_ctComp__SW6 CYREG_CMP1_SW6
#define CT1_comp_ctComp__TR0 CYREG_CMP1_TR0
#define CT1_comp_ctComp__TR1 CYREG_CMP1_TR1
#define CT1_comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define CT1_comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define CT1_comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define CT1_comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define CT1_comp_ctComp__WRK CYREG_CMP_WRK
#define CT1_comp_ctComp__WRK_MASK 0x02u
#define CT1_comp_ctComp__WRK_SHIFT 1u

/* Clock_18 */
#define Clock_18__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_18__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_18__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_18__CFG2_SRC_SEL_MASK 0x07u
#define Clock_18__INDEX 0x05u
#define Clock_18__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_18__PM_ACT_MSK 0x20u
#define Clock_18__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_18__PM_STBY_MSK 0x20u

/* DEBUG_DA */
#define DEBUG_DA__0__INTTYPE CYREG_PICU3_INTTYPE7
#define DEBUG_DA__0__MASK 0x80u
#define DEBUG_DA__0__PC CYREG_PRT3_PC7
#define DEBUG_DA__0__PORT 3u
#define DEBUG_DA__0__SHIFT 7u
#define DEBUG_DA__AG CYREG_PRT3_AG
#define DEBUG_DA__AMUX CYREG_PRT3_AMUX
#define DEBUG_DA__BIE CYREG_PRT3_BIE
#define DEBUG_DA__BIT_MASK CYREG_PRT3_BIT_MASK
#define DEBUG_DA__BYP CYREG_PRT3_BYP
#define DEBUG_DA__CTL CYREG_PRT3_CTL
#define DEBUG_DA__DM0 CYREG_PRT3_DM0
#define DEBUG_DA__DM1 CYREG_PRT3_DM1
#define DEBUG_DA__DM2 CYREG_PRT3_DM2
#define DEBUG_DA__DR CYREG_PRT3_DR
#define DEBUG_DA__INP_DIS CYREG_PRT3_INP_DIS
#define DEBUG_DA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DEBUG_DA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DEBUG_DA__LCD_EN CYREG_PRT3_LCD_EN
#define DEBUG_DA__MASK 0x80u
#define DEBUG_DA__PORT 3u
#define DEBUG_DA__PRT CYREG_PRT3_PRT
#define DEBUG_DA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DEBUG_DA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DEBUG_DA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DEBUG_DA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DEBUG_DA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DEBUG_DA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DEBUG_DA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DEBUG_DA__PS CYREG_PRT3_PS
#define DEBUG_DA__SHIFT 7u
#define DEBUG_DA__SLW CYREG_PRT3_SLW

/* dcdc_ena */
#define dcdc_ena__0__INTTYPE CYREG_PICU3_INTTYPE5
#define dcdc_ena__0__MASK 0x20u
#define dcdc_ena__0__PC CYREG_PRT3_PC5
#define dcdc_ena__0__PORT 3u
#define dcdc_ena__0__SHIFT 5u
#define dcdc_ena__AG CYREG_PRT3_AG
#define dcdc_ena__AMUX CYREG_PRT3_AMUX
#define dcdc_ena__BIE CYREG_PRT3_BIE
#define dcdc_ena__BIT_MASK CYREG_PRT3_BIT_MASK
#define dcdc_ena__BYP CYREG_PRT3_BYP
#define dcdc_ena__CTL CYREG_PRT3_CTL
#define dcdc_ena__DM0 CYREG_PRT3_DM0
#define dcdc_ena__DM1 CYREG_PRT3_DM1
#define dcdc_ena__DM2 CYREG_PRT3_DM2
#define dcdc_ena__DR CYREG_PRT3_DR
#define dcdc_ena__INP_DIS CYREG_PRT3_INP_DIS
#define dcdc_ena__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define dcdc_ena__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define dcdc_ena__LCD_EN CYREG_PRT3_LCD_EN
#define dcdc_ena__MASK 0x20u
#define dcdc_ena__PORT 3u
#define dcdc_ena__PRT CYREG_PRT3_PRT
#define dcdc_ena__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define dcdc_ena__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define dcdc_ena__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define dcdc_ena__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define dcdc_ena__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define dcdc_ena__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define dcdc_ena__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define dcdc_ena__PS CYREG_PRT3_PS
#define dcdc_ena__SHIFT 5u
#define dcdc_ena__SLW CYREG_PRT3_SLW

/* int1_dma */
#define int1_dma__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define int1_dma__DRQ_NUMBER 11u
#define int1_dma__NUMBEROF_TDS 0u
#define int1_dma__PRIORITY 2u
#define int1_dma__TERMIN_EN 0u
#define int1_dma__TERMIN_SEL 0u
#define int1_dma__TERMOUT0_EN 0u
#define int1_dma__TERMOUT0_SEL 0u
#define int1_dma__TERMOUT1_EN 0u
#define int1_dma__TERMOUT1_SEL 0u

/* isr_midi */
#define isr_midi__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_midi__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_midi__INTC_MASK 0x400u
#define isr_midi__INTC_NUMBER 10u
#define isr_midi__INTC_PRIOR_NUM 5u
#define isr_midi__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_midi__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_midi__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* temp_pwm */
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define temp_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define temp_pwm_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define temp_pwm_PWMUDB_genblk1_ctrlreg__7__POS 7
#define temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define temp_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define temp_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define temp_pwm_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define temp_pwm_PWMUDB_genblk8_stsreg__0__POS 0
#define temp_pwm_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define temp_pwm_PWMUDB_genblk8_stsreg__1__POS 1
#define temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define temp_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define temp_pwm_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define temp_pwm_PWMUDB_genblk8_stsreg__2__POS 2
#define temp_pwm_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define temp_pwm_PWMUDB_genblk8_stsreg__3__POS 3
#define temp_pwm_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define temp_pwm_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define temp_pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define temp_pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define temp_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define temp_pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define temp_pwm_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define temp_pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* Amux_Ctrl */
#define Amux_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define Amux_Ctrl_Sync_ctrl_reg__0__POS 0
#define Amux_Ctrl_Sync_ctrl_reg__1__MASK 0x02u
#define Amux_Ctrl_Sync_ctrl_reg__1__POS 1
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Amux_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Amux_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Amux_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Amux_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Amux_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Amux_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Amux_Ctrl_Sync_ctrl_reg__MASK 0x03u
#define Amux_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Amux_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Amux_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* FB_Filter */
#define FB_Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define FB_Filter_DFB__COHER CYREG_DFB0_COHER
#define FB_Filter_DFB__CR CYREG_DFB0_CR
#define FB_Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define FB_Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define FB_Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define FB_Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define FB_Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define FB_Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define FB_Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define FB_Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define FB_Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define FB_Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define FB_Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define FB_Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define FB_Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define FB_Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define FB_Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define FB_Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define FB_Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define FB_Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define FB_Filter_DFB__PM_ACT_MSK 0x10u
#define FB_Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define FB_Filter_DFB__PM_STBY_MSK 0x10u
#define FB_Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define FB_Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define FB_Filter_DFB__SEMA CYREG_DFB0_SEMA
#define FB_Filter_DFB__SR CYREG_DFB0_SR
#define FB_Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define FB_Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define FB_Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define FB_Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define FB_Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define FB_Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x40u
#define USBUART_1_ep_1__INTC_NUMBER 6u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x80u
#define USBUART_1_ep_2__INTC_NUMBER 7u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x100u
#define USBUART_1_ep_3__INTC_NUMBER 8u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* ZCD_Debug */
#define ZCD_Debug__0__INTTYPE CYREG_PICU15_INTTYPE1
#define ZCD_Debug__0__MASK 0x02u
#define ZCD_Debug__0__PC CYREG_IO_PC_PRT15_PC1
#define ZCD_Debug__0__PORT 15u
#define ZCD_Debug__0__SHIFT 1u
#define ZCD_Debug__AG CYREG_PRT15_AG
#define ZCD_Debug__AMUX CYREG_PRT15_AMUX
#define ZCD_Debug__BIE CYREG_PRT15_BIE
#define ZCD_Debug__BIT_MASK CYREG_PRT15_BIT_MASK
#define ZCD_Debug__BYP CYREG_PRT15_BYP
#define ZCD_Debug__CTL CYREG_PRT15_CTL
#define ZCD_Debug__DM0 CYREG_PRT15_DM0
#define ZCD_Debug__DM1 CYREG_PRT15_DM1
#define ZCD_Debug__DM2 CYREG_PRT15_DM2
#define ZCD_Debug__DR CYREG_PRT15_DR
#define ZCD_Debug__INP_DIS CYREG_PRT15_INP_DIS
#define ZCD_Debug__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ZCD_Debug__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ZCD_Debug__LCD_EN CYREG_PRT15_LCD_EN
#define ZCD_Debug__MASK 0x02u
#define ZCD_Debug__PORT 15u
#define ZCD_Debug__PRT CYREG_PRT15_PRT
#define ZCD_Debug__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ZCD_Debug__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ZCD_Debug__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ZCD_Debug__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ZCD_Debug__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ZCD_Debug__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ZCD_Debug__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ZCD_Debug__PS CYREG_PRT15_PS
#define ZCD_Debug__SHIFT 1u
#define ZCD_Debug__SLW CYREG_PRT15_SLW

/* ZCD_compA */
#define ZCD_compA_ctComp__CLK CYREG_CMP0_CLK
#define ZCD_compA_ctComp__CMP_MASK 0x01u
#define ZCD_compA_ctComp__CMP_NUMBER 0u
#define ZCD_compA_ctComp__CR CYREG_CMP0_CR
#define ZCD_compA_ctComp__LUT__CR CYREG_LUT0_CR
#define ZCD_compA_ctComp__LUT__MSK CYREG_LUT_MSK
#define ZCD_compA_ctComp__LUT__MSK_MASK 0x01u
#define ZCD_compA_ctComp__LUT__MSK_SHIFT 0u
#define ZCD_compA_ctComp__LUT__MX CYREG_LUT0_MX
#define ZCD_compA_ctComp__LUT__SR CYREG_LUT_SR
#define ZCD_compA_ctComp__LUT__SR_MASK 0x01u
#define ZCD_compA_ctComp__LUT__SR_SHIFT 0u
#define ZCD_compA_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define ZCD_compA_ctComp__PM_ACT_MSK 0x01u
#define ZCD_compA_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define ZCD_compA_ctComp__PM_STBY_MSK 0x01u
#define ZCD_compA_ctComp__SW0 CYREG_CMP0_SW0
#define ZCD_compA_ctComp__SW2 CYREG_CMP0_SW2
#define ZCD_compA_ctComp__SW3 CYREG_CMP0_SW3
#define ZCD_compA_ctComp__SW4 CYREG_CMP0_SW4
#define ZCD_compA_ctComp__SW6 CYREG_CMP0_SW6
#define ZCD_compA_ctComp__TR0 CYREG_CMP0_TR0
#define ZCD_compA_ctComp__TR1 CYREG_CMP0_TR1
#define ZCD_compA_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define ZCD_compA_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define ZCD_compA_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define ZCD_compA_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define ZCD_compA_ctComp__WRK CYREG_CMP_WRK
#define ZCD_compA_ctComp__WRK_MASK 0x01u
#define ZCD_compA_ctComp__WRK_SHIFT 0u

/* ZCD_compB */
#define ZCD_compB_ctComp__CLK CYREG_CMP2_CLK
#define ZCD_compB_ctComp__CMP_MASK 0x04u
#define ZCD_compB_ctComp__CMP_NUMBER 2u
#define ZCD_compB_ctComp__CR CYREG_CMP2_CR
#define ZCD_compB_ctComp__LUT__CR CYREG_LUT2_CR
#define ZCD_compB_ctComp__LUT__MSK CYREG_LUT_MSK
#define ZCD_compB_ctComp__LUT__MSK_MASK 0x04u
#define ZCD_compB_ctComp__LUT__MSK_SHIFT 2u
#define ZCD_compB_ctComp__LUT__MX CYREG_LUT2_MX
#define ZCD_compB_ctComp__LUT__SR CYREG_LUT_SR
#define ZCD_compB_ctComp__LUT__SR_MASK 0x04u
#define ZCD_compB_ctComp__LUT__SR_SHIFT 2u
#define ZCD_compB_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define ZCD_compB_ctComp__PM_ACT_MSK 0x04u
#define ZCD_compB_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define ZCD_compB_ctComp__PM_STBY_MSK 0x04u
#define ZCD_compB_ctComp__SW0 CYREG_CMP2_SW0
#define ZCD_compB_ctComp__SW2 CYREG_CMP2_SW2
#define ZCD_compB_ctComp__SW3 CYREG_CMP2_SW3
#define ZCD_compB_ctComp__SW4 CYREG_CMP2_SW4
#define ZCD_compB_ctComp__SW6 CYREG_CMP2_SW6
#define ZCD_compB_ctComp__TR0 CYREG_CMP2_TR0
#define ZCD_compB_ctComp__TR1 CYREG_CMP2_TR1
#define ZCD_compB_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define ZCD_compB_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define ZCD_compB_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define ZCD_compB_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define ZCD_compB_ctComp__WRK CYREG_CMP_WRK
#define ZCD_compB_ctComp__WRK_MASK 0x04u
#define ZCD_compB_ctComp__WRK_SHIFT 2u

/* no_fb_reg */
#define no_fb_reg_sts_sts_reg__0__MASK 0x01u
#define no_fb_reg_sts_sts_reg__0__POS 0
#define no_fb_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define no_fb_reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define no_fb_reg_sts_sts_reg__MASK 0x01u
#define no_fb_reg_sts_sts_reg__MASK_REG CYREG_B0_UDB14_MSK
#define no_fb_reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define no_fb_reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define no_fb_reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define no_fb_reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define no_fb_reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define no_fb_reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB14_ST

/* DEBUG_ILIM */
#define DEBUG_ILIM__0__INTTYPE CYREG_PICU15_INTTYPE4
#define DEBUG_ILIM__0__MASK 0x10u
#define DEBUG_ILIM__0__PC CYREG_IO_PC_PRT15_PC4
#define DEBUG_ILIM__0__PORT 15u
#define DEBUG_ILIM__0__SHIFT 4u
#define DEBUG_ILIM__AG CYREG_PRT15_AG
#define DEBUG_ILIM__AMUX CYREG_PRT15_AMUX
#define DEBUG_ILIM__BIE CYREG_PRT15_BIE
#define DEBUG_ILIM__BIT_MASK CYREG_PRT15_BIT_MASK
#define DEBUG_ILIM__BYP CYREG_PRT15_BYP
#define DEBUG_ILIM__CTL CYREG_PRT15_CTL
#define DEBUG_ILIM__DM0 CYREG_PRT15_DM0
#define DEBUG_ILIM__DM1 CYREG_PRT15_DM1
#define DEBUG_ILIM__DM2 CYREG_PRT15_DM2
#define DEBUG_ILIM__DR CYREG_PRT15_DR
#define DEBUG_ILIM__INP_DIS CYREG_PRT15_INP_DIS
#define DEBUG_ILIM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DEBUG_ILIM__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DEBUG_ILIM__LCD_EN CYREG_PRT15_LCD_EN
#define DEBUG_ILIM__MASK 0x10u
#define DEBUG_ILIM__PORT 15u
#define DEBUG_ILIM__PRT CYREG_PRT15_PRT
#define DEBUG_ILIM__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DEBUG_ILIM__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DEBUG_ILIM__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DEBUG_ILIM__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DEBUG_ILIM__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DEBUG_ILIM__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DEBUG_ILIM__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DEBUG_ILIM__PS CYREG_PRT15_PS
#define DEBUG_ILIM__SHIFT 4u
#define DEBUG_ILIM__SLW CYREG_PRT15_SLW

/* FB_capture */
#define FB_capture_TimerHW__CAP0 CYREG_TMR0_CAP0
#define FB_capture_TimerHW__CAP1 CYREG_TMR0_CAP1
#define FB_capture_TimerHW__CFG0 CYREG_TMR0_CFG0
#define FB_capture_TimerHW__CFG1 CYREG_TMR0_CFG1
#define FB_capture_TimerHW__CFG2 CYREG_TMR0_CFG2
#define FB_capture_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define FB_capture_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define FB_capture_TimerHW__PER0 CYREG_TMR0_PER0
#define FB_capture_TimerHW__PER1 CYREG_TMR0_PER1
#define FB_capture_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define FB_capture_TimerHW__PM_ACT_MSK 0x01u
#define FB_capture_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define FB_capture_TimerHW__PM_STBY_MSK 0x01u
#define FB_capture_TimerHW__RT0 CYREG_TMR0_RT0
#define FB_capture_TimerHW__RT1 CYREG_TMR0_RT1
#define FB_capture_TimerHW__SR0 CYREG_TMR0_SR0

/* IDAC_therm */
#define IDAC_therm_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC_therm_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC_therm_viDAC8__D CYREG_DAC2_D
#define IDAC_therm_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC_therm_viDAC8__PM_ACT_MSK 0x04u
#define IDAC_therm_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC_therm_viDAC8__PM_STBY_MSK 0x04u
#define IDAC_therm_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC_therm_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC_therm_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC_therm_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC_therm_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC_therm_viDAC8__TR CYREG_DAC2_TR
#define IDAC_therm_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC_therm_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC_therm_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC_therm_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC_therm_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC_therm_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC_therm_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC_therm_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC_therm_viDAC8__TST CYREG_DAC2_TST

/* QCW_CL_DMA */
#define QCW_CL_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define QCW_CL_DMA__DRQ_NUMBER 7u
#define QCW_CL_DMA__NUMBEROF_TDS 0u
#define QCW_CL_DMA__PRIORITY 2u
#define QCW_CL_DMA__TERMIN_EN 0u
#define QCW_CL_DMA__TERMIN_SEL 0u
#define QCW_CL_DMA__TERMOUT0_EN 0u
#define QCW_CL_DMA__TERMOUT0_SEL 0u
#define QCW_CL_DMA__TERMOUT1_EN 0u
#define QCW_CL_DMA__TERMOUT1_SEL 0u

/* QCW_enable */
#define QCW_enable_Sync_ctrl_reg__0__MASK 0x01u
#define QCW_enable_Sync_ctrl_reg__0__POS 0
#define QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define QCW_enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define QCW_enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define QCW_enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define QCW_enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define QCW_enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define QCW_enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define QCW_enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QCW_enable_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define QCW_enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define QCW_enable_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define QCW_enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define QCW_enable_Sync_ctrl_reg__MASK 0x01u
#define QCW_enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QCW_enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QCW_enable_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* TR1_CL_DMA */
#define TR1_CL_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define TR1_CL_DMA__DRQ_NUMBER 9u
#define TR1_CL_DMA__NUMBEROF_TDS 0u
#define TR1_CL_DMA__PRIORITY 2u
#define TR1_CL_DMA__TERMIN_EN 0u
#define TR1_CL_DMA__TERMIN_SEL 0u
#define TR1_CL_DMA__TERMOUT0_EN 0u
#define TR1_CL_DMA__TERMOUT0_SEL 0u
#define TR1_CL_DMA__TERMOUT1_EN 0u
#define TR1_CL_DMA__TERMOUT1_SEL 0u

/* PSBINIT_DMA */
#define PSBINIT_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define PSBINIT_DMA__DRQ_NUMBER 4u
#define PSBINIT_DMA__NUMBEROF_TDS 0u
#define PSBINIT_DMA__PRIORITY 2u
#define PSBINIT_DMA__TERMIN_EN 0u
#define PSBINIT_DMA__TERMIN_SEL 0u
#define PSBINIT_DMA__TERMOUT0_EN 0u
#define PSBINIT_DMA__TERMOUT0_SEL 0u
#define PSBINIT_DMA__TERMOUT1_EN 0u
#define PSBINIT_DMA__TERMOUT1_SEL 0u

/* ZCD_counter */
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define ZCD_counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ZCD_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__3__POS 3
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK 0x6Bu
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ZCD_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* digipot_clk */
#define digipot_clk__0__INTTYPE CYREG_PICU1_INTTYPE4
#define digipot_clk__0__MASK 0x10u
#define digipot_clk__0__PC CYREG_PRT1_PC4
#define digipot_clk__0__PORT 1u
#define digipot_clk__0__SHIFT 4u
#define digipot_clk__AG CYREG_PRT1_AG
#define digipot_clk__AMUX CYREG_PRT1_AMUX
#define digipot_clk__BIE CYREG_PRT1_BIE
#define digipot_clk__BIT_MASK CYREG_PRT1_BIT_MASK
#define digipot_clk__BYP CYREG_PRT1_BYP
#define digipot_clk__CTL CYREG_PRT1_CTL
#define digipot_clk__DM0 CYREG_PRT1_DM0
#define digipot_clk__DM1 CYREG_PRT1_DM1
#define digipot_clk__DM2 CYREG_PRT1_DM2
#define digipot_clk__DR CYREG_PRT1_DR
#define digipot_clk__INP_DIS CYREG_PRT1_INP_DIS
#define digipot_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define digipot_clk__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define digipot_clk__LCD_EN CYREG_PRT1_LCD_EN
#define digipot_clk__MASK 0x10u
#define digipot_clk__PORT 1u
#define digipot_clk__PRT CYREG_PRT1_PRT
#define digipot_clk__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define digipot_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define digipot_clk__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define digipot_clk__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define digipot_clk__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define digipot_clk__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define digipot_clk__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define digipot_clk__PS CYREG_PRT1_PS
#define digipot_clk__SHIFT 4u
#define digipot_clk__SLW CYREG_PRT1_SLW

/* digipot_ncs */
#define digipot_ncs__0__INTTYPE CYREG_PICU12_INTTYPE7
#define digipot_ncs__0__MASK 0x80u
#define digipot_ncs__0__PC CYREG_PRT12_PC7
#define digipot_ncs__0__PORT 12u
#define digipot_ncs__0__SHIFT 7u
#define digipot_ncs__AG CYREG_PRT12_AG
#define digipot_ncs__BIE CYREG_PRT12_BIE
#define digipot_ncs__BIT_MASK CYREG_PRT12_BIT_MASK
#define digipot_ncs__BYP CYREG_PRT12_BYP
#define digipot_ncs__DM0 CYREG_PRT12_DM0
#define digipot_ncs__DM1 CYREG_PRT12_DM1
#define digipot_ncs__DM2 CYREG_PRT12_DM2
#define digipot_ncs__DR CYREG_PRT12_DR
#define digipot_ncs__INP_DIS CYREG_PRT12_INP_DIS
#define digipot_ncs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define digipot_ncs__MASK 0x80u
#define digipot_ncs__PORT 12u
#define digipot_ncs__PRT CYREG_PRT12_PRT
#define digipot_ncs__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define digipot_ncs__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define digipot_ncs__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define digipot_ncs__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define digipot_ncs__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define digipot_ncs__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define digipot_ncs__PS CYREG_PRT12_PS
#define digipot_ncs__SHIFT 7u
#define digipot_ncs__SIO_CFG CYREG_PRT12_SIO_CFG
#define digipot_ncs__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define digipot_ncs__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define digipot_ncs__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define digipot_ncs__SLW CYREG_PRT12_SLW

/* FB_THRSH_DAC */
#define FB_THRSH_DAC_viDAC8__CR0 CYREG_DAC3_CR0
#define FB_THRSH_DAC_viDAC8__CR1 CYREG_DAC3_CR1
#define FB_THRSH_DAC_viDAC8__D CYREG_DAC3_D
#define FB_THRSH_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define FB_THRSH_DAC_viDAC8__PM_ACT_MSK 0x08u
#define FB_THRSH_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define FB_THRSH_DAC_viDAC8__PM_STBY_MSK 0x08u
#define FB_THRSH_DAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define FB_THRSH_DAC_viDAC8__SW0 CYREG_DAC3_SW0
#define FB_THRSH_DAC_viDAC8__SW2 CYREG_DAC3_SW2
#define FB_THRSH_DAC_viDAC8__SW3 CYREG_DAC3_SW3
#define FB_THRSH_DAC_viDAC8__SW4 CYREG_DAC3_SW4
#define FB_THRSH_DAC_viDAC8__TR CYREG_DAC3_TR
#define FB_THRSH_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define FB_THRSH_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define FB_THRSH_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define FB_THRSH_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define FB_THRSH_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define FB_THRSH_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define FB_THRSH_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define FB_THRSH_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define FB_THRSH_DAC_viDAC8__TST CYREG_DAC3_TST

/* LED_sysfault */
#define LED_sysfault__0__INTTYPE CYREG_PICU2_INTTYPE3
#define LED_sysfault__0__MASK 0x08u
#define LED_sysfault__0__PC CYREG_PRT2_PC3
#define LED_sysfault__0__PORT 2u
#define LED_sysfault__0__SHIFT 3u
#define LED_sysfault__AG CYREG_PRT2_AG
#define LED_sysfault__AMUX CYREG_PRT2_AMUX
#define LED_sysfault__BIE CYREG_PRT2_BIE
#define LED_sysfault__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_sysfault__BYP CYREG_PRT2_BYP
#define LED_sysfault__CTL CYREG_PRT2_CTL
#define LED_sysfault__DM0 CYREG_PRT2_DM0
#define LED_sysfault__DM1 CYREG_PRT2_DM1
#define LED_sysfault__DM2 CYREG_PRT2_DM2
#define LED_sysfault__DR CYREG_PRT2_DR
#define LED_sysfault__INP_DIS CYREG_PRT2_INP_DIS
#define LED_sysfault__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_sysfault__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_sysfault__LCD_EN CYREG_PRT2_LCD_EN
#define LED_sysfault__MASK 0x08u
#define LED_sysfault__PORT 2u
#define LED_sysfault__PRT CYREG_PRT2_PRT
#define LED_sysfault__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_sysfault__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_sysfault__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_sysfault__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_sysfault__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_sysfault__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_sysfault__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_sysfault__PS CYREG_PRT2_PS
#define LED_sysfault__SHIFT 3u
#define LED_sysfault__SLW CYREG_PRT2_SLW

/* button_input */
#define button_input__0__INTTYPE CYREG_PICU12_INTTYPE2
#define button_input__0__MASK 0x04u
#define button_input__0__PC CYREG_PRT12_PC2
#define button_input__0__PORT 12u
#define button_input__0__SHIFT 2u
#define button_input__AG CYREG_PRT12_AG
#define button_input__BIE CYREG_PRT12_BIE
#define button_input__BIT_MASK CYREG_PRT12_BIT_MASK
#define button_input__BYP CYREG_PRT12_BYP
#define button_input__DM0 CYREG_PRT12_DM0
#define button_input__DM1 CYREG_PRT12_DM1
#define button_input__DM2 CYREG_PRT12_DM2
#define button_input__DR CYREG_PRT12_DR
#define button_input__INP_DIS CYREG_PRT12_INP_DIS
#define button_input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define button_input__MASK 0x04u
#define button_input__PORT 12u
#define button_input__PRT CYREG_PRT12_PRT
#define button_input__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define button_input__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define button_input__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define button_input__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define button_input__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define button_input__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define button_input__PS CYREG_PRT12_PS
#define button_input__SHIFT 2u
#define button_input__SIO_CFG CYREG_PRT12_SIO_CFG
#define button_input__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define button_input__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define button_input__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define button_input__SLW CYREG_PRT12_SLW

/* digipot_data */
#define digipot_data__0__INTTYPE CYREG_PICU12_INTTYPE5
#define digipot_data__0__MASK 0x20u
#define digipot_data__0__PC CYREG_PRT12_PC5
#define digipot_data__0__PORT 12u
#define digipot_data__0__SHIFT 5u
#define digipot_data__AG CYREG_PRT12_AG
#define digipot_data__BIE CYREG_PRT12_BIE
#define digipot_data__BIT_MASK CYREG_PRT12_BIT_MASK
#define digipot_data__BYP CYREG_PRT12_BYP
#define digipot_data__DM0 CYREG_PRT12_DM0
#define digipot_data__DM1 CYREG_PRT12_DM1
#define digipot_data__DM2 CYREG_PRT12_DM2
#define digipot_data__DR CYREG_PRT12_DR
#define digipot_data__INP_DIS CYREG_PRT12_INP_DIS
#define digipot_data__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define digipot_data__MASK 0x20u
#define digipot_data__PORT 12u
#define digipot_data__PRT CYREG_PRT12_PRT
#define digipot_data__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define digipot_data__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define digipot_data__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define digipot_data__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define digipot_data__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define digipot_data__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define digipot_data__PS CYREG_PRT12_PS
#define digipot_data__SHIFT 5u
#define digipot_data__SIO_CFG CYREG_PRT12_SIO_CFG
#define digipot_data__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define digipot_data__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define digipot_data__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define digipot_data__SLW CYREG_PRT12_SLW

/* interrupter1 */
#define interrupter1_control_Sync_ctrl_reg__0__MASK 0x01u
#define interrupter1_control_Sync_ctrl_reg__0__POS 0
#define interrupter1_control_Sync_ctrl_reg__1__MASK 0x02u
#define interrupter1_control_Sync_ctrl_reg__1__POS 1
#define interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define interrupter1_control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define interrupter1_control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define interrupter1_control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define interrupter1_control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define interrupter1_control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define interrupter1_control_Sync_ctrl_reg__2__MASK 0x04u
#define interrupter1_control_Sync_ctrl_reg__2__POS 2
#define interrupter1_control_Sync_ctrl_reg__3__MASK 0x08u
#define interrupter1_control_Sync_ctrl_reg__3__POS 3
#define interrupter1_control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define interrupter1_control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define interrupter1_control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define interrupter1_control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define interrupter1_control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define interrupter1_control_Sync_ctrl_reg__MASK 0x0Fu
#define interrupter1_control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define interrupter1_control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define interrupter1_control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define interrupter1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define interrupter1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define interrupter1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define interrupter1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define interrupter1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define interrupter1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define interrupter1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define interrupter1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define interrupter1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define interrupter1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define interrupter1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* system_fault */
#define system_fault_Sync_ctrl_reg__0__MASK 0x01u
#define system_fault_Sync_ctrl_reg__0__POS 0
#define system_fault_Sync_ctrl_reg__1__MASK 0x02u
#define system_fault_Sync_ctrl_reg__1__POS 1
#define system_fault_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define system_fault_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define system_fault_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define system_fault_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define system_fault_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define system_fault_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define system_fault_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define system_fault_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define system_fault_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define system_fault_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define system_fault_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define system_fault_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define system_fault_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define system_fault_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define system_fault_Sync_ctrl_reg__MASK 0x03u
#define system_fault_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define system_fault_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define system_fault_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* OnTimeCounter */
#define OnTimeCounter_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define OnTimeCounter_TimerUDB_rstSts_stsreg__0__POS 0
#define OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define OnTimeCounter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define OnTimeCounter_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define OnTimeCounter_TimerUDB_rstSts_stsreg__2__POS 2
#define OnTimeCounter_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define OnTimeCounter_TimerUDB_rstSts_stsreg__3__POS 3
#define OnTimeCounter_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define OnTimeCounter_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define OnTimeCounter_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define OnTimeCounter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB10_F1
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define OnTimeCounter_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL

/* Sample_Hold_1 */
#define Sample_Hold_1_SC__BST CYREG_SC1_BST
#define Sample_Hold_1_SC__CLK CYREG_SC1_CLK
#define Sample_Hold_1_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_1_SC__CMPINV_MASK 0x02u
#define Sample_Hold_1_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_1_SC__CPTR_MASK 0x02u
#define Sample_Hold_1_SC__CR0 CYREG_SC1_CR0
#define Sample_Hold_1_SC__CR1 CYREG_SC1_CR1
#define Sample_Hold_1_SC__CR2 CYREG_SC1_CR2
#define Sample_Hold_1_SC__MSK CYREG_SC_MSK
#define Sample_Hold_1_SC__MSK_MASK 0x02u
#define Sample_Hold_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_1_SC__PM_ACT_MSK 0x02u
#define Sample_Hold_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_1_SC__PM_STBY_MSK 0x02u
#define Sample_Hold_1_SC__SR CYREG_SC_SR
#define Sample_Hold_1_SC__SR_MASK 0x02u
#define Sample_Hold_1_SC__SW0 CYREG_SC1_SW0
#define Sample_Hold_1_SC__SW10 CYREG_SC1_SW10
#define Sample_Hold_1_SC__SW2 CYREG_SC1_SW2
#define Sample_Hold_1_SC__SW3 CYREG_SC1_SW3
#define Sample_Hold_1_SC__SW4 CYREG_SC1_SW4
#define Sample_Hold_1_SC__SW6 CYREG_SC1_SW6
#define Sample_Hold_1_SC__SW7 CYREG_SC1_SW7
#define Sample_Hold_1_SC__SW8 CYREG_SC1_SW8
#define Sample_Hold_1_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_1_SC__WRK1_MASK 0x02u

/* FBC_to_ram_DMA */
#define FBC_to_ram_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define FBC_to_ram_DMA__DRQ_NUMBER 2u
#define FBC_to_ram_DMA__NUMBEROF_TDS 0u
#define FBC_to_ram_DMA__PRIORITY 2u
#define FBC_to_ram_DMA__TERMIN_EN 0u
#define FBC_to_ram_DMA__TERMIN_SEL 0u
#define FBC_to_ram_DMA__TERMOUT0_EN 1u
#define FBC_to_ram_DMA__TERMOUT0_SEL 2u
#define FBC_to_ram_DMA__TERMOUT1_EN 0u
#define FBC_to_ram_DMA__TERMOUT1_SEL 0u

/* interrupterIRQ */
#define interrupterIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define interrupterIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define interrupterIRQ__INTC_MASK 0x200u
#define interrupterIRQ__INTC_NUMBER 9u
#define interrupterIRQ__INTC_PRIOR_NUM 7u
#define interrupterIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define interrupterIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define interrupterIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Ext_Interrupter */
#define Ext_Interrupter__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Ext_Interrupter__0__MASK 0x04u
#define Ext_Interrupter__0__PC CYREG_PRT2_PC2
#define Ext_Interrupter__0__PORT 2u
#define Ext_Interrupter__0__SHIFT 2u
#define Ext_Interrupter__AG CYREG_PRT2_AG
#define Ext_Interrupter__AMUX CYREG_PRT2_AMUX
#define Ext_Interrupter__BIE CYREG_PRT2_BIE
#define Ext_Interrupter__BIT_MASK CYREG_PRT2_BIT_MASK
#define Ext_Interrupter__BYP CYREG_PRT2_BYP
#define Ext_Interrupter__CTL CYREG_PRT2_CTL
#define Ext_Interrupter__DM0 CYREG_PRT2_DM0
#define Ext_Interrupter__DM1 CYREG_PRT2_DM1
#define Ext_Interrupter__DM2 CYREG_PRT2_DM2
#define Ext_Interrupter__DR CYREG_PRT2_DR
#define Ext_Interrupter__INP_DIS CYREG_PRT2_INP_DIS
#define Ext_Interrupter__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Ext_Interrupter__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Ext_Interrupter__LCD_EN CYREG_PRT2_LCD_EN
#define Ext_Interrupter__MASK 0x04u
#define Ext_Interrupter__PORT 2u
#define Ext_Interrupter__PRT CYREG_PRT2_PRT
#define Ext_Interrupter__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Ext_Interrupter__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Ext_Interrupter__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Ext_Interrupter__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Ext_Interrupter__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Ext_Interrupter__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Ext_Interrupter__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Ext_Interrupter__PS CYREG_PRT2_PS
#define Ext_Interrupter__SHIFT 2u
#define Ext_Interrupter__SLW CYREG_PRT2_SLW

/* FB_glitch_detect */
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__7__POS 7
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define FB_glitch_detect_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__0__POS 0
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__1__POS 1
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__2__POS 2
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__3__POS 3
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define FB_glitch_detect_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB15_A0
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB15_A1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB15_D0
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB15_D1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB15_F0
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB15_F1
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define FB_glitch_detect_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* fram_to_PWMA_DMA */
#define fram_to_PWMA_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define fram_to_PWMA_DMA__DRQ_NUMBER 10u
#define fram_to_PWMA_DMA__NUMBEROF_TDS 0u
#define fram_to_PWMA_DMA__PRIORITY 2u
#define fram_to_PWMA_DMA__TERMIN_EN 0u
#define fram_to_PWMA_DMA__TERMIN_SEL 0u
#define fram_to_PWMA_DMA__TERMOUT0_EN 0u
#define fram_to_PWMA_DMA__TERMOUT0_SEL 0u
#define fram_to_PWMA_DMA__TERMOUT1_EN 0u
#define fram_to_PWMA_DMA__TERMOUT1_SEL 0u

/* ram_to_filter_DMA */
#define ram_to_filter_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL3
#define ram_to_filter_DMA__DRQ_NUMBER 12u
#define ram_to_filter_DMA__NUMBEROF_TDS 0u
#define ram_to_filter_DMA__PRIORITY 2u
#define ram_to_filter_DMA__TERMIN_EN 0u
#define ram_to_filter_DMA__TERMIN_SEL 0u
#define ram_to_filter_DMA__TERMOUT0_EN 0u
#define ram_to_filter_DMA__TERMOUT0_SEL 0u
#define ram_to_filter_DMA__TERMOUT1_EN 0u
#define ram_to_filter_DMA__TERMOUT1_SEL 0u

/* filter_to_fram_DMA */
#define filter_to_fram_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define filter_to_fram_DMA__DRQ_NUMBER 8u
#define filter_to_fram_DMA__NUMBEROF_TDS 0u
#define filter_to_fram_DMA__PRIORITY 2u
#define filter_to_fram_DMA__TERMIN_EN 0u
#define filter_to_fram_DMA__TERMIN_SEL 0u
#define filter_to_fram_DMA__TERMOUT0_EN 0u
#define filter_to_fram_DMA__TERMOUT0_SEL 0u
#define filter_to_fram_DMA__TERMOUT1_EN 0u
#define filter_to_fram_DMA__TERMOUT1_SEL 0u

/* interrupterTimebase */
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB10_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB10_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB10_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB10_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB10_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB10_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB11_A0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB11_A1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB11_D0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB11_D1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB11_F0
#define interrupterTimebase_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB11_F1
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define interrupterTimebase_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__0__POS 0
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__1__POS 1
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__2__POS 2
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__5__POS 5
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__6__POS 6
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define interrupterTimebase_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x10u
#define UART_RXInternalInterrupt__INTC_NUMBER 4u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x20u
#define UART_TXInternalInterrupt__INTC_NUMBER 5u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "UD3_QFN"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000AE3Cu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyINTCLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define CyINTCLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define CyINTCLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define CyINTCLK__CFG2_SRC_SEL_MASK 0x07u
#define CyINTCLK__INDEX 0x02u
#define CyINTCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyINTCLK__PM_ACT_MSK 0x04u
#define CyINTCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyINTCLK__PM_STBY_MSK 0x04u
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyPWMCLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CyPWMCLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CyPWMCLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CyPWMCLK__CFG2_SRC_SEL_MASK 0x07u
#define CyPWMCLK__INDEX 0x00u
#define CyPWMCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyPWMCLK__PM_ACT_MSK 0x01u
#define CyPWMCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyPWMCLK__PM_STBY_MSK 0x01u
#define Cysamp_clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Cysamp_clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Cysamp_clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Cysamp_clk__CFG2_SRC_SEL_MASK 0x07u
#define Cysamp_clk__INDEX 0x01u
#define Cysamp_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Cysamp_clk__PM_ACT_MSK 0x02u
#define Cysamp_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Cysamp_clk__PM_STBY_MSK 0x02u
#define Dedicated_Output__INTTYPE CYREG_PICU0_INTTYPE1
#define Dedicated_Output__MASK 0x02u
#define Dedicated_Output__PC CYREG_PRT0_PC1
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 1u
#define DMA_CHANNELS_USED__MASK0 0x00001FFFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
