{
  "name": "ostd::arch::cpu::context::enable_essential_features",
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:650:1: 650:51",
  "mir": "fn ostd::arch::cpu::context::enable_essential_features() -> () {\n    let mut _0: ();\n    let mut _1: bool;\n    let  _2: &u64;\n    let mut _3: &spin::once::Once<u64>;\n    let  _4: &usize;\n    let mut _5: &spin::once::Once<usize>;\n    let mut _6: x86_64::registers::control::Cr0Flags;\n    let  _7: ();\n    let mut _8: &mut x86_64::registers::control::Cr0Flags;\n    let mut _9: x86_64::registers::control::Cr0Flags;\n    let  _10: ();\n    let mut _11: x86_64::registers::control::Cr0Flags;\n    debug cr0 => _6;\n    bb0: {\n        StorageLive(_1);\n        _1 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::XSAVE) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _1) -> [0: bb5, otherwise: bb2];\n    }\n    bb2: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = {alloc24: &spin::once::Once<u64>};\n        _2 = spin::once::Once::<u64>::call_once::<{closure@ostd/src/arch/x86/cpu/context/mod.rs:654:39: 654:41}>(move _3, ZeroSized: {closure@ostd/src/arch/x86/cpu/context/mod.rs:654:39: 654:41}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageDead(_2);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = {alloc41: &spin::once::Once<usize>};\n        _4 = spin::once::Once::<usize>::call_once::<{closure@ostd/src/arch/x86/cpu/context/mod.rs:655:35: 655:37}>(move _5, ZeroSized: {closure@ostd/src/arch/x86/cpu/context/mod.rs:655:35: 655:37}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        StorageDead(_4);\n        goto -> bb5;\n    }\n    bb5: {\n        StorageDead(_1);\n        StorageLive(_6);\n        _6 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr0>::read() -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageLive(_8);\n        _8 = &mut _6;\n        StorageLive(_9);\n        _9 = <x86_64::registers::control::Cr0Flags as core::ops::BitOr>::bitor(x86_64::registers::control::Cr0Flags::TASK_SWITCHED, x86_64::registers::control::Cr0Flags::EMULATE_COPROCESSOR) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _7 = x86_64::registers::control::_::<impl x86_64::registers::control::Cr0Flags>::remove(move _8, move _9) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageLive(_11);\n        _11 = _6;\n        _10 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr0>::write(move _11) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_11);\n        InlineAsm -> [goto: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_6);\n        return;\n    }\n}\n"
}