circuit LRU : @[:@2.0]
  module LRU : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    output io_oldest : UInt<2> @[:@6.4]
    input io_newest : UInt<2> @[:@6.4]
  
    reg bits_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_0) @[LRU.scala 12:21:@15.4]
    reg bits_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_1) @[LRU.scala 12:21:@15.4]
    reg bits_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_2) @[LRU.scala 12:21:@15.4]
    reg bits_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_3) @[LRU.scala 12:21:@15.4]
    reg bits_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_4) @[LRU.scala 12:21:@15.4]
    reg bits_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bits_5) @[LRU.scala 12:21:@15.4]
    node _T_74 = eq(bits_0, UInt<1>("h0")) @[LRU.scala 16:16:@17.4]
    node _T_75 = and(_T_74, bits_3) @[LRU.scala 16:25:@18.4]
    node _T_76 = and(_T_75, bits_4) @[LRU.scala 16:39:@19.4]
    node _T_78 = eq(bits_1, UInt<1>("h0")) @[LRU.scala 17:16:@21.4]
    node _T_80 = eq(bits_3, UInt<1>("h0")) @[LRU.scala 17:28:@22.4]
    node _T_81 = and(_T_78, _T_80) @[LRU.scala 17:25:@23.4]
    node _T_82 = and(_T_81, bits_5) @[LRU.scala 17:39:@24.4]
    node _T_84 = eq(bits_2, UInt<1>("h0")) @[LRU.scala 18:16:@26.4]
    node _T_86 = eq(bits_4, UInt<1>("h0")) @[LRU.scala 18:28:@27.4]
    node _T_87 = and(_T_84, _T_86) @[LRU.scala 18:25:@28.4]
    node _T_89 = eq(bits_5, UInt<1>("h0")) @[LRU.scala 18:42:@29.4]
    node _T_90 = and(_T_87, _T_89) @[LRU.scala 18:39:@30.4]
    node cmp_2 = _T_90 @[LRU.scala 13:17:@16.4 LRU.scala 18:12:@31.4]
    node cmp_1 = _T_82 @[LRU.scala 13:17:@16.4 LRU.scala 17:12:@25.4]
    node _T_91 = or(cmp_2, cmp_1) @[LRU.scala 19:28:@32.4]
    node cmp_0 = _T_76 @[LRU.scala 13:17:@16.4 LRU.scala 16:12:@20.4]
    node _T_92 = or(cmp_2, cmp_0) @[LRU.scala 19:44:@33.4]
    node _T_93 = cat(_T_91, _T_92) @[Cat.scala 30:58:@34.4]
    node _T_95 = eq(io_newest, UInt<1>("h0")) @[LRU.scala 21:21:@36.4]
    node _GEN_0 = mux(_T_95, UInt<1>("h0"), bits_0) @[LRU.scala 21:30:@37.4]
    node _GEN_1 = mux(_T_95, UInt<1>("h0"), bits_1) @[LRU.scala 21:30:@37.4]
    node _GEN_2 = mux(_T_95, UInt<1>("h0"), bits_2) @[LRU.scala 21:30:@37.4]
    node _T_100 = eq(io_newest, UInt<1>("h1")) @[LRU.scala 22:21:@42.4]
    node _GEN_3 = mux(_T_100, UInt<1>("h1"), _GEN_0) @[LRU.scala 22:30:@43.4]
    node _GEN_4 = mux(_T_100, UInt<1>("h0"), bits_3) @[LRU.scala 22:30:@43.4]
    node _GEN_5 = mux(_T_100, UInt<1>("h0"), bits_4) @[LRU.scala 22:30:@43.4]
    node _T_105 = eq(io_newest, UInt<2>("h2")) @[LRU.scala 23:21:@48.4]
    node _GEN_6 = mux(_T_105, UInt<1>("h1"), _GEN_1) @[LRU.scala 23:30:@49.4]
    node _GEN_7 = mux(_T_105, UInt<1>("h1"), _GEN_4) @[LRU.scala 23:30:@49.4]
    node _GEN_8 = mux(_T_105, UInt<1>("h0"), bits_5) @[LRU.scala 23:30:@49.4]
    node _T_110 = eq(io_newest, UInt<2>("h3")) @[LRU.scala 24:21:@54.4]
    node _GEN_9 = mux(_T_110, UInt<1>("h1"), _GEN_2) @[LRU.scala 24:30:@55.4]
    node _GEN_10 = mux(_T_110, UInt<1>("h1"), _GEN_5) @[LRU.scala 24:30:@55.4]
    node _GEN_11 = mux(_T_110, UInt<1>("h1"), _GEN_8) @[LRU.scala 24:30:@55.4]
    node _T_18_0 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@9.4]
    node _T_18_1 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@10.4]
    node _T_18_2 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@11.4]
    node _T_18_3 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@12.4]
    node _T_18_4 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@13.4]
    node _T_18_5 = UInt<1>("h0") @[LRU.scala 12:29:@8.4 LRU.scala 12:29:@14.4]
    io_oldest <= _T_93 @[LRU.scala 19:15:@35.4]
    bits_0 <= mux(reset, _T_18_0, _GEN_3) @[LRU.scala 21:40:@38.6 LRU.scala 22:40:@44.6]
    bits_1 <= mux(reset, _T_18_1, _GEN_6) @[LRU.scala 21:60:@39.6 LRU.scala 23:40:@50.6]
    bits_2 <= mux(reset, _T_18_2, _GEN_9) @[LRU.scala 21:80:@40.6 LRU.scala 24:40:@56.6]
    bits_3 <= mux(reset, _T_18_3, _GEN_7) @[LRU.scala 22:60:@45.6 LRU.scala 23:60:@51.6]
    bits_4 <= mux(reset, _T_18_4, _GEN_10) @[LRU.scala 22:80:@46.6 LRU.scala 24:60:@57.6]
    bits_5 <= mux(reset, _T_18_5, _GEN_11) @[LRU.scala 23:80:@52.6 LRU.scala 24:80:@58.6]
