Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 17:41:48 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_87_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.923ns (26.059%)  route 2.619ns (73.941%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.711ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.646ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18584, routed)       1.784     2.735    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X118Y439       FDCE                                         r  Delay1No7_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y439       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.813 r  Delay1No7_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.700     3.513    Delay1No6_instance/Y_reg[33]_0[9]
    SLICE_X128Y465       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.661 r  Delay1No6_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.014     3.675    Sum1_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X128Y465       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.831 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.857    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y466       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.898    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y467       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.950 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.229     4.179    Delay1No6_instance/CO[0]
    SLICE_X128Y463       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.277 f  Delay1No6_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.336     4.613    Delay1No6_instance/Sum1_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X126Y463       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     4.758 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.098     4.856    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X126Y464       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     4.909 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.400     5.309    Delay1No7_instance/Y_reg[23]_0
    SLICE_X127Y463       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.397 r  Delay1No7_instance/shiftedFracY_d1[8]_i_2/O
                         net (fo=4, routed)           0.435     5.832    Delay1No7_instance/Sum1_0_impl_instance/level2[9]
    SLICE_X126Y470       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.922 r  Delay1No7_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.355     6.277    Sum1_0_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X123Y471       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18584, routed)       1.582     6.242    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X123Y471       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.410     6.652    
                         clock uncertainty           -0.035     6.616    
    SLICE_X123Y471       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.641    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.365    




