Holds chip design resources for on-chip fixed and programmable bias generators.
