{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77728,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79626,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0227208,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0205884,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00394842,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0205884,
	"finish__design__instance__count__class:fill_cell": 44093,
	"finish__design__instance__area__class:fill_cell": 274925,
	"finish__design__instance__count__class:tap_cell": 7020,
	"finish__design__instance__area__class:tap_cell": 8783.42,
	"finish__design__instance__count__class:antenna_cell": 235,
	"finish__design__instance__area__class:antenna_cell": 588.064,
	"finish__design__instance__count__class:clock_buffer": 415,
	"finish__design__instance__area__class:clock_buffer": 8973.61,
	"finish__design__instance__count__class:timing_repair_buffer": 1108,
	"finish__design__instance__area__class:timing_repair_buffer": 8466.87,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2763.9,
	"finish__design__instance__count__class:clock_inverter": 196,
	"finish__design__instance__area__class:clock_inverter": 2075.74,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78950.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11646,
	"finish__design__instance__area__class:multi_input_combinational_cell": 147634,
	"finish__design__instance__count": 68135,
	"finish__design__instance__area": 533161,
	"finish__timing__setup__tns": -2.59999,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.491073,
	"finish__timing__hold__ws": 0.333825,
	"finish__clock__skew__setup": 0.13337,
	"finish__clock__skew__hold": 0.13337,
	"finish__timing__drv__max_slew_limit": -2.82658,
	"finish__timing__drv__max_slew": 442,
	"finish__timing__drv__max_cap_limit": -2.95702,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 14,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.209923,
	"finish__power__switching__total": 0.26206,
	"finish__power__leakage__total": 8.72171e-08,
	"finish__power__total": 0.471983,
	"finish__design__io": 771,
	"finish__design__die__area": 538653,
	"finish__design__core__area": 533161,
	"finish__design__instance__count": 24042,
	"finish__design__instance__area": 258236,
	"finish__design__instance__count__stdcell": 24042,
	"finish__design__instance__area__stdcell": 258236,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.484349,
	"finish__design__instance__utilization__stdcell": 0.484349,
	"finish__design__rows": 268,
	"finish__design__rows:unithd": 268,
	"finish__design__sites": 426120,
	"finish__design__sites:unithd": 426120,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}