{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605838496267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c64_de10_lite EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"c64_de10_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605838496419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605838496465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605838496465 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1605838496515 ""}  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1605838496515 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\|ram_block1a0 " "Atom \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1605838496518 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_buslogic:buslogic|rom_GS64:kernelromGS|altsyncram:altsyncram_component|altsyncram_jkr3:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1605838496518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605838496857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605838496864 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605838497234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605838497234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605838497234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605838497234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605838497234 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605838497234 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38438 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605838497264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38440 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605838497264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38442 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605838497264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38444 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605838497264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38446 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605838497264 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605838497264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605838497275 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605838498957 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 140 " "No exact pin location assignment(s) for 56 pins of 140 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605838500020 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bfj1 " "Entity dcfifo_bfj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605838502600 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605838502600 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605838502600 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1605838502600 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl_de10_lite/c64_de10_lite.sdc " "Reading SDC File: '../rtl_de10_lite/c64_de10_lite.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605838502671 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605838502683 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1605838502683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1605838502683 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[1\] " "Node: clk32_div\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey clk32_div\[1\] " "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey is being clocked by clk32_div\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605838502734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605838502734 "|c64_de10_lite|clk32_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[0\] " "Node: clk32_div\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_spi_available clk32_div\[0\] " "Register usb_spi_available is being clocked by clk32_div\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605838502734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605838502734 "|c64_de10_lite|clk32_div[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Node: fpga64_sid_iec:fpga64\|clk_1MHz\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sawtooth\[9\] fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sawtooth\[9\] is being clocked by fpga64_sid_iec:fpga64\|clk_1MHz\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605838502734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605838502734 "|c64_de10_lite|fpga64_sid_iec:fpga64|clk_1MHz[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "composite_sync:comp_sync\|clk_cnt\[1\] " "Node: composite_sync:comp_sync\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register composite_sync:comp_sync\|hsync_r composite_sync:comp_sync\|clk_cnt\[1\] " "Register composite_sync:comp_sync\|hsync_r is being clocked by composite_sync:comp_sync\|clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605838502734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605838502734 "|c64_de10_lite|composite_sync:comp_sync|clk_cnt[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1605838502839 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605838502845 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605838502845 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605838502845 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk1_50 " "  20.000      clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605838502845 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605838502845 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605838502845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\]  " "Automatically promoted node fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|enable " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|enable" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 5060 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~10 " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~10" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 24988 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~13 " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~13" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32468 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 672 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7230 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk32_div\[1\]  " "Automatically promoted node clk32_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk32_div\[1\]~4 " "Destination node clk32_div\[1\]~4" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19187 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7350 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "composite_sync:comp_sync\|clk_cnt\[1\]  " "Automatically promoted node composite_sync:comp_sync\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "composite_sync:comp_sync\|clk_cnt~0 " "Destination node composite_sync:comp_sync\|clk_cnt~0" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 15098 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1875 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk32_div\[0\]  " "Automatically promoted node clk32_div\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk32_div\[0\]~2 " "Destination node clk32_div\[0\]~2" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7349 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node key\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[7\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[7\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 841 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[6\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[6\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 842 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[5\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[5\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 843 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[4\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[4\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 844 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[3\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[3\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 845 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[2\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[2\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 846 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[1\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[1\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 847 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[0\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[0\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 848 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|osd_charwr " "Destination node CtrlModule:control_module\|osd_charwr" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1272 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|osd_wr " "Destination node CtrlModule:control_module\|osd_wr" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1270 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605838504719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504719 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38431 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CtrlModule:control_module\|tap_control\[0\]  " "Automatically promoted node CtrlModule:control_module\|tap_control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|osd_play_stop_toggleD " "Destination node c1530:c1530\|osd_play_stop_toggleD" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2218 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|cass_read " "Destination node c1530:c1530\|cass_read" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2208 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|playing " "Destination node c1530:c1530\|playing" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2209 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504721 ""}  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 306 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1129 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Res_n_i  " "Automatically promoted node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Y\[0\]~0 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Y\[0\]~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 15185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|NMI_n_o~0 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|NMI_n_o~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 18448 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|ABC\[0\]~2 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|ABC\[0\]~2" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32553 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|X\[0\]~2 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|X\[0\]~2" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32557 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504721 ""}  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 231 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 3180 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Res_n_i  " "Automatically promoted node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605838504722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Y\[1\]~0 " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Y\[1\]~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19529 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|SO_n_o " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|SO_n_o" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7936 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|IRQ_n_o~1 " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|IRQ_n_o~1" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 23186 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605838504722 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605838504722 ""}  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 231 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7782 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605838504722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605838507366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605838507390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605838507392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605838507425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605838507462 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605838507501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605838508352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 EC " "Packed 4 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605838508377 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "66 Embedded multiplier block " "Packed 66 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605838508377 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "205 Embedded multiplier output " "Packed 205 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605838508377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605838508377 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 3.3V 9 9 37 " "Number of I/O pins in group: 55 (unused VREF, 3.3V VCCIO, 9 input, 9 output, 37 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1605838508514 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1605838508514 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605838508514 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 29 13 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 37 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 14 29 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 29 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605838508515 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1605838508515 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605838508515 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 clk\[0\] dram_clk~output " "PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"dram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 103 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1605838508706 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605838510368 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605838510416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605838513727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605838517617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605838517767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605838532472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605838532473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605838535479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X33_Y32 X43_Y42 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42" {  } { { "loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42"} { { 12 { 0 ""} 33 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605838543632 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605838543632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605838545024 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605838545024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605838545024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605838545028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.52 " "Total time spent on timing analysis during the Fitter is 6.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605838545423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605838545604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605838547319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605838547398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605838549888 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605838552802 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605838555026 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "81 Cyclone IV E " "81 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS T1 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at T1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS B2 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS F22 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at F22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS U16 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at U16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS T16 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at T16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS H20 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at H20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVCMOS P22 " "Pin sw\[8\] uses I/O standard 3.3-V LVCMOS at P22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVCMOS V16 " "Pin sw\[9\] uses I/O standard 3.3-V LVCMOS at V16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[0\] 3.3-V LVCMOS V8 " "Pin arduino_io\[0\] uses I/O standard 3.3-V LVCMOS at V8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[1\] 3.3-V LVCMOS G7 " "Pin arduino_io\[1\] uses I/O standard 3.3-V LVCMOS at G7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[2\] 3.3-V LVCMOS D15 " "Pin arduino_io\[2\] uses I/O standard 3.3-V LVCMOS at D15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[3\] 3.3-V LVCMOS T3 " "Pin arduino_io\[3\] uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[4\] 3.3-V LVCMOS U21 " "Pin arduino_io\[4\] uses I/O standard 3.3-V LVCMOS at U21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[6\] 3.3-V LVCMOS D19 " "Pin arduino_io\[6\] uses I/O standard 3.3-V LVCMOS at D19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVCMOS K7 " "Pin gpio\[1\] uses I/O standard 3.3-V LVCMOS at K7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVCMOS F11 " "Pin gpio\[3\] uses I/O standard 3.3-V LVCMOS at F11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVCMOS G5 " "Pin gpio\[4\] uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVCMOS R20 " "Pin gpio\[5\] uses I/O standard 3.3-V LVCMOS at R20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVCMOS D13 " "Pin gpio\[6\] uses I/O standard 3.3-V LVCMOS at D13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVCMOS J7 " "Pin gpio\[7\] uses I/O standard 3.3-V LVCMOS at J7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVCMOS T20 " "Pin gpio\[8\] uses I/O standard 3.3-V LVCMOS at T20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVCMOS N22 " "Pin gpio\[9\] uses I/O standard 3.3-V LVCMOS at N22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVCMOS V14 " "Pin gpio\[10\] uses I/O standard 3.3-V LVCMOS at V14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVCMOS G17 " "Pin gpio\[11\] uses I/O standard 3.3-V LVCMOS at G17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVCMOS A19 " "Pin gpio\[12\] uses I/O standard 3.3-V LVCMOS at A19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVCMOS U7 " "Pin gpio\[13\] uses I/O standard 3.3-V LVCMOS at U7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVCMOS Y13 " "Pin gpio\[14\] uses I/O standard 3.3-V LVCMOS at Y13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVCMOS C8 " "Pin gpio\[15\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVCMOS W17 " "Pin gpio\[16\] uses I/O standard 3.3-V LVCMOS at W17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVCMOS H2 " "Pin gpio\[17\] uses I/O standard 3.3-V LVCMOS at H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVCMOS K17 " "Pin gpio\[18\] uses I/O standard 3.3-V LVCMOS at K17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVCMOS V7 " "Pin gpio\[19\] uses I/O standard 3.3-V LVCMOS at V7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVCMOS U11 " "Pin gpio\[20\] uses I/O standard 3.3-V LVCMOS at U11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVCMOS H4 " "Pin gpio\[21\] uses I/O standard 3.3-V LVCMOS at H4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVCMOS C1 " "Pin gpio\[22\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVCMOS B1 " "Pin gpio\[23\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVCMOS E9 " "Pin gpio\[24\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVCMOS R3 " "Pin gpio\[25\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVCMOS F17 " "Pin gpio\[26\] uses I/O standard 3.3-V LVCMOS at F17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVCMOS F2 " "Pin gpio\[27\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVCMOS D10 " "Pin gpio\[28\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVCMOS K18 " "Pin gpio\[29\] uses I/O standard 3.3-V LVCMOS at K18" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVCMOS G14 " "Pin gpio\[30\] uses I/O standard 3.3-V LVCMOS at G14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVCMOS H19 " "Pin gpio\[31\] uses I/O standard 3.3-V LVCMOS at H19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVCMOS AA10 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVCMOS at AA10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVCMOS AB9 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVCMOS at AB9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVCMOS AA9 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVCMOS at AA9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVCMOS AB8 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVCMOS at AB8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVCMOS AA8 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVCMOS at AA8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVCMOS AB7 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVCMOS at AB7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVCMOS AA7 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVCMOS at AA7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVCMOS AB5 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVCMOS at AB5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVCMOS Y7 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVCMOS at Y7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVCMOS W8 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVCMOS at W8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVCMOS Y8 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVCMOS at Y8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVCMOS V9 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVCMOS at V9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVCMOS V10 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVCMOS at V10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVCMOS Y10 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVCMOS at Y10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVCMOS W10 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVCMOS at W10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVCMOS V11 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVCMOS at V11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[5\] 3.3-V LVCMOS M20 " "Pin arduino_io\[5\] uses I/O standard 3.3-V LVCMOS at M20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[7\] 3.3-V LVCMOS AB20 " "Pin arduino_io\[7\] uses I/O standard 3.3-V LVCMOS at AB20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[8\] 3.3-V LVCMOS C18 " "Pin arduino_io\[8\] uses I/O standard 3.3-V LVCMOS at C18" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[9\] 3.3-V LVCMOS C6 " "Pin arduino_io\[9\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[10\] 3.3-V LVCMOS N20 " "Pin arduino_io\[10\] uses I/O standard 3.3-V LVCMOS at N20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[11\] 3.3-V LVCMOS M19 " "Pin arduino_io\[11\] uses I/O standard 3.3-V LVCMOS at M19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[12\] 3.3-V LVCMOS N19 " "Pin arduino_io\[12\] uses I/O standard 3.3-V LVCMOS at N19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[13\] 3.3-V LVCMOS B21 " "Pin arduino_io\[13\] uses I/O standard 3.3-V LVCMOS at B21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[14\] 3.3-V LVCMOS B20 " "Pin arduino_io\[14\] uses I/O standard 3.3-V LVCMOS at B20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[15\] 3.3-V LVCMOS A20 " "Pin arduino_io\[15\] uses I/O standard 3.3-V LVCMOS at A20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVCMOS N1 " "Pin gpio\[0\] uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVCMOS P1 " "Pin gpio\[2\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVCMOS R1 " "Pin gpio\[32\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVCMOS N2 " "Pin gpio\[33\] uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVCMOS P2 " "Pin gpio\[34\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVCMOS R2 " "Pin gpio\[35\] uses I/O standard 3.3-V LVCMOS at R2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS C2 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk1_50 3.3-V LVCMOS T2 " "Pin max10_clk1_50 uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { max10_clk1_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk1_50" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 257 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVCMOS M6 " "Pin key\[0\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVCMOS AB11 " "Pin key\[1\] uses I/O standard 3.3-V LVCMOS at AB11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS C21 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605838555125 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605838555125 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently enabled " "Pin arduino_io\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently enabled " "Pin arduino_io\[10\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently enabled " "Pin arduino_io\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently enabled " "Pin arduino_io\[13\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently enabled " "Pin arduino_io\[14\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently enabled " "Pin arduino_io\[15\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently enabled " "Pin gpio\[33\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently enabled " "Pin gpio\[34\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently enabled " "Pin gpio\[35\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605838555131 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605838555131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/output_files/c64_de10_lite.fit.smsg " "Generated suppressed messages file C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/output_files/c64_de10_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605838556285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6475 " "Peak virtual memory: 6475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605838559872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:15:59 2020 " "Processing ended: Fri Nov 20 03:15:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605838559872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605838559872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605838559872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605838559872 ""}
