// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DCache(
  input          clock,
  input          reset,
  output         auto_cacheCtrlOpt_in_a_ready,
  input          auto_cacheCtrlOpt_in_a_valid,
  input  [3:0]   auto_cacheCtrlOpt_in_a_bits_opcode,
  input  [1:0]   auto_cacheCtrlOpt_in_a_bits_size,
  input  [1:0]   auto_cacheCtrlOpt_in_a_bits_source,
  input  [29:0]  auto_cacheCtrlOpt_in_a_bits_address,
  input  [7:0]   auto_cacheCtrlOpt_in_a_bits_mask,
  input  [63:0]  auto_cacheCtrlOpt_in_a_bits_data,
  input          auto_cacheCtrlOpt_in_d_ready,
  output         auto_cacheCtrlOpt_in_d_valid,
  output [3:0]   auto_cacheCtrlOpt_in_d_bits_opcode,
  output [1:0]   auto_cacheCtrlOpt_in_d_bits_size,
  output [1:0]   auto_cacheCtrlOpt_in_d_bits_source,
  output [63:0]  auto_cacheCtrlOpt_in_d_bits_data,
  input          auto_client_out_a_ready,
  output         auto_client_out_a_valid,
  output [3:0]   auto_client_out_a_bits_opcode,
  output [2:0]   auto_client_out_a_bits_param,
  output [2:0]   auto_client_out_a_bits_size,
  output [3:0]   auto_client_out_a_bits_source,
  output [47:0]  auto_client_out_a_bits_address,
  output [43:0]  auto_client_out_a_bits_user_vaddr,
  output [4:0]   auto_client_out_a_bits_user_reqSource,
  output         auto_client_out_a_bits_user_needHint,
  output         auto_client_out_a_bits_echo_isKeyword,
  output [31:0]  auto_client_out_a_bits_mask,
  output         auto_client_out_b_ready,
  input          auto_client_out_b_valid,
  input  [1:0]   auto_client_out_b_bits_param,
  input  [47:0]  auto_client_out_b_bits_address,
  input  [255:0] auto_client_out_b_bits_data,
  input          auto_client_out_c_ready,
  output         auto_client_out_c_valid,
  output [2:0]   auto_client_out_c_bits_opcode,
  output [2:0]   auto_client_out_c_bits_param,
  output [2:0]   auto_client_out_c_bits_size,
  output [3:0]   auto_client_out_c_bits_source,
  output [47:0]  auto_client_out_c_bits_address,
  output [255:0] auto_client_out_c_bits_data,
  output         auto_client_out_c_bits_corrupt,
  output         auto_client_out_d_ready,
  input          auto_client_out_d_valid,
  input  [3:0]   auto_client_out_d_bits_opcode,
  input  [1:0]   auto_client_out_d_bits_param,
  input  [2:0]   auto_client_out_d_bits_size,
  input  [3:0]   auto_client_out_d_bits_source,
  input  [7:0]   auto_client_out_d_bits_sink,
  input          auto_client_out_d_bits_denied,
  input          auto_client_out_d_bits_echo_isKeyword,
  input  [255:0] auto_client_out_d_bits_data,
  input          auto_client_out_d_bits_corrupt,
  input          auto_client_out_e_ready,
  output         auto_client_out_e_valid,
  output [7:0]   auto_client_out_e_bits_sink,
  input          io_l2_pf_store_only,
  output         io_lsu_load_0_req_ready,
  input          io_lsu_load_0_req_valid,
  input  [4:0]   io_lsu_load_0_req_bits_cmd,
  input  [49:0]  io_lsu_load_0_req_bits_vaddr,
  input  [49:0]  io_lsu_load_0_req_bits_vaddr_dup,
  input  [3:0]   io_lsu_load_0_req_bits_instrtype,
  input          io_lsu_load_0_req_bits_lqIdx_flag,
  input  [4:0]   io_lsu_load_0_req_bits_lqIdx_value,
  output         io_lsu_load_0_resp_valid,
  output [127:0] io_lsu_load_0_resp_bits_data,
  output [127:0] io_lsu_load_0_resp_bits_data_delayed,
  output         io_lsu_load_0_resp_bits_miss,
  output [1:0]   io_lsu_load_0_resp_bits_mshr_id,
  output         io_lsu_load_0_resp_bits_handled,
  output         io_lsu_load_0_resp_bits_error_delayed,
  input          io_lsu_load_0_s1_kill,
  input          io_lsu_load_0_s2_kill,
  input          io_lsu_load_0_is128Req,
  input  [47:0]  io_lsu_load_0_s1_paddr_dup_lsu,
  input  [47:0]  io_lsu_load_0_s1_paddr_dup_dcache,
  output         io_lsu_load_0_s2_bank_conflict,
  output         io_lsu_load_0_s2_mq_nack,
  output         io_lsu_load_1_req_ready,
  input          io_lsu_load_1_req_valid,
  input  [4:0]   io_lsu_load_1_req_bits_cmd,
  input  [49:0]  io_lsu_load_1_req_bits_vaddr,
  input  [49:0]  io_lsu_load_1_req_bits_vaddr_dup,
  input  [3:0]   io_lsu_load_1_req_bits_instrtype,
  input          io_lsu_load_1_req_bits_lqIdx_flag,
  input  [4:0]   io_lsu_load_1_req_bits_lqIdx_value,
  output [127:0] io_lsu_load_1_resp_bits_data,
  output         io_lsu_load_1_resp_bits_miss,
  output [1:0]   io_lsu_load_1_resp_bits_mshr_id,
  output         io_lsu_load_1_resp_bits_handled,
  output         io_lsu_load_1_resp_bits_error_delayed,
  input          io_lsu_load_1_s1_kill,
  input          io_lsu_load_1_s2_kill,
  input          io_lsu_load_1_is128Req,
  input  [47:0]  io_lsu_load_1_s1_paddr_dup_lsu,
  input  [47:0]  io_lsu_load_1_s1_paddr_dup_dcache,
  output         io_lsu_load_1_s2_bank_conflict,
  output         io_lsu_load_1_s2_mq_nack,
  output         io_lsu_load_2_req_ready,
  input          io_lsu_load_2_req_valid,
  input  [4:0]   io_lsu_load_2_req_bits_cmd,
  input  [49:0]  io_lsu_load_2_req_bits_vaddr,
  input  [49:0]  io_lsu_load_2_req_bits_vaddr_dup,
  input  [3:0]   io_lsu_load_2_req_bits_instrtype,
  input          io_lsu_load_2_req_bits_lqIdx_flag,
  input  [4:0]   io_lsu_load_2_req_bits_lqIdx_value,
  output [127:0] io_lsu_load_2_resp_bits_data,
  output         io_lsu_load_2_resp_bits_miss,
  output [1:0]   io_lsu_load_2_resp_bits_mshr_id,
  output         io_lsu_load_2_resp_bits_handled,
  output         io_lsu_load_2_resp_bits_error_delayed,
  input          io_lsu_load_2_s1_kill,
  input          io_lsu_load_2_s2_kill,
  input          io_lsu_load_2_is128Req,
  input  [47:0]  io_lsu_load_2_s1_paddr_dup_lsu,
  input  [47:0]  io_lsu_load_2_s1_paddr_dup_dcache,
  output         io_lsu_load_2_s2_bank_conflict,
  output         io_lsu_load_2_s2_mq_nack,
  output         io_lsu_tl_d_channel_valid,
  output [1:0]   io_lsu_tl_d_channel_mshrid,
  output         io_lsu_store_req_ready,
  input          io_lsu_store_req_valid,
  input  [49:0]  io_lsu_store_req_bits_vaddr,
  input  [47:0]  io_lsu_store_req_bits_addr,
  input  [511:0] io_lsu_store_req_bits_data,
  input  [63:0]  io_lsu_store_req_bits_mask,
  input  [3:0]   io_lsu_store_req_bits_id,
  output         io_lsu_store_main_pipe_hit_resp_valid,
  output [3:0]   io_lsu_store_main_pipe_hit_resp_bits_id,
  output         io_lsu_store_replay_resp_valid,
  output [3:0]   io_lsu_store_replay_resp_bits_id,
  output         io_lsu_atomics_req_ready,
  input          io_lsu_atomics_req_valid,
  input  [4:0]   io_lsu_atomics_req_bits_cmd,
  input  [49:0]  io_lsu_atomics_req_bits_vaddr,
  input  [47:0]  io_lsu_atomics_req_bits_addr,
  input  [2:0]   io_lsu_atomics_req_bits_word_idx,
  input  [127:0] io_lsu_atomics_req_bits_amo_data,
  input  [15:0]  io_lsu_atomics_req_bits_amo_mask,
  input  [127:0] io_lsu_atomics_req_bits_amo_cmp,
  output         io_lsu_atomics_resp_valid,
  output [127:0] io_lsu_atomics_resp_bits_data,
  output         io_lsu_atomics_resp_bits_miss,
  output         io_lsu_atomics_resp_bits_replay,
  output         io_lsu_atomics_resp_bits_error,
  output [3:0]   io_lsu_atomics_resp_bits_id,
  output         io_lsu_atomics_block_lr,
  output         io_lsu_release_valid,
  output [47:0]  io_lsu_release_bits_paddr,
  output         io_lsu_forward_D_0_valid,
  output [255:0] io_lsu_forward_D_0_data,
  output [1:0]   io_lsu_forward_D_0_mshrid,
  output         io_lsu_forward_D_0_last,
  output         io_lsu_forward_D_0_corrupt,
  output         io_lsu_forward_D_1_valid,
  output [255:0] io_lsu_forward_D_1_data,
  output [1:0]   io_lsu_forward_D_1_mshrid,
  output         io_lsu_forward_D_1_last,
  output         io_lsu_forward_D_1_corrupt,
  output         io_lsu_forward_D_2_valid,
  output [255:0] io_lsu_forward_D_2_data,
  output [1:0]   io_lsu_forward_D_2_mshrid,
  output         io_lsu_forward_D_2_last,
  output         io_lsu_forward_D_2_corrupt,
  input          io_lsu_forward_mshr_0_valid,
  input  [1:0]   io_lsu_forward_mshr_0_mshrid,
  input  [47:0]  io_lsu_forward_mshr_0_paddr,
  output         io_lsu_forward_mshr_0_forward_mshr,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_0,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_1,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_2,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_3,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_4,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_5,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_6,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_7,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_8,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_9,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_10,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_11,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_12,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_13,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_14,
  output [7:0]   io_lsu_forward_mshr_0_forwardData_15,
  output         io_lsu_forward_mshr_0_forward_result_valid,
  output         io_lsu_forward_mshr_0_corrupt,
  input          io_lsu_forward_mshr_1_valid,
  input  [1:0]   io_lsu_forward_mshr_1_mshrid,
  input  [47:0]  io_lsu_forward_mshr_1_paddr,
  output         io_lsu_forward_mshr_1_forward_mshr,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_0,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_1,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_2,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_3,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_4,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_5,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_6,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_7,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_8,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_9,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_10,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_11,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_12,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_13,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_14,
  output [7:0]   io_lsu_forward_mshr_1_forwardData_15,
  output         io_lsu_forward_mshr_1_forward_result_valid,
  output         io_lsu_forward_mshr_1_corrupt,
  input          io_lsu_forward_mshr_2_valid,
  input  [1:0]   io_lsu_forward_mshr_2_mshrid,
  input  [47:0]  io_lsu_forward_mshr_2_paddr,
  output         io_lsu_forward_mshr_2_forward_mshr,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_0,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_1,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_2,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_3,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_4,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_5,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_6,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_7,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_8,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_9,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_10,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_11,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_12,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_13,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_14,
  output [7:0]   io_lsu_forward_mshr_2_forwardData_15,
  output         io_lsu_forward_mshr_2_forward_result_valid,
  output         io_lsu_forward_mshr_2_corrupt,
  output         io_error_valid,
  output [47:0]  io_error_bits_paddr,
  output         io_error_bits_report_to_beu,
  input          io_lqEmpty,
  input          io_l2_hint_valid,
  input  [1:0]   io_l2_hint_bits_sourceId,
  output         io_cmoOpReq_ready,
  input          io_cmoOpReq_valid,
  input  [2:0]   io_cmoOpReq_bits_opcode,
  input  [63:0]  io_cmoOpReq_bits_address,
  input          io_cmoOpResp_ready,
  output         io_cmoOpResp_valid,
  output         io_cmoOpResp_bits_nderr,
  output         io_l1Miss,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value,
  output [5:0]   io_perf_9_value,
  output [5:0]   io_perf_10_value,
  output [5:0]   io_perf_11_value,
  output [5:0]   io_perf_12_value,
  output [5:0]   io_perf_13_value,
  output [5:0]   io_perf_14_value,
  output [5:0]   io_perf_15_value,
  output [5:0]   io_perf_16_value,
  output [5:0]   io_perf_17_value,
  output [5:0]   io_perf_18_value,
  output [5:0]   io_perf_19_value,
  output [5:0]   io_perf_20_value,
  output [5:0]   io_perf_21_value,
  output [5:0]   io_perf_22_value,
  output [5:0]   io_perf_23_value,
  output [5:0]   io_perf_24_value,
  output [5:0]   io_perf_25_value,
  output [5:0]   io_perf_26_value,
  output [5:0]   io_perf_27_value,
  output [5:0]   io_perf_28_value,
  output [5:0]   io_perf_29_value,
  output [5:0]   io_perf_30_value,
  output [5:0]   io_perf_31_value
);

  wire         clientNodeOut_d_ready;
  wire         _missReadyGen_io_in_0_ready;
  wire         _missReadyGen_io_in_1_ready;
  wire         _missReadyGen_io_in_2_ready;
  wire         _missReadyGen_io_in_3_ready;
  wire [3:0]   _missReadyGen_io_queryMQ_0_req_bits_source;
  wire [47:0]  _missReadyGen_io_queryMQ_0_req_bits_addr;
  wire [3:0]   _missReadyGen_io_queryMQ_1_req_bits_source;
  wire [47:0]  _missReadyGen_io_queryMQ_1_req_bits_addr;
  wire [3:0]   _missReadyGen_io_queryMQ_2_req_bits_source;
  wire [47:0]  _missReadyGen_io_queryMQ_2_req_bits_addr;
  wire [3:0]   _missReadyGen_io_queryMQ_3_req_bits_source;
  wire [47:0]  _missReadyGen_io_queryMQ_3_req_bits_addr;
  wire         _missReqArb_io_out_valid;
  wire [3:0]   _missReqArb_io_out_bits_source;
  wire [4:0]   _missReqArb_io_out_bits_cmd;
  wire [47:0]  _missReqArb_io_out_bits_addr;
  wire [49:0]  _missReqArb_io_out_bits_vaddr;
  wire         _missReqArb_io_out_bits_full_overwrite;
  wire [2:0]   _missReqArb_io_out_bits_word_idx;
  wire [127:0] _missReqArb_io_out_bits_amo_data;
  wire [15:0]  _missReqArb_io_out_bits_amo_mask;
  wire [127:0] _missReqArb_io_out_bits_amo_cmp;
  wire [1:0]   _missReqArb_io_out_bits_req_coh_state;
  wire [3:0]   _missReqArb_io_out_bits_id;
  wire         _missReqArb_io_out_bits_isBtoT;
  wire [3:0]   _missReqArb_io_out_bits_occupy_way;
  wire         _missReqArb_io_out_bits_cancel;
  wire [511:0] _missReqArb_io_out_bits_store_data;
  wire [63:0]  _missReqArb_io_out_bits_store_mask;
  wire         _dataWriteArb_dup_7_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_7_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_7_io_out_bits_addr;
  wire         _dataWriteArb_dup_6_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_6_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_6_io_out_bits_addr;
  wire         _dataWriteArb_dup_5_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_5_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_5_io_out_bits_addr;
  wire         _dataWriteArb_dup_4_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_4_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_4_io_out_bits_addr;
  wire         _dataWriteArb_dup_3_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_3_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_3_io_out_bits_addr;
  wire         _dataWriteArb_dup_2_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_2_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_2_io_out_bits_addr;
  wire         _dataWriteArb_dup_1_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_1_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_1_io_out_bits_addr;
  wire         _dataWriteArb_dup_io_out_valid;
  wire [3:0]   _dataWriteArb_dup_io_out_bits_way_en;
  wire [47:0]  _dataWriteArb_dup_io_out_bits_addr;
  wire         _dataWriteArb_io_out_valid;
  wire [7:0]   _dataWriteArb_io_out_bits_wmask;
  wire [63:0]  _dataWriteArb_io_out_bits_data_0;
  wire [63:0]  _dataWriteArb_io_out_bits_data_1;
  wire [63:0]  _dataWriteArb_io_out_bits_data_2;
  wire [63:0]  _dataWriteArb_io_out_bits_data_3;
  wire [63:0]  _dataWriteArb_io_out_bits_data_4;
  wire [63:0]  _dataWriteArb_io_out_bits_data_5;
  wire [63:0]  _dataWriteArb_io_out_bits_data_6;
  wire [63:0]  _dataWriteArb_io_out_bits_data_7;
  wire         _tag_write_arb_io_out_valid;
  wire         _tag_write_arb_io_out_bits_idx;
  wire [3:0]   _tag_write_arb_io_out_bits_way_en;
  wire [40:0]  _tag_write_arb_io_out_bits_tag;
  wire         _wb_io_req_ready;
  wire         _wb_io_block_miss_req_0;
  wire         _wb_io_block_miss_req_1;
  wire         _wb_io_block_miss_req_2;
  wire         _wb_io_block_miss_req_3;
  wire         _wb_io_block_miss_req_4;
  wire [5:0]   _wb_io_perf_0_value;
  wire [5:0]   _wb_io_perf_1_value;
  wire [5:0]   _wb_io_perf_2_value;
  wire [5:0]   _wb_io_perf_3_value;
  wire [5:0]   _wb_io_perf_4_value;
  wire         _probeQueue_io_mem_probe_ready;
  wire         _probeQueue_io_pipe_req_valid;
  wire         _probeQueue_io_pipe_req_bits_miss;
  wire [1:0]   _probeQueue_io_pipe_req_bits_miss_id;
  wire [3:0]   _probeQueue_io_pipe_req_bits_occupy_way;
  wire         _probeQueue_io_pipe_req_bits_miss_fail_cause_evict_btot;
  wire         _probeQueue_io_pipe_req_bits_probe;
  wire [1:0]   _probeQueue_io_pipe_req_bits_probe_param;
  wire         _probeQueue_io_pipe_req_bits_probe_need_data;
  wire [3:0]   _probeQueue_io_pipe_req_bits_source;
  wire [4:0]   _probeQueue_io_pipe_req_bits_cmd;
  wire [49:0]  _probeQueue_io_pipe_req_bits_vaddr;
  wire [47:0]  _probeQueue_io_pipe_req_bits_addr;
  wire [511:0] _probeQueue_io_pipe_req_bits_store_data;
  wire [63:0]  _probeQueue_io_pipe_req_bits_store_mask;
  wire [2:0]   _probeQueue_io_pipe_req_bits_word_idx;
  wire [127:0] _probeQueue_io_pipe_req_bits_amo_data;
  wire [15:0]  _probeQueue_io_pipe_req_bits_amo_mask;
  wire [127:0] _probeQueue_io_pipe_req_bits_amo_cmp;
  wire         _probeQueue_io_pipe_req_bits_error;
  wire         _probeQueue_io_pipe_req_bits_replace;
  wire [3:0]   _probeQueue_io_pipe_req_bits_id;
  wire [5:0]   _probeQueue_io_perf_0_value;
  wire [5:0]   _probeQueue_io_perf_1_value;
  wire [5:0]   _probeQueue_io_perf_2_value;
  wire [5:0]   _probeQueue_io_perf_3_value;
  wire [5:0]   _probeQueue_io_perf_4_value;
  wire [1:0]   _missQueue_io_resp_id;
  wire         _missQueue_io_resp_handled;
  wire         _missQueue_io_queryMQ_0_ready;
  wire         _missQueue_io_queryMQ_1_ready;
  wire         _missQueue_io_queryMQ_2_ready;
  wire         _missQueue_io_queryMQ_3_ready;
  wire         _missQueue_io_mem_grant_ready;
  wire         _missQueue_io_main_pipe_req_valid;
  wire         _missQueue_io_main_pipe_req_bits_miss;
  wire [1:0]   _missQueue_io_main_pipe_req_bits_miss_id;
  wire [3:0]   _missQueue_io_main_pipe_req_bits_occupy_way;
  wire         _missQueue_io_main_pipe_req_bits_miss_fail_cause_evict_btot;
  wire [3:0]   _missQueue_io_main_pipe_req_bits_source;
  wire [4:0]   _missQueue_io_main_pipe_req_bits_cmd;
  wire [49:0]  _missQueue_io_main_pipe_req_bits_vaddr;
  wire [47:0]  _missQueue_io_main_pipe_req_bits_addr;
  wire [2:0]   _missQueue_io_main_pipe_req_bits_word_idx;
  wire [127:0] _missQueue_io_main_pipe_req_bits_amo_data;
  wire [15:0]  _missQueue_io_main_pipe_req_bits_amo_mask;
  wire [127:0] _missQueue_io_main_pipe_req_bits_amo_cmp;
  wire [3:0]   _missQueue_io_main_pipe_req_bits_id;
  wire         _missQueue_io_refill_info_valid;
  wire [511:0] _missQueue_io_refill_info_bits_store_data;
  wire [63:0]  _missQueue_io_refill_info_bits_store_mask;
  wire [1:0]   _missQueue_io_refill_info_bits_miss_param;
  wire         _missQueue_io_refill_info_bits_error;
  wire         _missQueue_io_probe_block;
  wire         _missQueue_io_replace_block;
  wire [3:0]   _missQueue_io_btot_ways_for_set;
  wire [5:0]   _missQueue_io_perf_0_value;
  wire [5:0]   _missQueue_io_perf_1_value;
  wire [5:0]   _missQueue_io_perf_2_value;
  wire [5:0]   _missQueue_io_perf_3_value;
  wire [5:0]   _missQueue_io_perf_4_value;
  wire         _mainPipe_io_probe_req_ready;
  wire         _mainPipe_io_miss_req_valid;
  wire [3:0]   _mainPipe_io_miss_req_bits_source;
  wire [4:0]   _mainPipe_io_miss_req_bits_cmd;
  wire [47:0]  _mainPipe_io_miss_req_bits_addr;
  wire [49:0]  _mainPipe_io_miss_req_bits_vaddr;
  wire         _mainPipe_io_miss_req_bits_full_overwrite;
  wire [2:0]   _mainPipe_io_miss_req_bits_word_idx;
  wire [127:0] _mainPipe_io_miss_req_bits_amo_data;
  wire [15:0]  _mainPipe_io_miss_req_bits_amo_mask;
  wire [127:0] _mainPipe_io_miss_req_bits_amo_cmp;
  wire [1:0]   _mainPipe_io_miss_req_bits_req_coh_state;
  wire [3:0]   _mainPipe_io_miss_req_bits_id;
  wire         _mainPipe_io_miss_req_bits_isBtoT;
  wire [3:0]   _mainPipe_io_miss_req_bits_occupy_way;
  wire         _mainPipe_io_miss_req_bits_cancel;
  wire [511:0] _mainPipe_io_miss_req_bits_store_data;
  wire [63:0]  _mainPipe_io_miss_req_bits_store_mask;
  wire         _mainPipe_io_refill_req_ready;
  wire         _mainPipe_io_wbq_conflict_check_valid;
  wire [47:0]  _mainPipe_io_wbq_conflict_check_bits;
  wire         _mainPipe_io_store_replay_resp_valid;
  wire [3:0]   _mainPipe_io_store_replay_resp_bits_id;
  wire         _mainPipe_io_atomic_resp_valid;
  wire [3:0]   _mainPipe_io_atomic_resp_bits_source;
  wire [127:0] _mainPipe_io_atomic_resp_bits_data;
  wire         _mainPipe_io_atomic_resp_bits_miss;
  wire [1:0]   _mainPipe_io_atomic_resp_bits_miss_id;
  wire         _mainPipe_io_atomic_resp_bits_replay;
  wire         _mainPipe_io_atomic_resp_bits_error;
  wire         _mainPipe_io_atomic_resp_bits_ack_miss_queue;
  wire [3:0]   _mainPipe_io_atomic_resp_bits_id;
  wire         _mainPipe_io_mainpipe_info_s2_valid;
  wire [1:0]   _mainPipe_io_mainpipe_info_s2_miss_id;
  wire         _mainPipe_io_mainpipe_info_s2_replay_to_mq;
  wire         _mainPipe_io_mainpipe_info_s2_evict_BtoT_way;
  wire [3:0]   _mainPipe_io_mainpipe_info_s2_next_evict_way;
  wire         _mainPipe_io_mainpipe_info_s3_valid;
  wire [1:0]   _mainPipe_io_mainpipe_info_s3_miss_id;
  wire         _mainPipe_io_mainpipe_info_s3_refill_resp;
  wire         _mainPipe_io_wb_valid;
  wire [2:0]   _mainPipe_io_wb_bits_param;
  wire         _mainPipe_io_wb_bits_voluntary;
  wire         _mainPipe_io_wb_bits_hasData;
  wire         _mainPipe_io_wb_bits_corrupt;
  wire [47:0]  _mainPipe_io_wb_bits_addr;
  wire [511:0] _mainPipe_io_wb_bits_data;
  wire         _mainPipe_io_data_readline_valid;
  wire [3:0]   _mainPipe_io_data_readline_bits_way_en;
  wire [47:0]  _mainPipe_io_data_readline_bits_addr;
  wire [7:0]   _mainPipe_io_data_readline_bits_rmask;
  wire         _mainPipe_io_data_readline_can_go;
  wire         _mainPipe_io_data_readline_stall;
  wire         _mainPipe_io_data_readline_can_resp;
  wire         _mainPipe_io_data_write_valid;
  wire [7:0]   _mainPipe_io_data_write_bits_wmask;
  wire [63:0]  _mainPipe_io_data_write_bits_data_0;
  wire [63:0]  _mainPipe_io_data_write_bits_data_1;
  wire [63:0]  _mainPipe_io_data_write_bits_data_2;
  wire [63:0]  _mainPipe_io_data_write_bits_data_3;
  wire [63:0]  _mainPipe_io_data_write_bits_data_4;
  wire [63:0]  _mainPipe_io_data_write_bits_data_5;
  wire [63:0]  _mainPipe_io_data_write_bits_data_6;
  wire [63:0]  _mainPipe_io_data_write_bits_data_7;
  wire         _mainPipe_io_data_write_dup_0_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_0_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_0_bits_addr;
  wire         _mainPipe_io_data_write_dup_1_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_1_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_1_bits_addr;
  wire         _mainPipe_io_data_write_dup_2_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_2_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_2_bits_addr;
  wire         _mainPipe_io_data_write_dup_3_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_3_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_3_bits_addr;
  wire         _mainPipe_io_data_write_dup_4_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_4_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_4_bits_addr;
  wire         _mainPipe_io_data_write_dup_5_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_5_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_5_bits_addr;
  wire         _mainPipe_io_data_write_dup_6_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_6_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_6_bits_addr;
  wire         _mainPipe_io_data_write_dup_7_valid;
  wire [3:0]   _mainPipe_io_data_write_dup_7_bits_way_en;
  wire [47:0]  _mainPipe_io_data_write_dup_7_bits_addr;
  wire         _mainPipe_io_meta_read_valid;
  wire         _mainPipe_io_meta_read_bits_idx;
  wire         _mainPipe_io_meta_write_valid;
  wire         _mainPipe_io_meta_write_bits_idx;
  wire [3:0]   _mainPipe_io_meta_write_bits_way_en;
  wire [1:0]   _mainPipe_io_meta_write_bits_meta_coh_state;
  wire         _mainPipe_io_error_flag_write_valid;
  wire         _mainPipe_io_error_flag_write_bits_idx;
  wire [3:0]   _mainPipe_io_error_flag_write_bits_way_en;
  wire         _mainPipe_io_error_flag_write_bits_flag;
  wire         _mainPipe_io_tag_read_valid;
  wire         _mainPipe_io_tag_read_bits_idx;
  wire         _mainPipe_io_tag_write_valid;
  wire         _mainPipe_io_tag_write_bits_idx;
  wire [3:0]   _mainPipe_io_tag_write_bits_way_en;
  wire [40:0]  _mainPipe_io_tag_write_bits_tag;
  wire         _mainPipe_io_tag_write_intend;
  wire         _mainPipe_io_replace_access_valid;
  wire         _mainPipe_io_replace_access_bits_set;
  wire [1:0]   _mainPipe_io_replace_access_bits_way;
  wire         _mainPipe_io_replace_way_set_bits;
  wire         _mainPipe_io_evict_set;
  wire         _mainPipe_io_replace_addr_valid;
  wire [47:0]  _mainPipe_io_replace_addr_bits;
  wire         _mainPipe_io_lrsc_locked_block_valid;
  wire [47:0]  _mainPipe_io_lrsc_locked_block_bits;
  wire         _mainPipe_io_update_resv_set;
  wire         _mainPipe_io_error_valid;
  wire         _mainPipe_io_error_bits_source_tag;
  wire         _mainPipe_io_error_bits_source_data;
  wire         _mainPipe_io_error_bits_source_l2;
  wire         _mainPipe_io_error_bits_opType_store;
  wire         _mainPipe_io_error_bits_opType_probe;
  wire         _mainPipe_io_error_bits_opType_release;
  wire         _mainPipe_io_error_bits_opType_atom;
  wire [47:0]  _mainPipe_io_error_bits_paddr;
  wire         _mainPipe_io_error_bits_report_to_beu;
  wire         _mainPipe_io_pseudo_tag_error_inj_done;
  wire         _mainPipe_io_pseudo_data_error_inj_done;
  wire [5:0]   _mainPipe_io_perf_0_value;
  wire [5:0]   _mainPipe_io_perf_1_value;
  wire         _ldu_2_io_meta_read_valid;
  wire         _ldu_2_io_meta_read_bits_idx;
  wire         _ldu_2_io_tag_read_valid;
  wire         _ldu_2_io_tag_read_bits_idx;
  wire         _ldu_2_io_banked_data_read_valid;
  wire [3:0]   _ldu_2_io_banked_data_read_bits_way_en;
  wire [47:0]  _ldu_2_io_banked_data_read_bits_addr;
  wire [47:0]  _ldu_2_io_banked_data_read_bits_addr_dup;
  wire [7:0]   _ldu_2_io_banked_data_read_bits_bankMask;
  wire         _ldu_2_io_banked_data_read_bits_lqIdx_flag;
  wire [4:0]   _ldu_2_io_banked_data_read_bits_lqIdx_value;
  wire         _ldu_2_io_is128Req;
  wire         _ldu_2_io_miss_req_valid;
  wire [3:0]   _ldu_2_io_miss_req_bits_source;
  wire [4:0]   _ldu_2_io_miss_req_bits_cmd;
  wire [47:0]  _ldu_2_io_miss_req_bits_addr;
  wire [49:0]  _ldu_2_io_miss_req_bits_vaddr;
  wire [1:0]   _ldu_2_io_miss_req_bits_req_coh_state;
  wire         _ldu_2_io_miss_req_bits_cancel;
  wire         _ldu_2_io_wbq_conflict_check_valid;
  wire [47:0]  _ldu_2_io_wbq_conflict_check_bits;
  wire         _ldu_2_io_replace_access_valid;
  wire         _ldu_2_io_replace_access_bits_set;
  wire [1:0]   _ldu_2_io_replace_access_bits_way;
  wire         _ldu_2_io_error_valid;
  wire         _ldu_2_io_error_bits_source_tag;
  wire         _ldu_2_io_error_bits_source_data;
  wire         _ldu_2_io_error_bits_source_l2;
  wire [47:0]  _ldu_2_io_error_bits_paddr;
  wire         _ldu_2_io_error_bits_report_to_beu;
  wire         _ldu_2_io_pseudo_tag_error_inj_done;
  wire         _ldu_2_io_pseudo_data_error_inj_done;
  wire [5:0]   _ldu_2_io_perf_0_value;
  wire [5:0]   _ldu_2_io_perf_1_value;
  wire [5:0]   _ldu_2_io_perf_2_value;
  wire [5:0]   _ldu_2_io_perf_3_value;
  wire [5:0]   _ldu_2_io_perf_4_value;
  wire         _ldu_1_io_meta_read_valid;
  wire         _ldu_1_io_meta_read_bits_idx;
  wire         _ldu_1_io_tag_read_valid;
  wire         _ldu_1_io_tag_read_bits_idx;
  wire         _ldu_1_io_banked_data_read_valid;
  wire [3:0]   _ldu_1_io_banked_data_read_bits_way_en;
  wire [47:0]  _ldu_1_io_banked_data_read_bits_addr;
  wire [47:0]  _ldu_1_io_banked_data_read_bits_addr_dup;
  wire [7:0]   _ldu_1_io_banked_data_read_bits_bankMask;
  wire         _ldu_1_io_banked_data_read_bits_lqIdx_flag;
  wire [4:0]   _ldu_1_io_banked_data_read_bits_lqIdx_value;
  wire         _ldu_1_io_is128Req;
  wire         _ldu_1_io_miss_req_valid;
  wire [3:0]   _ldu_1_io_miss_req_bits_source;
  wire [4:0]   _ldu_1_io_miss_req_bits_cmd;
  wire [47:0]  _ldu_1_io_miss_req_bits_addr;
  wire [49:0]  _ldu_1_io_miss_req_bits_vaddr;
  wire [1:0]   _ldu_1_io_miss_req_bits_req_coh_state;
  wire         _ldu_1_io_miss_req_bits_cancel;
  wire         _ldu_1_io_wbq_conflict_check_valid;
  wire [47:0]  _ldu_1_io_wbq_conflict_check_bits;
  wire         _ldu_1_io_replace_access_valid;
  wire         _ldu_1_io_replace_access_bits_set;
  wire [1:0]   _ldu_1_io_replace_access_bits_way;
  wire         _ldu_1_io_error_valid;
  wire         _ldu_1_io_error_bits_source_tag;
  wire         _ldu_1_io_error_bits_source_data;
  wire         _ldu_1_io_error_bits_source_l2;
  wire [47:0]  _ldu_1_io_error_bits_paddr;
  wire         _ldu_1_io_error_bits_report_to_beu;
  wire         _ldu_1_io_pseudo_tag_error_inj_done;
  wire         _ldu_1_io_pseudo_data_error_inj_done;
  wire [5:0]   _ldu_1_io_perf_0_value;
  wire [5:0]   _ldu_1_io_perf_1_value;
  wire [5:0]   _ldu_1_io_perf_2_value;
  wire [5:0]   _ldu_1_io_perf_3_value;
  wire [5:0]   _ldu_1_io_perf_4_value;
  wire         _ldu_0_io_meta_read_valid;
  wire         _ldu_0_io_meta_read_bits_idx;
  wire         _ldu_0_io_tag_read_valid;
  wire         _ldu_0_io_tag_read_bits_idx;
  wire         _ldu_0_io_banked_data_read_valid;
  wire [3:0]   _ldu_0_io_banked_data_read_bits_way_en;
  wire [47:0]  _ldu_0_io_banked_data_read_bits_addr;
  wire [47:0]  _ldu_0_io_banked_data_read_bits_addr_dup;
  wire [7:0]   _ldu_0_io_banked_data_read_bits_bankMask;
  wire         _ldu_0_io_banked_data_read_bits_lqIdx_flag;
  wire [4:0]   _ldu_0_io_banked_data_read_bits_lqIdx_value;
  wire         _ldu_0_io_is128Req;
  wire         _ldu_0_io_miss_req_valid;
  wire [3:0]   _ldu_0_io_miss_req_bits_source;
  wire [4:0]   _ldu_0_io_miss_req_bits_cmd;
  wire [47:0]  _ldu_0_io_miss_req_bits_addr;
  wire [49:0]  _ldu_0_io_miss_req_bits_vaddr;
  wire [1:0]   _ldu_0_io_miss_req_bits_req_coh_state;
  wire         _ldu_0_io_miss_req_bits_cancel;
  wire         _ldu_0_io_wbq_conflict_check_valid;
  wire [47:0]  _ldu_0_io_wbq_conflict_check_bits;
  wire         _ldu_0_io_replace_access_valid;
  wire         _ldu_0_io_replace_access_bits_set;
  wire [1:0]   _ldu_0_io_replace_access_bits_way;
  wire         _ldu_0_io_error_valid;
  wire         _ldu_0_io_error_bits_source_tag;
  wire         _ldu_0_io_error_bits_source_data;
  wire         _ldu_0_io_error_bits_source_l2;
  wire [47:0]  _ldu_0_io_error_bits_paddr;
  wire         _ldu_0_io_error_bits_report_to_beu;
  wire         _ldu_0_io_pseudo_tag_error_inj_done;
  wire         _ldu_0_io_pseudo_data_error_inj_done;
  wire [5:0]   _ldu_0_io_perf_0_value;
  wire [5:0]   _ldu_0_io_perf_1_value;
  wire [5:0]   _ldu_0_io_perf_2_value;
  wire [5:0]   _ldu_0_io_perf_3_value;
  wire [5:0]   _ldu_0_io_perf_4_value;
  wire         _tagArray_io_read_3_ready;
  wire [47:0]  _tagArray_io_resp_0_0;
  wire [47:0]  _tagArray_io_resp_0_1;
  wire [47:0]  _tagArray_io_resp_0_2;
  wire [47:0]  _tagArray_io_resp_0_3;
  wire [47:0]  _tagArray_io_resp_1_0;
  wire [47:0]  _tagArray_io_resp_1_1;
  wire [47:0]  _tagArray_io_resp_1_2;
  wire [47:0]  _tagArray_io_resp_1_3;
  wire [47:0]  _tagArray_io_resp_2_0;
  wire [47:0]  _tagArray_io_resp_2_1;
  wire [47:0]  _tagArray_io_resp_2_2;
  wire [47:0]  _tagArray_io_resp_2_3;
  wire [47:0]  _tagArray_io_resp_3_0;
  wire [47:0]  _tagArray_io_resp_3_1;
  wire [47:0]  _tagArray_io_resp_3_2;
  wire [47:0]  _tagArray_io_resp_3_3;
  wire         _errorArray_io_resp_0_0;
  wire         _errorArray_io_resp_0_1;
  wire         _errorArray_io_resp_0_2;
  wire         _errorArray_io_resp_0_3;
  wire         _errorArray_io_resp_1_0;
  wire         _errorArray_io_resp_1_1;
  wire         _errorArray_io_resp_1_2;
  wire         _errorArray_io_resp_1_3;
  wire         _errorArray_io_resp_2_0;
  wire         _errorArray_io_resp_2_1;
  wire         _errorArray_io_resp_2_2;
  wire         _errorArray_io_resp_2_3;
  wire         _errorArray_io_resp_3_0;
  wire         _errorArray_io_resp_3_1;
  wire         _errorArray_io_resp_3_2;
  wire         _errorArray_io_resp_3_3;
  wire [1:0]   _metaArray_io_resp_0_0_coh_state;
  wire [1:0]   _metaArray_io_resp_0_1_coh_state;
  wire [1:0]   _metaArray_io_resp_0_2_coh_state;
  wire [1:0]   _metaArray_io_resp_0_3_coh_state;
  wire [1:0]   _metaArray_io_resp_1_0_coh_state;
  wire [1:0]   _metaArray_io_resp_1_1_coh_state;
  wire [1:0]   _metaArray_io_resp_1_2_coh_state;
  wire [1:0]   _metaArray_io_resp_1_3_coh_state;
  wire [1:0]   _metaArray_io_resp_2_0_coh_state;
  wire [1:0]   _metaArray_io_resp_2_1_coh_state;
  wire [1:0]   _metaArray_io_resp_2_2_coh_state;
  wire [1:0]   _metaArray_io_resp_2_3_coh_state;
  wire [1:0]   _metaArray_io_resp_3_0_coh_state;
  wire [1:0]   _metaArray_io_resp_3_1_coh_state;
  wire [1:0]   _metaArray_io_resp_3_2_coh_state;
  wire [1:0]   _metaArray_io_resp_3_3_coh_state;
  wire         _bankedDataArray_io_read_0_ready;
  wire         _bankedDataArray_io_read_1_ready;
  wire         _bankedDataArray_io_read_2_ready;
  wire         _bankedDataArray_io_readline_ready;
  wire [63:0]  _bankedDataArray_io_readline_resp_0_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_1_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_2_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_3_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_4_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_5_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_6_raw_data;
  wire [63:0]  _bankedDataArray_io_readline_resp_7_raw_data;
  wire         _bankedDataArray_io_readline_error_delayed;
  wire [63:0]  _bankedDataArray_io_read_resp_0_0_raw_data;
  wire [63:0]  _bankedDataArray_io_read_resp_0_1_raw_data;
  wire [63:0]  _bankedDataArray_io_read_resp_1_0_raw_data;
  wire [63:0]  _bankedDataArray_io_read_resp_1_1_raw_data;
  wire [63:0]  _bankedDataArray_io_read_resp_2_0_raw_data;
  wire [63:0]  _bankedDataArray_io_read_resp_2_1_raw_data;
  wire         _bankedDataArray_io_read_error_delayed_0_0;
  wire         _bankedDataArray_io_read_error_delayed_0_1;
  wire         _bankedDataArray_io_read_error_delayed_1_0;
  wire         _bankedDataArray_io_read_error_delayed_1_1;
  wire         _bankedDataArray_io_read_error_delayed_2_0;
  wire         _bankedDataArray_io_read_error_delayed_2_1;
  wire         _bankedDataArray_io_bank_conflict_slow_0;
  wire         _bankedDataArray_io_bank_conflict_slow_1;
  wire         _bankedDataArray_io_bank_conflict_slow_2;
  wire         _bankedDataArray_io_pseudo_error_ready;
  wire         _cacheCtrlOpt_io_pseudoError_0_valid;
  wire         _cacheCtrlOpt_io_pseudoError_0_bits_0_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_0_bits_0_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_valid;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_0_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_0_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_1_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_1_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_2_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_2_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_3_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_3_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_4_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_4_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_5_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_5_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_6_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_6_mask;
  wire         _cacheCtrlOpt_io_pseudoError_1_bits_7_valid;
  wire [63:0]  _cacheCtrlOpt_io_pseudoError_1_bits_7_mask;
  reg          missQueue_io_l2_pf_store_only_REG;
  reg          missQueue_io_l2_hint_REG_valid;
  reg  [1:0]   missQueue_io_l2_hint_REG_bits_sourceId;
  wire         error_valid =
    _ldu_0_io_error_valid | _ldu_1_io_error_valid | _ldu_2_io_error_valid
    | _mainPipe_io_error_valid;
  reg          io_error_bits_REG;
  reg          io_error_bits_r_source_tag;
  reg          io_error_bits_r_source_data;
  reg          io_error_bits_r_source_l2;
  reg  [47:0]  io_error_bits_r_paddr;
  reg          io_error_bits_r_report_to_beu;
  reg          io_error_bits_REG_1;
  reg          io_error_bits_r_1_source_tag;
  reg          io_error_bits_r_1_source_data;
  reg          io_error_bits_r_1_source_l2;
  reg  [47:0]  io_error_bits_r_1_paddr;
  reg          io_error_bits_r_1_report_to_beu;
  reg          io_error_bits_REG_2;
  reg          io_error_bits_r_2_source_tag;
  reg          io_error_bits_r_2_source_data;
  reg          io_error_bits_r_2_source_l2;
  reg  [47:0]  io_error_bits_r_2_paddr;
  reg          io_error_bits_r_2_report_to_beu;
  reg          io_error_bits_REG_3;
  reg          io_error_bits_r_3_source_tag;
  reg          io_error_bits_r_3_source_data;
  reg          io_error_bits_r_3_source_l2;
  reg          io_error_bits_r_3_opType_store;
  reg          io_error_bits_r_3_opType_probe;
  reg          io_error_bits_r_3_opType_release;
  reg          io_error_bits_r_3_opType_atom;
  reg  [47:0]  io_error_bits_r_3_paddr;
  reg          io_error_bits_r_3_report_to_beu;
  reg          io_error_bits_REG_4;
  reg  [47:0]  io_error_bits_r_4_paddr;
  reg          io_error_bits_r_4_report_to_beu;
  reg          io_error_valid_REG;
  reg          io_error_valid_REG_1;
  wire         _GEN = auto_client_out_d_bits_opcode == 4'h5;
  wire         _done_T = clientNodeOut_d_ready & auto_client_out_d_valid;
  wire [12:0]  _GEN_0 = {10'h0, auto_client_out_d_bits_size};
  wire [12:0]  _done_r_beats1_decode_T = 13'h3F << _GEN_0;
  wire         done_r_beats1 =
    auto_client_out_d_bits_opcode[0] & ~(_done_r_beats1_decode_T[5]);
  reg          done_r_counter;
  wire         io_lsu_forward_D_2_valid_0 = _GEN & auto_client_out_d_valid;
  wire         _done_T_1 = clientNodeOut_d_ready & auto_client_out_d_valid;
  wire [12:0]  _done_r_beats1_decode_T_3 = 13'h3F << _GEN_0;
  wire         done_r_beats1_1 =
    auto_client_out_d_bits_opcode[0] & ~(_done_r_beats1_decode_T_3[5]);
  reg          done_r_counter_1;
  wire         _done_T_2 = clientNodeOut_d_ready & auto_client_out_d_valid;
  wire [12:0]  _done_r_beats1_decode_T_6 = 13'h3F << _GEN_0;
  wire         done_r_beats1_2 =
    auto_client_out_d_bits_opcode[0] & ~(_done_r_beats1_decode_T_6[5]);
  reg          done_r_counter_2;
  wire         _GEN_1 = auto_client_out_d_bits_opcode == 4'h4;
  reg          io_lsu_atomics_resp_valid_REG;
  reg  [127:0] io_lsu_atomics_resp_bits_r_data;
  reg          io_lsu_atomics_resp_bits_r_miss;
  reg          io_lsu_atomics_resp_bits_r_replay;
  reg          io_lsu_atomics_resp_bits_r_error;
  reg  [3:0]   io_lsu_atomics_resp_bits_r_id;
  reg          missQueue_io_main_pipe_resp_valid_REG;
  reg  [1:0]   missQueue_io_main_pipe_resp_bits_r_miss_id;
  reg          missQueue_io_main_pipe_resp_bits_r_ack_miss_queue;
  reg          io_lsu_store_replay_resp_valid_REG;
  reg  [3:0]   io_lsu_store_replay_resp_bits_r_id;
  reg          mainPipe_io_invalid_resv_set_REG;
  reg          io_lsu_release_valid_REG;
  reg  [47:0]  io_lsu_release_bits_paddr_r;
  wire         _GEN_2 = _GEN_1 | _GEN | auto_client_out_d_bits_opcode == 4'h8;
  wire         _GEN_3 = auto_client_out_d_bits_opcode == 4'h6;
  assign clientNodeOut_d_ready = _GEN_2 ? _missQueue_io_mem_grant_ready : _GEN_3;
  reg  [2:0]   state_vec_0;
  reg  [2:0]   state_vec_1;
  wire [2:0]   _GEN_4 = _mainPipe_io_replace_way_set_bits ? state_vec_1 : state_vec_0;
  reg  [5:0]   io_perf_0_value_REG;
  reg  [5:0]   io_perf_0_value_REG_1;
  reg  [5:0]   io_perf_1_value_REG;
  reg  [5:0]   io_perf_1_value_REG_1;
  reg  [5:0]   io_perf_2_value_REG;
  reg  [5:0]   io_perf_2_value_REG_1;
  reg  [5:0]   io_perf_3_value_REG;
  reg  [5:0]   io_perf_3_value_REG_1;
  reg  [5:0]   io_perf_4_value_REG;
  reg  [5:0]   io_perf_4_value_REG_1;
  reg  [5:0]   io_perf_5_value_REG;
  reg  [5:0]   io_perf_5_value_REG_1;
  reg  [5:0]   io_perf_6_value_REG;
  reg  [5:0]   io_perf_6_value_REG_1;
  reg  [5:0]   io_perf_7_value_REG;
  reg  [5:0]   io_perf_7_value_REG_1;
  reg  [5:0]   io_perf_8_value_REG;
  reg  [5:0]   io_perf_8_value_REG_1;
  reg  [5:0]   io_perf_9_value_REG;
  reg  [5:0]   io_perf_9_value_REG_1;
  reg  [5:0]   io_perf_10_value_REG;
  reg  [5:0]   io_perf_10_value_REG_1;
  reg  [5:0]   io_perf_11_value_REG;
  reg  [5:0]   io_perf_11_value_REG_1;
  reg  [5:0]   io_perf_12_value_REG;
  reg  [5:0]   io_perf_12_value_REG_1;
  reg  [5:0]   io_perf_13_value_REG;
  reg  [5:0]   io_perf_13_value_REG_1;
  reg  [5:0]   io_perf_14_value_REG;
  reg  [5:0]   io_perf_14_value_REG_1;
  reg  [5:0]   io_perf_15_value_REG;
  reg  [5:0]   io_perf_15_value_REG_1;
  reg  [5:0]   io_perf_16_value_REG;
  reg  [5:0]   io_perf_16_value_REG_1;
  reg  [5:0]   io_perf_17_value_REG;
  reg  [5:0]   io_perf_17_value_REG_1;
  reg  [5:0]   io_perf_18_value_REG;
  reg  [5:0]   io_perf_18_value_REG_1;
  reg  [5:0]   io_perf_19_value_REG;
  reg  [5:0]   io_perf_19_value_REG_1;
  reg  [5:0]   io_perf_20_value_REG;
  reg  [5:0]   io_perf_20_value_REG_1;
  reg  [5:0]   io_perf_21_value_REG;
  reg  [5:0]   io_perf_21_value_REG_1;
  reg  [5:0]   io_perf_22_value_REG;
  reg  [5:0]   io_perf_22_value_REG_1;
  reg  [5:0]   io_perf_23_value_REG;
  reg  [5:0]   io_perf_23_value_REG_1;
  reg  [5:0]   io_perf_24_value_REG;
  reg  [5:0]   io_perf_24_value_REG_1;
  reg  [5:0]   io_perf_25_value_REG;
  reg  [5:0]   io_perf_25_value_REG_1;
  reg  [5:0]   io_perf_26_value_REG;
  reg  [5:0]   io_perf_26_value_REG_1;
  reg  [5:0]   io_perf_27_value_REG;
  reg  [5:0]   io_perf_27_value_REG_1;
  reg  [5:0]   io_perf_28_value_REG;
  reg  [5:0]   io_perf_28_value_REG_1;
  reg  [5:0]   io_perf_29_value_REG;
  reg  [5:0]   io_perf_29_value_REG_1;
  reg  [5:0]   io_perf_30_value_REG;
  reg  [5:0]   io_perf_30_value_REG_1;
  reg  [5:0]   io_perf_31_value_REG;
  reg  [5:0]   io_perf_31_value_REG_1;
  wire         _state_vec_0_T_3 =
    _ldu_0_io_replace_access_bits_way[1]
      ? ~(_ldu_0_io_replace_access_bits_way[0])
      : state_vec_0[1];
  wire         _state_vec_0_T_7 =
    _ldu_0_io_replace_access_bits_way[1]
      ? state_vec_0[0]
      : ~(_ldu_0_io_replace_access_bits_way[0]);
  wire         _state_vec_1_T_3 =
    _ldu_0_io_replace_access_bits_way[1]
      ? ~(_ldu_0_io_replace_access_bits_way[0])
      : state_vec_1[1];
  wire         _state_vec_1_T_7 =
    _ldu_0_io_replace_access_bits_way[1]
      ? state_vec_1[0]
      : ~(_ldu_0_io_replace_access_bits_way[0]);
  wire         set_touch_ways_0_valid =
    _ldu_0_io_replace_access_valid & ~_ldu_0_io_replace_access_bits_set;
  wire         set_touch_ways_1_valid =
    _ldu_1_io_replace_access_valid & ~_ldu_1_io_replace_access_bits_set;
  wire         set_touch_ways_2_valid =
    _ldu_2_io_replace_access_valid & ~_ldu_2_io_replace_access_bits_set;
  wire         set_touch_ways_3_valid =
    _mainPipe_io_replace_access_valid & ~_mainPipe_io_replace_access_bits_set;
  wire         set_touch_ways_0_1_valid =
    _ldu_0_io_replace_access_valid & _ldu_0_io_replace_access_bits_set;
  wire         set_touch_ways_1_1_valid =
    _ldu_1_io_replace_access_valid & _ldu_1_io_replace_access_bits_set;
  wire         set_touch_ways_2_1_valid =
    _ldu_2_io_replace_access_valid & _ldu_2_io_replace_access_bits_set;
  wire         set_touch_ways_3_1_valid =
    _mainPipe_io_replace_access_valid & _mainPipe_io_replace_access_bits_set;
  wire [1:0]   _state_vec_0_T_9 =
    set_touch_ways_0_valid ? {_state_vec_0_T_3, _state_vec_0_T_7} : state_vec_0[1:0];
  wire         _state_vec_0_T_13 =
    _ldu_1_io_replace_access_bits_way[1]
      ? ~(_ldu_1_io_replace_access_bits_way[0])
      : _state_vec_0_T_9[1];
  wire         _state_vec_0_T_17 =
    _ldu_1_io_replace_access_bits_way[1]
      ? _state_vec_0_T_9[0]
      : ~(_ldu_1_io_replace_access_bits_way[0]);
  wire [1:0]   _state_vec_0_T_19 =
    set_touch_ways_1_valid ? {_state_vec_0_T_13, _state_vec_0_T_17} : _state_vec_0_T_9;
  wire         _state_vec_0_T_23 =
    _ldu_2_io_replace_access_bits_way[1]
      ? ~(_ldu_2_io_replace_access_bits_way[0])
      : _state_vec_0_T_19[1];
  wire         _state_vec_0_T_27 =
    _ldu_2_io_replace_access_bits_way[1]
      ? _state_vec_0_T_19[0]
      : ~(_ldu_2_io_replace_access_bits_way[0]);
  wire [1:0]   _state_vec_0_T_29 =
    set_touch_ways_2_valid ? {_state_vec_0_T_23, _state_vec_0_T_27} : _state_vec_0_T_19;
  wire [1:0]   _state_vec_1_T_9 =
    set_touch_ways_0_1_valid ? {_state_vec_1_T_3, _state_vec_1_T_7} : state_vec_1[1:0];
  wire         _state_vec_1_T_13 =
    _ldu_1_io_replace_access_bits_way[1]
      ? ~(_ldu_1_io_replace_access_bits_way[0])
      : _state_vec_1_T_9[1];
  wire         _state_vec_1_T_17 =
    _ldu_1_io_replace_access_bits_way[1]
      ? _state_vec_1_T_9[0]
      : ~(_ldu_1_io_replace_access_bits_way[0]);
  wire [1:0]   _state_vec_1_T_19 =
    set_touch_ways_1_1_valid ? {_state_vec_1_T_13, _state_vec_1_T_17} : _state_vec_1_T_9;
  wire         _state_vec_1_T_23 =
    _ldu_2_io_replace_access_bits_way[1]
      ? ~(_ldu_2_io_replace_access_bits_way[0])
      : _state_vec_1_T_19[1];
  wire         _state_vec_1_T_27 =
    _ldu_2_io_replace_access_bits_way[1]
      ? _state_vec_1_T_19[0]
      : ~(_ldu_2_io_replace_access_bits_way[0]);
  wire [1:0]   _state_vec_1_T_29 =
    set_touch_ways_2_1_valid ? {_state_vec_1_T_23, _state_vec_1_T_27} : _state_vec_1_T_19;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      missQueue_io_l2_pf_store_only_REG <= 1'h0;
      io_error_valid_REG <= 1'h0;
      io_error_valid_REG_1 <= 1'h0;
      done_r_counter <= 1'h0;
      done_r_counter_1 <= 1'h0;
      done_r_counter_2 <= 1'h0;
      state_vec_0 <= 3'h0;
      state_vec_1 <= 3'h0;
    end
    else begin
      missQueue_io_l2_pf_store_only_REG <= io_l2_pf_store_only;
      io_error_valid_REG <= error_valid;
      io_error_valid_REG_1 <= io_error_valid_REG;
      if (_done_T) begin
        if (done_r_counter)
          done_r_counter <= 1'(done_r_counter - 1'h1);
        else
          done_r_counter <= done_r_beats1;
      end
      if (_done_T_1) begin
        if (done_r_counter_1)
          done_r_counter_1 <= 1'(done_r_counter_1 - 1'h1);
        else
          done_r_counter_1 <= done_r_beats1_1;
      end
      if (_done_T_2) begin
        if (done_r_counter_2)
          done_r_counter_2 <= 1'(done_r_counter_2 - 1'h1);
        else
          done_r_counter_2 <= done_r_beats1_2;
      end
      if (set_touch_ways_0_valid | set_touch_ways_1_valid | set_touch_ways_2_valid
          | set_touch_ways_3_valid) begin
        if (set_touch_ways_3_valid)
          state_vec_0 <=
            {~(_mainPipe_io_replace_access_bits_way[1]),
             _mainPipe_io_replace_access_bits_way[1]
               ? ~(_mainPipe_io_replace_access_bits_way[0])
               : _state_vec_0_T_29[1],
             _mainPipe_io_replace_access_bits_way[1]
               ? _state_vec_0_T_29[0]
               : ~(_mainPipe_io_replace_access_bits_way[0])};
        else if (set_touch_ways_2_valid)
          state_vec_0 <=
            {~(_ldu_2_io_replace_access_bits_way[1]),
             _state_vec_0_T_23,
             _state_vec_0_T_27};
        else if (set_touch_ways_1_valid)
          state_vec_0 <=
            {~(_ldu_1_io_replace_access_bits_way[1]),
             _state_vec_0_T_13,
             _state_vec_0_T_17};
        else if (set_touch_ways_0_valid)
          state_vec_0 <=
            {~(_ldu_0_io_replace_access_bits_way[1]), _state_vec_0_T_3, _state_vec_0_T_7};
      end
      if (set_touch_ways_0_1_valid | set_touch_ways_1_1_valid | set_touch_ways_2_1_valid
          | set_touch_ways_3_1_valid) begin
        if (set_touch_ways_3_1_valid)
          state_vec_1 <=
            {~(_mainPipe_io_replace_access_bits_way[1]),
             _mainPipe_io_replace_access_bits_way[1]
               ? ~(_mainPipe_io_replace_access_bits_way[0])
               : _state_vec_1_T_29[1],
             _mainPipe_io_replace_access_bits_way[1]
               ? _state_vec_1_T_29[0]
               : ~(_mainPipe_io_replace_access_bits_way[0])};
        else if (set_touch_ways_2_1_valid)
          state_vec_1 <=
            {~(_ldu_2_io_replace_access_bits_way[1]),
             _state_vec_1_T_23,
             _state_vec_1_T_27};
        else if (set_touch_ways_1_1_valid)
          state_vec_1 <=
            {~(_ldu_1_io_replace_access_bits_way[1]),
             _state_vec_1_T_13,
             _state_vec_1_T_17};
        else if (set_touch_ways_0_1_valid)
          state_vec_1 <=
            {~(_ldu_0_io_replace_access_bits_way[1]), _state_vec_1_T_3, _state_vec_1_T_7};
      end
    end
  end // always @(posedge, posedge)
  wire         atomic_resp_valid =
    _mainPipe_io_atomic_resp_valid & _mainPipe_io_atomic_resp_bits_source == 4'h2;
  wire         _io_lsu_release_bits_paddr_T = _wb_io_req_ready & _mainPipe_io_wb_valid;
  always @(posedge clock) begin
    missQueue_io_l2_hint_REG_valid <= io_l2_hint_valid;
    missQueue_io_l2_hint_REG_bits_sourceId <= io_l2_hint_bits_sourceId;
    io_error_bits_REG <= _ldu_0_io_error_valid;
    if (_ldu_0_io_error_valid) begin
      io_error_bits_r_source_tag <= _ldu_0_io_error_bits_source_tag;
      io_error_bits_r_source_data <= _ldu_0_io_error_bits_source_data;
      io_error_bits_r_source_l2 <= _ldu_0_io_error_bits_source_l2;
      io_error_bits_r_paddr <= _ldu_0_io_error_bits_paddr;
      io_error_bits_r_report_to_beu <= _ldu_0_io_error_bits_report_to_beu;
    end
    io_error_bits_REG_1 <= _ldu_1_io_error_valid;
    if (_ldu_1_io_error_valid) begin
      io_error_bits_r_1_source_tag <= _ldu_1_io_error_bits_source_tag;
      io_error_bits_r_1_source_data <= _ldu_1_io_error_bits_source_data;
      io_error_bits_r_1_source_l2 <= _ldu_1_io_error_bits_source_l2;
      io_error_bits_r_1_paddr <= _ldu_1_io_error_bits_paddr;
      io_error_bits_r_1_report_to_beu <= _ldu_1_io_error_bits_report_to_beu;
    end
    io_error_bits_REG_2 <= _ldu_2_io_error_valid;
    if (_ldu_2_io_error_valid) begin
      io_error_bits_r_2_source_tag <= _ldu_2_io_error_bits_source_tag;
      io_error_bits_r_2_source_data <= _ldu_2_io_error_bits_source_data;
      io_error_bits_r_2_source_l2 <= _ldu_2_io_error_bits_source_l2;
      io_error_bits_r_2_paddr <= _ldu_2_io_error_bits_paddr;
      io_error_bits_r_2_report_to_beu <= _ldu_2_io_error_bits_report_to_beu;
    end
    io_error_bits_REG_3 <= _mainPipe_io_error_valid;
    if (_mainPipe_io_error_valid) begin
      io_error_bits_r_3_source_tag <= _mainPipe_io_error_bits_source_tag;
      io_error_bits_r_3_source_data <= _mainPipe_io_error_bits_source_data;
      io_error_bits_r_3_source_l2 <= _mainPipe_io_error_bits_source_l2;
      io_error_bits_r_3_opType_store <= _mainPipe_io_error_bits_opType_store;
      io_error_bits_r_3_opType_probe <= _mainPipe_io_error_bits_opType_probe;
      io_error_bits_r_3_opType_release <= _mainPipe_io_error_bits_opType_release;
      io_error_bits_r_3_opType_atom <= _mainPipe_io_error_bits_opType_atom;
      io_error_bits_r_3_paddr <= _mainPipe_io_error_bits_paddr;
      io_error_bits_r_3_report_to_beu <= _mainPipe_io_error_bits_report_to_beu;
    end
    io_error_bits_REG_4 <= error_valid;
    if (io_error_bits_REG_4) begin
      io_error_bits_r_4_paddr <=
        (io_error_bits_REG ? io_error_bits_r_paddr : 48'h0)
        | (io_error_bits_REG_1 ? io_error_bits_r_1_paddr : 48'h0)
        | (io_error_bits_REG_2 ? io_error_bits_r_2_paddr : 48'h0)
        | (io_error_bits_REG_3 ? io_error_bits_r_3_paddr : 48'h0);
      io_error_bits_r_4_report_to_beu <=
        io_error_bits_REG & io_error_bits_r_report_to_beu | io_error_bits_REG_1
        & io_error_bits_r_1_report_to_beu | io_error_bits_REG_2
        & io_error_bits_r_2_report_to_beu | io_error_bits_REG_3
        & io_error_bits_r_3_report_to_beu;
    end
    io_lsu_atomics_resp_valid_REG <= atomic_resp_valid;
    if (atomic_resp_valid) begin
      io_lsu_atomics_resp_bits_r_data <= _mainPipe_io_atomic_resp_bits_data;
      io_lsu_atomics_resp_bits_r_miss <= _mainPipe_io_atomic_resp_bits_miss;
      io_lsu_atomics_resp_bits_r_replay <= _mainPipe_io_atomic_resp_bits_replay;
      io_lsu_atomics_resp_bits_r_error <= _mainPipe_io_atomic_resp_bits_error;
      io_lsu_atomics_resp_bits_r_id <= _mainPipe_io_atomic_resp_bits_id;
    end
    missQueue_io_main_pipe_resp_valid_REG <= _mainPipe_io_atomic_resp_valid;
    if (_mainPipe_io_atomic_resp_valid) begin
      missQueue_io_main_pipe_resp_bits_r_miss_id <= _mainPipe_io_atomic_resp_bits_miss_id;
      missQueue_io_main_pipe_resp_bits_r_ack_miss_queue <=
        _mainPipe_io_atomic_resp_bits_ack_miss_queue;
    end
    io_lsu_store_replay_resp_valid_REG <= _mainPipe_io_store_replay_resp_valid;
    if (_mainPipe_io_store_replay_resp_valid)
      io_lsu_store_replay_resp_bits_r_id <= _mainPipe_io_store_replay_resp_bits_id;
    mainPipe_io_invalid_resv_set_REG <=
      _io_lsu_release_bits_paddr_T
      & _mainPipe_io_wb_bits_addr == _mainPipe_io_lrsc_locked_block_bits
      & _mainPipe_io_lrsc_locked_block_valid;
    io_lsu_release_valid_REG <= _io_lsu_release_bits_paddr_T;
    if (_io_lsu_release_bits_paddr_T)
      io_lsu_release_bits_paddr_r <= _mainPipe_io_wb_bits_addr;
    io_perf_0_value_REG <= _wb_io_perf_0_value;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= _wb_io_perf_1_value;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= _wb_io_perf_2_value;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= _wb_io_perf_3_value;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= _wb_io_perf_4_value;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <= _mainPipe_io_perf_0_value;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <= _mainPipe_io_perf_1_value;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <= _missQueue_io_perf_0_value;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <= _missQueue_io_perf_1_value;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
    io_perf_9_value_REG <= _missQueue_io_perf_2_value;
    io_perf_9_value_REG_1 <= io_perf_9_value_REG;
    io_perf_10_value_REG <= _missQueue_io_perf_3_value;
    io_perf_10_value_REG_1 <= io_perf_10_value_REG;
    io_perf_11_value_REG <= _missQueue_io_perf_4_value;
    io_perf_11_value_REG_1 <= io_perf_11_value_REG;
    io_perf_12_value_REG <= _probeQueue_io_perf_0_value;
    io_perf_12_value_REG_1 <= io_perf_12_value_REG;
    io_perf_13_value_REG <= _probeQueue_io_perf_1_value;
    io_perf_13_value_REG_1 <= io_perf_13_value_REG;
    io_perf_14_value_REG <= _probeQueue_io_perf_2_value;
    io_perf_14_value_REG_1 <= io_perf_14_value_REG;
    io_perf_15_value_REG <= _probeQueue_io_perf_3_value;
    io_perf_15_value_REG_1 <= io_perf_15_value_REG;
    io_perf_16_value_REG <= _probeQueue_io_perf_4_value;
    io_perf_16_value_REG_1 <= io_perf_16_value_REG;
    io_perf_17_value_REG <= _ldu_0_io_perf_0_value;
    io_perf_17_value_REG_1 <= io_perf_17_value_REG;
    io_perf_18_value_REG <= _ldu_0_io_perf_1_value;
    io_perf_18_value_REG_1 <= io_perf_18_value_REG;
    io_perf_19_value_REG <= _ldu_0_io_perf_2_value;
    io_perf_19_value_REG_1 <= io_perf_19_value_REG;
    io_perf_20_value_REG <= _ldu_0_io_perf_3_value;
    io_perf_20_value_REG_1 <= io_perf_20_value_REG;
    io_perf_21_value_REG <= _ldu_0_io_perf_4_value;
    io_perf_21_value_REG_1 <= io_perf_21_value_REG;
    io_perf_22_value_REG <= _ldu_1_io_perf_0_value;
    io_perf_22_value_REG_1 <= io_perf_22_value_REG;
    io_perf_23_value_REG <= _ldu_1_io_perf_1_value;
    io_perf_23_value_REG_1 <= io_perf_23_value_REG;
    io_perf_24_value_REG <= _ldu_1_io_perf_2_value;
    io_perf_24_value_REG_1 <= io_perf_24_value_REG;
    io_perf_25_value_REG <= _ldu_1_io_perf_3_value;
    io_perf_25_value_REG_1 <= io_perf_25_value_REG;
    io_perf_26_value_REG <= _ldu_1_io_perf_4_value;
    io_perf_26_value_REG_1 <= io_perf_26_value_REG;
    io_perf_27_value_REG <= _ldu_2_io_perf_0_value;
    io_perf_27_value_REG_1 <= io_perf_27_value_REG;
    io_perf_28_value_REG <= _ldu_2_io_perf_1_value;
    io_perf_28_value_REG_1 <= io_perf_28_value_REG;
    io_perf_29_value_REG <= _ldu_2_io_perf_2_value;
    io_perf_29_value_REG_1 <= io_perf_29_value_REG;
    io_perf_30_value_REG <= _ldu_2_io_perf_3_value;
    io_perf_30_value_REG_1 <= io_perf_30_value_REG;
    io_perf_31_value_REG <= _ldu_2_io_perf_4_value;
    io_perf_31_value_REG_1 <= io_perf_31_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:60];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h3D; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        missQueue_io_l2_pf_store_only_REG = _RANDOM[6'h0][0];
        missQueue_io_l2_hint_REG_valid = _RANDOM[6'h0][1];
        missQueue_io_l2_hint_REG_bits_sourceId = _RANDOM[6'h0][3:2];
        io_error_bits_REG = _RANDOM[6'h0][5];
        io_error_bits_r_source_tag = _RANDOM[6'h0][6];
        io_error_bits_r_source_data = _RANDOM[6'h0][7];
        io_error_bits_r_source_l2 = _RANDOM[6'h0][8];
        io_error_bits_r_paddr = {_RANDOM[6'h0][31:15], _RANDOM[6'h1][30:0]};
        io_error_bits_r_report_to_beu = _RANDOM[6'h1][31];
        io_error_bits_REG_1 = _RANDOM[6'h2][0];
        io_error_bits_r_1_source_tag = _RANDOM[6'h2][1];
        io_error_bits_r_1_source_data = _RANDOM[6'h2][2];
        io_error_bits_r_1_source_l2 = _RANDOM[6'h2][3];
        io_error_bits_r_1_paddr = {_RANDOM[6'h2][31:10], _RANDOM[6'h3][25:0]};
        io_error_bits_r_1_report_to_beu = _RANDOM[6'h3][26];
        io_error_bits_REG_2 = _RANDOM[6'h3][27];
        io_error_bits_r_2_source_tag = _RANDOM[6'h3][28];
        io_error_bits_r_2_source_data = _RANDOM[6'h3][29];
        io_error_bits_r_2_source_l2 = _RANDOM[6'h3][30];
        io_error_bits_r_2_paddr = {_RANDOM[6'h4][31:5], _RANDOM[6'h5][20:0]};
        io_error_bits_r_2_report_to_beu = _RANDOM[6'h5][21];
        io_error_bits_REG_3 = _RANDOM[6'h5][22];
        io_error_bits_r_3_source_tag = _RANDOM[6'h5][23];
        io_error_bits_r_3_source_data = _RANDOM[6'h5][24];
        io_error_bits_r_3_source_l2 = _RANDOM[6'h5][25];
        io_error_bits_r_3_opType_store = _RANDOM[6'h5][28];
        io_error_bits_r_3_opType_probe = _RANDOM[6'h5][29];
        io_error_bits_r_3_opType_release = _RANDOM[6'h5][30];
        io_error_bits_r_3_opType_atom = _RANDOM[6'h5][31];
        io_error_bits_r_3_paddr = {_RANDOM[6'h6], _RANDOM[6'h7][15:0]};
        io_error_bits_r_3_report_to_beu = _RANDOM[6'h7][16];
        io_error_bits_REG_4 = _RANDOM[6'h7][17];
        io_error_bits_r_4_paddr =
          {_RANDOM[6'h7][31:27], _RANDOM[6'h8], _RANDOM[6'h9][10:0]};
        io_error_bits_r_4_report_to_beu = _RANDOM[6'h9][11];
        io_error_valid_REG = _RANDOM[6'h9][12];
        io_error_valid_REG_1 = _RANDOM[6'h9][13];
        done_r_counter = _RANDOM[6'h9][20];
        done_r_counter_1 = _RANDOM[6'h9][21];
        done_r_counter_2 = _RANDOM[6'h9][22];
        io_lsu_atomics_resp_valid_REG = _RANDOM[6'h15][24];
        io_lsu_atomics_resp_bits_r_data =
          {_RANDOM[6'h15][31:29],
           _RANDOM[6'h16],
           _RANDOM[6'h17],
           _RANDOM[6'h18],
           _RANDOM[6'h19][28:0]};
        io_lsu_atomics_resp_bits_r_miss = _RANDOM[6'h19][29];
        io_lsu_atomics_resp_bits_r_replay = _RANDOM[6'h1A][0];
        io_lsu_atomics_resp_bits_r_error = _RANDOM[6'h1A][1];
        io_lsu_atomics_resp_bits_r_id = _RANDOM[6'h1A][6:3];
        missQueue_io_main_pipe_resp_valid_REG = _RANDOM[6'h1A][7];
        missQueue_io_main_pipe_resp_bits_r_miss_id = _RANDOM[6'h1E][14:13];
        missQueue_io_main_pipe_resp_bits_r_ack_miss_queue = _RANDOM[6'h1E][17];
        io_lsu_store_replay_resp_valid_REG = _RANDOM[6'h1E][23];
        io_lsu_store_replay_resp_bits_r_id = _RANDOM[6'h2E][29:26];
        mainPipe_io_invalid_resv_set_REG = _RANDOM[6'h2E][30];
        io_lsu_release_valid_REG = _RANDOM[6'h2E][31];
        io_lsu_release_bits_paddr_r = {_RANDOM[6'h2F], _RANDOM[6'h30][15:0]};
        state_vec_0 = _RANDOM[6'h30][21:19];
        state_vec_1 = _RANDOM[6'h30][24:22];
        io_perf_0_value_REG = _RANDOM[6'h30][30:25];
        io_perf_0_value_REG_1 = {_RANDOM[6'h30][31], _RANDOM[6'h31][4:0]};
        io_perf_1_value_REG = _RANDOM[6'h31][10:5];
        io_perf_1_value_REG_1 = _RANDOM[6'h31][16:11];
        io_perf_2_value_REG = _RANDOM[6'h31][22:17];
        io_perf_2_value_REG_1 = _RANDOM[6'h31][28:23];
        io_perf_3_value_REG = {_RANDOM[6'h31][31:29], _RANDOM[6'h32][2:0]};
        io_perf_3_value_REG_1 = _RANDOM[6'h32][8:3];
        io_perf_4_value_REG = _RANDOM[6'h32][14:9];
        io_perf_4_value_REG_1 = _RANDOM[6'h32][20:15];
        io_perf_5_value_REG = _RANDOM[6'h32][26:21];
        io_perf_5_value_REG_1 = {_RANDOM[6'h32][31:27], _RANDOM[6'h33][0]};
        io_perf_6_value_REG = _RANDOM[6'h33][6:1];
        io_perf_6_value_REG_1 = _RANDOM[6'h33][12:7];
        io_perf_7_value_REG = _RANDOM[6'h33][18:13];
        io_perf_7_value_REG_1 = _RANDOM[6'h33][24:19];
        io_perf_8_value_REG = _RANDOM[6'h33][30:25];
        io_perf_8_value_REG_1 = {_RANDOM[6'h33][31], _RANDOM[6'h34][4:0]};
        io_perf_9_value_REG = _RANDOM[6'h34][10:5];
        io_perf_9_value_REG_1 = _RANDOM[6'h34][16:11];
        io_perf_10_value_REG = _RANDOM[6'h34][22:17];
        io_perf_10_value_REG_1 = _RANDOM[6'h34][28:23];
        io_perf_11_value_REG = {_RANDOM[6'h34][31:29], _RANDOM[6'h35][2:0]};
        io_perf_11_value_REG_1 = _RANDOM[6'h35][8:3];
        io_perf_12_value_REG = _RANDOM[6'h35][14:9];
        io_perf_12_value_REG_1 = _RANDOM[6'h35][20:15];
        io_perf_13_value_REG = _RANDOM[6'h35][26:21];
        io_perf_13_value_REG_1 = {_RANDOM[6'h35][31:27], _RANDOM[6'h36][0]};
        io_perf_14_value_REG = _RANDOM[6'h36][6:1];
        io_perf_14_value_REG_1 = _RANDOM[6'h36][12:7];
        io_perf_15_value_REG = _RANDOM[6'h36][18:13];
        io_perf_15_value_REG_1 = _RANDOM[6'h36][24:19];
        io_perf_16_value_REG = _RANDOM[6'h36][30:25];
        io_perf_16_value_REG_1 = {_RANDOM[6'h36][31], _RANDOM[6'h37][4:0]};
        io_perf_17_value_REG = _RANDOM[6'h37][10:5];
        io_perf_17_value_REG_1 = _RANDOM[6'h37][16:11];
        io_perf_18_value_REG = _RANDOM[6'h37][22:17];
        io_perf_18_value_REG_1 = _RANDOM[6'h37][28:23];
        io_perf_19_value_REG = {_RANDOM[6'h37][31:29], _RANDOM[6'h38][2:0]};
        io_perf_19_value_REG_1 = _RANDOM[6'h38][8:3];
        io_perf_20_value_REG = _RANDOM[6'h38][14:9];
        io_perf_20_value_REG_1 = _RANDOM[6'h38][20:15];
        io_perf_21_value_REG = _RANDOM[6'h38][26:21];
        io_perf_21_value_REG_1 = {_RANDOM[6'h38][31:27], _RANDOM[6'h39][0]};
        io_perf_22_value_REG = _RANDOM[6'h39][6:1];
        io_perf_22_value_REG_1 = _RANDOM[6'h39][12:7];
        io_perf_23_value_REG = _RANDOM[6'h39][18:13];
        io_perf_23_value_REG_1 = _RANDOM[6'h39][24:19];
        io_perf_24_value_REG = _RANDOM[6'h39][30:25];
        io_perf_24_value_REG_1 = {_RANDOM[6'h39][31], _RANDOM[6'h3A][4:0]};
        io_perf_25_value_REG = _RANDOM[6'h3A][10:5];
        io_perf_25_value_REG_1 = _RANDOM[6'h3A][16:11];
        io_perf_26_value_REG = _RANDOM[6'h3A][22:17];
        io_perf_26_value_REG_1 = _RANDOM[6'h3A][28:23];
        io_perf_27_value_REG = {_RANDOM[6'h3A][31:29], _RANDOM[6'h3B][2:0]};
        io_perf_27_value_REG_1 = _RANDOM[6'h3B][8:3];
        io_perf_28_value_REG = _RANDOM[6'h3B][14:9];
        io_perf_28_value_REG_1 = _RANDOM[6'h3B][20:15];
        io_perf_29_value_REG = _RANDOM[6'h3B][26:21];
        io_perf_29_value_REG_1 = {_RANDOM[6'h3B][31:27], _RANDOM[6'h3C][0]};
        io_perf_30_value_REG = _RANDOM[6'h3C][6:1];
        io_perf_30_value_REG_1 = _RANDOM[6'h3C][12:7];
        io_perf_31_value_REG = _RANDOM[6'h3C][18:13];
        io_perf_31_value_REG_1 = _RANDOM[6'h3C][24:19];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        missQueue_io_l2_pf_store_only_REG = 1'h0;
        io_error_valid_REG = 1'h0;
        io_error_valid_REG_1 = 1'h0;
        done_r_counter = 1'h0;
        done_r_counter_1 = 1'h0;
        done_r_counter_2 = 1'h0;
        state_vec_0 = 3'h0;
        state_vec_1 = 3'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CtrlUnit cacheCtrlOpt (
    .clock                         (clock),
    .reset                         (reset),
    .auto_in_a_ready               (auto_cacheCtrlOpt_in_a_ready),
    .auto_in_a_valid               (auto_cacheCtrlOpt_in_a_valid),
    .auto_in_a_bits_opcode         (auto_cacheCtrlOpt_in_a_bits_opcode),
    .auto_in_a_bits_size           (auto_cacheCtrlOpt_in_a_bits_size),
    .auto_in_a_bits_source         (auto_cacheCtrlOpt_in_a_bits_source),
    .auto_in_a_bits_address        (auto_cacheCtrlOpt_in_a_bits_address),
    .auto_in_a_bits_mask           (auto_cacheCtrlOpt_in_a_bits_mask),
    .auto_in_a_bits_data           (auto_cacheCtrlOpt_in_a_bits_data),
    .auto_in_d_ready               (auto_cacheCtrlOpt_in_d_ready),
    .auto_in_d_valid               (auto_cacheCtrlOpt_in_d_valid),
    .auto_in_d_bits_opcode         (auto_cacheCtrlOpt_in_d_bits_opcode),
    .auto_in_d_bits_size           (auto_cacheCtrlOpt_in_d_bits_size),
    .auto_in_d_bits_source         (auto_cacheCtrlOpt_in_d_bits_source),
    .auto_in_d_bits_data           (auto_cacheCtrlOpt_in_d_bits_data),
    .io_pseudoError_0_ready
      (_mainPipe_io_pseudo_tag_error_inj_done | _ldu_0_io_pseudo_tag_error_inj_done
       | _ldu_1_io_pseudo_tag_error_inj_done | _ldu_2_io_pseudo_tag_error_inj_done),
    .io_pseudoError_0_valid        (_cacheCtrlOpt_io_pseudoError_0_valid),
    .io_pseudoError_0_bits_0_valid (_cacheCtrlOpt_io_pseudoError_0_bits_0_valid),
    .io_pseudoError_0_bits_0_mask  (_cacheCtrlOpt_io_pseudoError_0_bits_0_mask),
    .io_pseudoError_1_ready
      (_bankedDataArray_io_pseudo_error_ready
       & (_mainPipe_io_pseudo_data_error_inj_done | _ldu_0_io_pseudo_data_error_inj_done
          | _ldu_1_io_pseudo_data_error_inj_done | _ldu_2_io_pseudo_data_error_inj_done)),
    .io_pseudoError_1_valid        (_cacheCtrlOpt_io_pseudoError_1_valid),
    .io_pseudoError_1_bits_0_valid (_cacheCtrlOpt_io_pseudoError_1_bits_0_valid),
    .io_pseudoError_1_bits_0_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_0_mask),
    .io_pseudoError_1_bits_1_valid (_cacheCtrlOpt_io_pseudoError_1_bits_1_valid),
    .io_pseudoError_1_bits_1_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_1_mask),
    .io_pseudoError_1_bits_2_valid (_cacheCtrlOpt_io_pseudoError_1_bits_2_valid),
    .io_pseudoError_1_bits_2_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_2_mask),
    .io_pseudoError_1_bits_3_valid (_cacheCtrlOpt_io_pseudoError_1_bits_3_valid),
    .io_pseudoError_1_bits_3_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_3_mask),
    .io_pseudoError_1_bits_4_valid (_cacheCtrlOpt_io_pseudoError_1_bits_4_valid),
    .io_pseudoError_1_bits_4_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_4_mask),
    .io_pseudoError_1_bits_5_valid (_cacheCtrlOpt_io_pseudoError_1_bits_5_valid),
    .io_pseudoError_1_bits_5_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_5_mask),
    .io_pseudoError_1_bits_6_valid (_cacheCtrlOpt_io_pseudoError_1_bits_6_valid),
    .io_pseudoError_1_bits_6_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_6_mask),
    .io_pseudoError_1_bits_7_valid (_cacheCtrlOpt_io_pseudoError_1_bits_7_valid),
    .io_pseudoError_1_bits_7_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_7_mask)
  );
  BankedDataArray bankedDataArray (
    .clock                        (clock),
    .io_read_0_ready              (_bankedDataArray_io_read_0_ready),
    .io_read_0_valid              (_ldu_0_io_banked_data_read_valid),
    .io_read_0_bits_way_en        (_ldu_0_io_banked_data_read_bits_way_en),
    .io_read_0_bits_addr          (_ldu_0_io_banked_data_read_bits_addr),
    .io_read_0_bits_addr_dup      (_ldu_0_io_banked_data_read_bits_addr_dup),
    .io_read_0_bits_bankMask      (_ldu_0_io_banked_data_read_bits_bankMask),
    .io_read_0_bits_lqIdx_flag    (_ldu_0_io_banked_data_read_bits_lqIdx_flag),
    .io_read_0_bits_lqIdx_value   (_ldu_0_io_banked_data_read_bits_lqIdx_value),
    .io_read_1_ready              (_bankedDataArray_io_read_1_ready),
    .io_read_1_valid              (_ldu_1_io_banked_data_read_valid),
    .io_read_1_bits_way_en        (_ldu_1_io_banked_data_read_bits_way_en),
    .io_read_1_bits_addr          (_ldu_1_io_banked_data_read_bits_addr),
    .io_read_1_bits_addr_dup      (_ldu_1_io_banked_data_read_bits_addr_dup),
    .io_read_1_bits_bankMask      (_ldu_1_io_banked_data_read_bits_bankMask),
    .io_read_1_bits_lqIdx_flag    (_ldu_1_io_banked_data_read_bits_lqIdx_flag),
    .io_read_1_bits_lqIdx_value   (_ldu_1_io_banked_data_read_bits_lqIdx_value),
    .io_read_2_ready              (_bankedDataArray_io_read_2_ready),
    .io_read_2_valid              (_ldu_2_io_banked_data_read_valid),
    .io_read_2_bits_way_en        (_ldu_2_io_banked_data_read_bits_way_en),
    .io_read_2_bits_addr          (_ldu_2_io_banked_data_read_bits_addr),
    .io_read_2_bits_addr_dup      (_ldu_2_io_banked_data_read_bits_addr_dup),
    .io_read_2_bits_bankMask      (_ldu_2_io_banked_data_read_bits_bankMask),
    .io_read_2_bits_lqIdx_flag    (_ldu_2_io_banked_data_read_bits_lqIdx_flag),
    .io_read_2_bits_lqIdx_value   (_ldu_2_io_banked_data_read_bits_lqIdx_value),
    .io_is128Req_0                (_ldu_0_io_is128Req),
    .io_is128Req_1                (_ldu_1_io_is128Req),
    .io_is128Req_2                (_ldu_2_io_is128Req),
    .io_readline_ready            (_bankedDataArray_io_readline_ready),
    .io_readline_valid            (_mainPipe_io_data_readline_valid),
    .io_readline_bits_way_en      (_mainPipe_io_data_readline_bits_way_en),
    .io_readline_bits_addr        (_mainPipe_io_data_readline_bits_addr),
    .io_readline_bits_rmask       (_mainPipe_io_data_readline_bits_rmask),
    .io_readline_can_go           (_mainPipe_io_data_readline_can_go),
    .io_readline_stall            (_mainPipe_io_data_readline_stall),
    .io_readline_can_resp         (_mainPipe_io_data_readline_can_resp),
    .io_write_valid               (_dataWriteArb_io_out_valid),
    .io_write_bits_wmask          (_dataWriteArb_io_out_bits_wmask),
    .io_write_bits_data_0         (_dataWriteArb_io_out_bits_data_0),
    .io_write_bits_data_1         (_dataWriteArb_io_out_bits_data_1),
    .io_write_bits_data_2         (_dataWriteArb_io_out_bits_data_2),
    .io_write_bits_data_3         (_dataWriteArb_io_out_bits_data_3),
    .io_write_bits_data_4         (_dataWriteArb_io_out_bits_data_4),
    .io_write_bits_data_5         (_dataWriteArb_io_out_bits_data_5),
    .io_write_bits_data_6         (_dataWriteArb_io_out_bits_data_6),
    .io_write_bits_data_7         (_dataWriteArb_io_out_bits_data_7),
    .io_write_dup_0_valid         (_dataWriteArb_dup_io_out_valid),
    .io_write_dup_0_bits_way_en   (_dataWriteArb_dup_io_out_bits_way_en),
    .io_write_dup_0_bits_addr     (_dataWriteArb_dup_io_out_bits_addr),
    .io_write_dup_1_valid         (_dataWriteArb_dup_1_io_out_valid),
    .io_write_dup_1_bits_way_en   (_dataWriteArb_dup_1_io_out_bits_way_en),
    .io_write_dup_1_bits_addr     (_dataWriteArb_dup_1_io_out_bits_addr),
    .io_write_dup_2_valid         (_dataWriteArb_dup_2_io_out_valid),
    .io_write_dup_2_bits_way_en   (_dataWriteArb_dup_2_io_out_bits_way_en),
    .io_write_dup_2_bits_addr     (_dataWriteArb_dup_2_io_out_bits_addr),
    .io_write_dup_3_valid         (_dataWriteArb_dup_3_io_out_valid),
    .io_write_dup_3_bits_way_en   (_dataWriteArb_dup_3_io_out_bits_way_en),
    .io_write_dup_3_bits_addr     (_dataWriteArb_dup_3_io_out_bits_addr),
    .io_write_dup_4_valid         (_dataWriteArb_dup_4_io_out_valid),
    .io_write_dup_4_bits_way_en   (_dataWriteArb_dup_4_io_out_bits_way_en),
    .io_write_dup_4_bits_addr     (_dataWriteArb_dup_4_io_out_bits_addr),
    .io_write_dup_5_valid         (_dataWriteArb_dup_5_io_out_valid),
    .io_write_dup_5_bits_way_en   (_dataWriteArb_dup_5_io_out_bits_way_en),
    .io_write_dup_5_bits_addr     (_dataWriteArb_dup_5_io_out_bits_addr),
    .io_write_dup_6_valid         (_dataWriteArb_dup_6_io_out_valid),
    .io_write_dup_6_bits_way_en   (_dataWriteArb_dup_6_io_out_bits_way_en),
    .io_write_dup_6_bits_addr     (_dataWriteArb_dup_6_io_out_bits_addr),
    .io_write_dup_7_valid         (_dataWriteArb_dup_7_io_out_valid),
    .io_write_dup_7_bits_way_en   (_dataWriteArb_dup_7_io_out_bits_way_en),
    .io_write_dup_7_bits_addr     (_dataWriteArb_dup_7_io_out_bits_addr),
    .io_readline_resp_0_raw_data  (_bankedDataArray_io_readline_resp_0_raw_data),
    .io_readline_resp_1_raw_data  (_bankedDataArray_io_readline_resp_1_raw_data),
    .io_readline_resp_2_raw_data  (_bankedDataArray_io_readline_resp_2_raw_data),
    .io_readline_resp_3_raw_data  (_bankedDataArray_io_readline_resp_3_raw_data),
    .io_readline_resp_4_raw_data  (_bankedDataArray_io_readline_resp_4_raw_data),
    .io_readline_resp_5_raw_data  (_bankedDataArray_io_readline_resp_5_raw_data),
    .io_readline_resp_6_raw_data  (_bankedDataArray_io_readline_resp_6_raw_data),
    .io_readline_resp_7_raw_data  (_bankedDataArray_io_readline_resp_7_raw_data),
    .io_readline_error_delayed    (_bankedDataArray_io_readline_error_delayed),
    .io_read_resp_0_0_raw_data    (_bankedDataArray_io_read_resp_0_0_raw_data),
    .io_read_resp_0_1_raw_data    (_bankedDataArray_io_read_resp_0_1_raw_data),
    .io_read_resp_1_0_raw_data    (_bankedDataArray_io_read_resp_1_0_raw_data),
    .io_read_resp_1_1_raw_data    (_bankedDataArray_io_read_resp_1_1_raw_data),
    .io_read_resp_2_0_raw_data    (_bankedDataArray_io_read_resp_2_0_raw_data),
    .io_read_resp_2_1_raw_data    (_bankedDataArray_io_read_resp_2_1_raw_data),
    .io_read_error_delayed_0_0    (_bankedDataArray_io_read_error_delayed_0_0),
    .io_read_error_delayed_0_1    (_bankedDataArray_io_read_error_delayed_0_1),
    .io_read_error_delayed_1_0    (_bankedDataArray_io_read_error_delayed_1_0),
    .io_read_error_delayed_1_1    (_bankedDataArray_io_read_error_delayed_1_1),
    .io_read_error_delayed_2_0    (_bankedDataArray_io_read_error_delayed_2_0),
    .io_read_error_delayed_2_1    (_bankedDataArray_io_read_error_delayed_2_1),
    .io_bank_conflict_slow_0      (_bankedDataArray_io_bank_conflict_slow_0),
    .io_bank_conflict_slow_1      (_bankedDataArray_io_bank_conflict_slow_1),
    .io_bank_conflict_slow_2      (_bankedDataArray_io_bank_conflict_slow_2),
    .io_pseudo_error_ready        (_bankedDataArray_io_pseudo_error_ready),
    .io_pseudo_error_valid        (_cacheCtrlOpt_io_pseudoError_1_valid),
    .io_pseudo_error_bits_0_valid (_cacheCtrlOpt_io_pseudoError_1_bits_0_valid),
    .io_pseudo_error_bits_0_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_0_mask),
    .io_pseudo_error_bits_1_valid (_cacheCtrlOpt_io_pseudoError_1_bits_1_valid),
    .io_pseudo_error_bits_1_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_1_mask),
    .io_pseudo_error_bits_2_valid (_cacheCtrlOpt_io_pseudoError_1_bits_2_valid),
    .io_pseudo_error_bits_2_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_2_mask),
    .io_pseudo_error_bits_3_valid (_cacheCtrlOpt_io_pseudoError_1_bits_3_valid),
    .io_pseudo_error_bits_3_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_3_mask),
    .io_pseudo_error_bits_4_valid (_cacheCtrlOpt_io_pseudoError_1_bits_4_valid),
    .io_pseudo_error_bits_4_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_4_mask),
    .io_pseudo_error_bits_5_valid (_cacheCtrlOpt_io_pseudoError_1_bits_5_valid),
    .io_pseudo_error_bits_5_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_5_mask),
    .io_pseudo_error_bits_6_valid (_cacheCtrlOpt_io_pseudoError_1_bits_6_valid),
    .io_pseudo_error_bits_6_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_6_mask),
    .io_pseudo_error_bits_7_valid (_cacheCtrlOpt_io_pseudoError_1_bits_7_valid),
    .io_pseudo_error_bits_7_mask  (_cacheCtrlOpt_io_pseudoError_1_bits_7_mask)
  );
  L1CohMetaArray metaArray (
    .clock                          (clock),
    .reset                          (reset),
    .io_read_0_valid                (_ldu_0_io_meta_read_valid),
    .io_read_0_bits_idx             (_ldu_0_io_meta_read_bits_idx),
    .io_read_1_valid                (_ldu_1_io_meta_read_valid),
    .io_read_1_bits_idx             (_ldu_1_io_meta_read_bits_idx),
    .io_read_2_valid                (_ldu_2_io_meta_read_valid),
    .io_read_2_bits_idx             (_ldu_2_io_meta_read_bits_idx),
    .io_read_3_valid                (_mainPipe_io_meta_read_valid),
    .io_read_3_bits_idx             (_mainPipe_io_meta_read_bits_idx),
    .io_resp_0_0_coh_state          (_metaArray_io_resp_0_0_coh_state),
    .io_resp_0_1_coh_state          (_metaArray_io_resp_0_1_coh_state),
    .io_resp_0_2_coh_state          (_metaArray_io_resp_0_2_coh_state),
    .io_resp_0_3_coh_state          (_metaArray_io_resp_0_3_coh_state),
    .io_resp_1_0_coh_state          (_metaArray_io_resp_1_0_coh_state),
    .io_resp_1_1_coh_state          (_metaArray_io_resp_1_1_coh_state),
    .io_resp_1_2_coh_state          (_metaArray_io_resp_1_2_coh_state),
    .io_resp_1_3_coh_state          (_metaArray_io_resp_1_3_coh_state),
    .io_resp_2_0_coh_state          (_metaArray_io_resp_2_0_coh_state),
    .io_resp_2_1_coh_state          (_metaArray_io_resp_2_1_coh_state),
    .io_resp_2_2_coh_state          (_metaArray_io_resp_2_2_coh_state),
    .io_resp_2_3_coh_state          (_metaArray_io_resp_2_3_coh_state),
    .io_resp_3_0_coh_state          (_metaArray_io_resp_3_0_coh_state),
    .io_resp_3_1_coh_state          (_metaArray_io_resp_3_1_coh_state),
    .io_resp_3_2_coh_state          (_metaArray_io_resp_3_2_coh_state),
    .io_resp_3_3_coh_state          (_metaArray_io_resp_3_3_coh_state),
    .io_write_0_valid               (_mainPipe_io_meta_write_valid),
    .io_write_0_bits_idx            (_mainPipe_io_meta_write_bits_idx),
    .io_write_0_bits_way_en         (_mainPipe_io_meta_write_bits_way_en),
    .io_write_0_bits_meta_coh_state (_mainPipe_io_meta_write_bits_meta_coh_state)
  );
  L1FlagMetaArray errorArray (
    .clock                  (clock),
    .reset                  (reset),
    .io_read_0_valid        (_ldu_0_io_meta_read_valid),
    .io_read_0_bits_idx     (_ldu_0_io_meta_read_bits_idx),
    .io_read_1_valid        (_ldu_1_io_meta_read_valid),
    .io_read_1_bits_idx     (_ldu_1_io_meta_read_bits_idx),
    .io_read_2_valid        (_ldu_2_io_meta_read_valid),
    .io_read_2_bits_idx     (_ldu_2_io_meta_read_bits_idx),
    .io_read_3_valid        (_mainPipe_io_meta_read_valid),
    .io_read_3_bits_idx     (_mainPipe_io_meta_read_bits_idx),
    .io_resp_0_0            (_errorArray_io_resp_0_0),
    .io_resp_0_1            (_errorArray_io_resp_0_1),
    .io_resp_0_2            (_errorArray_io_resp_0_2),
    .io_resp_0_3            (_errorArray_io_resp_0_3),
    .io_resp_1_0            (_errorArray_io_resp_1_0),
    .io_resp_1_1            (_errorArray_io_resp_1_1),
    .io_resp_1_2            (_errorArray_io_resp_1_2),
    .io_resp_1_3            (_errorArray_io_resp_1_3),
    .io_resp_2_0            (_errorArray_io_resp_2_0),
    .io_resp_2_1            (_errorArray_io_resp_2_1),
    .io_resp_2_2            (_errorArray_io_resp_2_2),
    .io_resp_2_3            (_errorArray_io_resp_2_3),
    .io_resp_3_0            (_errorArray_io_resp_3_0),
    .io_resp_3_1            (_errorArray_io_resp_3_1),
    .io_resp_3_2            (_errorArray_io_resp_3_2),
    .io_resp_3_3            (_errorArray_io_resp_3_3),
    .io_write_0_valid       (_mainPipe_io_error_flag_write_valid),
    .io_write_0_bits_idx    (_mainPipe_io_error_flag_write_bits_idx),
    .io_write_0_bits_way_en (_mainPipe_io_error_flag_write_bits_way_en),
    .io_write_0_bits_flag   (_mainPipe_io_error_flag_write_bits_flag)
  );
  DuplicatedTagArray tagArray (
    .clock                (clock),
    .reset                (reset),
    .io_read_0_valid      (_ldu_0_io_tag_read_valid),
    .io_read_0_bits_idx   (_ldu_0_io_tag_read_bits_idx),
    .io_read_1_valid      (_ldu_1_io_tag_read_valid),
    .io_read_1_bits_idx   (_ldu_1_io_tag_read_bits_idx),
    .io_read_2_valid      (_ldu_2_io_tag_read_valid),
    .io_read_2_bits_idx   (_ldu_2_io_tag_read_bits_idx),
    .io_read_3_ready      (_tagArray_io_read_3_ready),
    .io_read_3_valid      (_mainPipe_io_tag_read_valid),
    .io_read_3_bits_idx   (_mainPipe_io_tag_read_bits_idx),
    .io_resp_0_0          (_tagArray_io_resp_0_0),
    .io_resp_0_1          (_tagArray_io_resp_0_1),
    .io_resp_0_2          (_tagArray_io_resp_0_2),
    .io_resp_0_3          (_tagArray_io_resp_0_3),
    .io_resp_1_0          (_tagArray_io_resp_1_0),
    .io_resp_1_1          (_tagArray_io_resp_1_1),
    .io_resp_1_2          (_tagArray_io_resp_1_2),
    .io_resp_1_3          (_tagArray_io_resp_1_3),
    .io_resp_2_0          (_tagArray_io_resp_2_0),
    .io_resp_2_1          (_tagArray_io_resp_2_1),
    .io_resp_2_2          (_tagArray_io_resp_2_2),
    .io_resp_2_3          (_tagArray_io_resp_2_3),
    .io_resp_3_0          (_tagArray_io_resp_3_0),
    .io_resp_3_1          (_tagArray_io_resp_3_1),
    .io_resp_3_2          (_tagArray_io_resp_3_2),
    .io_resp_3_3          (_tagArray_io_resp_3_3),
    .io_write_valid       (_tag_write_arb_io_out_valid),
    .io_write_bits_idx    (_tag_write_arb_io_out_bits_idx),
    .io_write_bits_way_en (_tag_write_arb_io_out_bits_way_en),
    .io_write_bits_tag    (_tag_write_arb_io_out_bits_tag)
  );
  LoadPipe ldu_0 (
    .clock                                (clock),
    .reset                                (reset),
    .io_lsu_req_ready                     (io_lsu_load_0_req_ready),
    .io_lsu_req_valid                     (io_lsu_load_0_req_valid),
    .io_lsu_req_bits_cmd                  (io_lsu_load_0_req_bits_cmd),
    .io_lsu_req_bits_vaddr                (io_lsu_load_0_req_bits_vaddr),
    .io_lsu_req_bits_vaddr_dup            (io_lsu_load_0_req_bits_vaddr_dup),
    .io_lsu_req_bits_instrtype            (io_lsu_load_0_req_bits_instrtype),
    .io_lsu_req_bits_lqIdx_flag           (io_lsu_load_0_req_bits_lqIdx_flag),
    .io_lsu_req_bits_lqIdx_value          (io_lsu_load_0_req_bits_lqIdx_value),
    .io_lsu_resp_valid                    (io_lsu_load_0_resp_valid),
    .io_lsu_resp_bits_data                (io_lsu_load_0_resp_bits_data),
    .io_lsu_resp_bits_data_delayed        (io_lsu_load_0_resp_bits_data_delayed),
    .io_lsu_resp_bits_miss                (io_lsu_load_0_resp_bits_miss),
    .io_lsu_resp_bits_mshr_id             (io_lsu_load_0_resp_bits_mshr_id),
    .io_lsu_resp_bits_handled             (io_lsu_load_0_resp_bits_handled),
    .io_lsu_resp_bits_error_delayed       (io_lsu_load_0_resp_bits_error_delayed),
    .io_lsu_s1_kill                       (io_lsu_load_0_s1_kill),
    .io_lsu_s2_kill                       (io_lsu_load_0_s2_kill),
    .io_lsu_s1_paddr_dup_lsu              (io_lsu_load_0_s1_paddr_dup_lsu),
    .io_lsu_s1_paddr_dup_dcache           (io_lsu_load_0_s1_paddr_dup_dcache),
    .io_lsu_s2_bank_conflict              (io_lsu_load_0_s2_bank_conflict),
    .io_lsu_s2_mq_nack                    (io_lsu_load_0_s2_mq_nack),
    .io_load128Req                        (io_lsu_load_0_is128Req),
    .io_meta_read_valid                   (_ldu_0_io_meta_read_valid),
    .io_meta_read_bits_idx                (_ldu_0_io_meta_read_bits_idx),
    .io_meta_resp_0_coh_state             (_metaArray_io_resp_0_0_coh_state),
    .io_meta_resp_1_coh_state             (_metaArray_io_resp_0_1_coh_state),
    .io_meta_resp_2_coh_state             (_metaArray_io_resp_0_2_coh_state),
    .io_meta_resp_3_coh_state             (_metaArray_io_resp_0_3_coh_state),
    .io_extra_meta_resp_0_error           (_errorArray_io_resp_0_0),
    .io_extra_meta_resp_1_error           (_errorArray_io_resp_0_1),
    .io_extra_meta_resp_2_error           (_errorArray_io_resp_0_2),
    .io_extra_meta_resp_3_error           (_errorArray_io_resp_0_3),
    .io_tag_read_ready                    (~_mainPipe_io_tag_write_intend),
    .io_tag_read_valid                    (_ldu_0_io_tag_read_valid),
    .io_tag_read_bits_idx                 (_ldu_0_io_tag_read_bits_idx),
    .io_tag_resp_0                        (_tagArray_io_resp_0_0),
    .io_tag_resp_1                        (_tagArray_io_resp_0_1),
    .io_tag_resp_2                        (_tagArray_io_resp_0_2),
    .io_tag_resp_3                        (_tagArray_io_resp_0_3),
    .io_banked_data_read_ready            (_bankedDataArray_io_read_0_ready),
    .io_banked_data_read_valid            (_ldu_0_io_banked_data_read_valid),
    .io_banked_data_read_bits_way_en      (_ldu_0_io_banked_data_read_bits_way_en),
    .io_banked_data_read_bits_addr        (_ldu_0_io_banked_data_read_bits_addr),
    .io_banked_data_read_bits_addr_dup    (_ldu_0_io_banked_data_read_bits_addr_dup),
    .io_banked_data_read_bits_bankMask    (_ldu_0_io_banked_data_read_bits_bankMask),
    .io_banked_data_read_bits_lqIdx_flag  (_ldu_0_io_banked_data_read_bits_lqIdx_flag),
    .io_banked_data_read_bits_lqIdx_value (_ldu_0_io_banked_data_read_bits_lqIdx_value),
    .io_is128Req                          (_ldu_0_io_is128Req),
    .io_banked_data_resp_0_raw_data       (_bankedDataArray_io_read_resp_0_0_raw_data),
    .io_banked_data_resp_1_raw_data       (_bankedDataArray_io_read_resp_0_1_raw_data),
    .io_read_error_delayed_0              (_bankedDataArray_io_read_error_delayed_0_0),
    .io_read_error_delayed_1              (_bankedDataArray_io_read_error_delayed_0_1),
    .io_bank_conflict_slow                (_bankedDataArray_io_bank_conflict_slow_0),
    .io_miss_req_ready                    (_missReadyGen_io_in_1_ready),
    .io_miss_req_valid                    (_ldu_0_io_miss_req_valid),
    .io_miss_req_bits_source              (_ldu_0_io_miss_req_bits_source),
    .io_miss_req_bits_cmd                 (_ldu_0_io_miss_req_bits_cmd),
    .io_miss_req_bits_addr                (_ldu_0_io_miss_req_bits_addr),
    .io_miss_req_bits_vaddr               (_ldu_0_io_miss_req_bits_vaddr),
    .io_miss_req_bits_req_coh_state       (_ldu_0_io_miss_req_bits_req_coh_state),
    .io_miss_req_bits_cancel              (_ldu_0_io_miss_req_bits_cancel),
    .io_miss_resp_id                      (_missQueue_io_resp_id),
    .io_miss_resp_handled                 (_missQueue_io_resp_handled),
    .io_wbq_conflict_check_valid          (_ldu_0_io_wbq_conflict_check_valid),
    .io_wbq_conflict_check_bits           (_ldu_0_io_wbq_conflict_check_bits),
    .io_wbq_block_miss_req                (_wb_io_block_miss_req_0),
    .io_replace_access_valid              (_ldu_0_io_replace_access_valid),
    .io_replace_access_bits_set           (_ldu_0_io_replace_access_bits_set),
    .io_replace_access_bits_way           (_ldu_0_io_replace_access_bits_way),
    .io_error_valid                       (_ldu_0_io_error_valid),
    .io_error_bits_source_tag             (_ldu_0_io_error_bits_source_tag),
    .io_error_bits_source_data            (_ldu_0_io_error_bits_source_data),
    .io_error_bits_source_l2              (_ldu_0_io_error_bits_source_l2),
    .io_error_bits_paddr                  (_ldu_0_io_error_bits_paddr),
    .io_error_bits_report_to_beu          (_ldu_0_io_error_bits_report_to_beu),
    .io_pseudo_error_valid                (_cacheCtrlOpt_io_pseudoError_0_valid),
    .io_pseudo_error_bits_0_valid         (_cacheCtrlOpt_io_pseudoError_0_bits_0_valid),
    .io_pseudo_error_bits_0_mask          (_cacheCtrlOpt_io_pseudoError_0_bits_0_mask),
    .io_pseudo_tag_error_inj_done         (_ldu_0_io_pseudo_tag_error_inj_done),
    .io_pseudo_data_error_inj_done        (_ldu_0_io_pseudo_data_error_inj_done),
    .io_perf_0_value                      (_ldu_0_io_perf_0_value),
    .io_perf_1_value                      (_ldu_0_io_perf_1_value),
    .io_perf_2_value                      (_ldu_0_io_perf_2_value),
    .io_perf_3_value                      (_ldu_0_io_perf_3_value),
    .io_perf_4_value                      (_ldu_0_io_perf_4_value)
  );
  LoadPipe ldu_1 (
    .clock                                (clock),
    .reset                                (reset),
    .io_lsu_req_ready                     (io_lsu_load_1_req_ready),
    .io_lsu_req_valid                     (io_lsu_load_1_req_valid),
    .io_lsu_req_bits_cmd                  (io_lsu_load_1_req_bits_cmd),
    .io_lsu_req_bits_vaddr                (io_lsu_load_1_req_bits_vaddr),
    .io_lsu_req_bits_vaddr_dup            (io_lsu_load_1_req_bits_vaddr_dup),
    .io_lsu_req_bits_instrtype            (io_lsu_load_1_req_bits_instrtype),
    .io_lsu_req_bits_lqIdx_flag           (io_lsu_load_1_req_bits_lqIdx_flag),
    .io_lsu_req_bits_lqIdx_value          (io_lsu_load_1_req_bits_lqIdx_value),
    .io_lsu_resp_valid                    (/* unused */),
    .io_lsu_resp_bits_data                (io_lsu_load_1_resp_bits_data),
    .io_lsu_resp_bits_data_delayed        (/* unused */),
    .io_lsu_resp_bits_miss                (io_lsu_load_1_resp_bits_miss),
    .io_lsu_resp_bits_mshr_id             (io_lsu_load_1_resp_bits_mshr_id),
    .io_lsu_resp_bits_handled             (io_lsu_load_1_resp_bits_handled),
    .io_lsu_resp_bits_error_delayed       (io_lsu_load_1_resp_bits_error_delayed),
    .io_lsu_s1_kill                       (io_lsu_load_1_s1_kill),
    .io_lsu_s2_kill                       (io_lsu_load_1_s2_kill),
    .io_lsu_s1_paddr_dup_lsu              (io_lsu_load_1_s1_paddr_dup_lsu),
    .io_lsu_s1_paddr_dup_dcache           (io_lsu_load_1_s1_paddr_dup_dcache),
    .io_lsu_s2_bank_conflict              (io_lsu_load_1_s2_bank_conflict),
    .io_lsu_s2_mq_nack                    (io_lsu_load_1_s2_mq_nack),
    .io_load128Req                        (io_lsu_load_1_is128Req),
    .io_meta_read_valid                   (_ldu_1_io_meta_read_valid),
    .io_meta_read_bits_idx                (_ldu_1_io_meta_read_bits_idx),
    .io_meta_resp_0_coh_state             (_metaArray_io_resp_1_0_coh_state),
    .io_meta_resp_1_coh_state             (_metaArray_io_resp_1_1_coh_state),
    .io_meta_resp_2_coh_state             (_metaArray_io_resp_1_2_coh_state),
    .io_meta_resp_3_coh_state             (_metaArray_io_resp_1_3_coh_state),
    .io_extra_meta_resp_0_error           (_errorArray_io_resp_1_0),
    .io_extra_meta_resp_1_error           (_errorArray_io_resp_1_1),
    .io_extra_meta_resp_2_error           (_errorArray_io_resp_1_2),
    .io_extra_meta_resp_3_error           (_errorArray_io_resp_1_3),
    .io_tag_read_ready                    (~_mainPipe_io_tag_write_intend),
    .io_tag_read_valid                    (_ldu_1_io_tag_read_valid),
    .io_tag_read_bits_idx                 (_ldu_1_io_tag_read_bits_idx),
    .io_tag_resp_0                        (_tagArray_io_resp_1_0),
    .io_tag_resp_1                        (_tagArray_io_resp_1_1),
    .io_tag_resp_2                        (_tagArray_io_resp_1_2),
    .io_tag_resp_3                        (_tagArray_io_resp_1_3),
    .io_banked_data_read_ready            (_bankedDataArray_io_read_1_ready),
    .io_banked_data_read_valid            (_ldu_1_io_banked_data_read_valid),
    .io_banked_data_read_bits_way_en      (_ldu_1_io_banked_data_read_bits_way_en),
    .io_banked_data_read_bits_addr        (_ldu_1_io_banked_data_read_bits_addr),
    .io_banked_data_read_bits_addr_dup    (_ldu_1_io_banked_data_read_bits_addr_dup),
    .io_banked_data_read_bits_bankMask    (_ldu_1_io_banked_data_read_bits_bankMask),
    .io_banked_data_read_bits_lqIdx_flag  (_ldu_1_io_banked_data_read_bits_lqIdx_flag),
    .io_banked_data_read_bits_lqIdx_value (_ldu_1_io_banked_data_read_bits_lqIdx_value),
    .io_is128Req                          (_ldu_1_io_is128Req),
    .io_banked_data_resp_0_raw_data       (_bankedDataArray_io_read_resp_1_0_raw_data),
    .io_banked_data_resp_1_raw_data       (_bankedDataArray_io_read_resp_1_1_raw_data),
    .io_read_error_delayed_0              (_bankedDataArray_io_read_error_delayed_1_0),
    .io_read_error_delayed_1              (_bankedDataArray_io_read_error_delayed_1_1),
    .io_bank_conflict_slow                (_bankedDataArray_io_bank_conflict_slow_1),
    .io_miss_req_ready                    (_missReadyGen_io_in_2_ready),
    .io_miss_req_valid                    (_ldu_1_io_miss_req_valid),
    .io_miss_req_bits_source              (_ldu_1_io_miss_req_bits_source),
    .io_miss_req_bits_cmd                 (_ldu_1_io_miss_req_bits_cmd),
    .io_miss_req_bits_addr                (_ldu_1_io_miss_req_bits_addr),
    .io_miss_req_bits_vaddr               (_ldu_1_io_miss_req_bits_vaddr),
    .io_miss_req_bits_req_coh_state       (_ldu_1_io_miss_req_bits_req_coh_state),
    .io_miss_req_bits_cancel              (_ldu_1_io_miss_req_bits_cancel),
    .io_miss_resp_id                      (_missQueue_io_resp_id),
    .io_miss_resp_handled                 (_missQueue_io_resp_handled),
    .io_wbq_conflict_check_valid          (_ldu_1_io_wbq_conflict_check_valid),
    .io_wbq_conflict_check_bits           (_ldu_1_io_wbq_conflict_check_bits),
    .io_wbq_block_miss_req                (_wb_io_block_miss_req_1),
    .io_replace_access_valid              (_ldu_1_io_replace_access_valid),
    .io_replace_access_bits_set           (_ldu_1_io_replace_access_bits_set),
    .io_replace_access_bits_way           (_ldu_1_io_replace_access_bits_way),
    .io_error_valid                       (_ldu_1_io_error_valid),
    .io_error_bits_source_tag             (_ldu_1_io_error_bits_source_tag),
    .io_error_bits_source_data            (_ldu_1_io_error_bits_source_data),
    .io_error_bits_source_l2              (_ldu_1_io_error_bits_source_l2),
    .io_error_bits_paddr                  (_ldu_1_io_error_bits_paddr),
    .io_error_bits_report_to_beu          (_ldu_1_io_error_bits_report_to_beu),
    .io_pseudo_error_valid                (_cacheCtrlOpt_io_pseudoError_0_valid),
    .io_pseudo_error_bits_0_valid         (_cacheCtrlOpt_io_pseudoError_0_bits_0_valid),
    .io_pseudo_error_bits_0_mask          (_cacheCtrlOpt_io_pseudoError_0_bits_0_mask),
    .io_pseudo_tag_error_inj_done         (_ldu_1_io_pseudo_tag_error_inj_done),
    .io_pseudo_data_error_inj_done        (_ldu_1_io_pseudo_data_error_inj_done),
    .io_perf_0_value                      (_ldu_1_io_perf_0_value),
    .io_perf_1_value                      (_ldu_1_io_perf_1_value),
    .io_perf_2_value                      (_ldu_1_io_perf_2_value),
    .io_perf_3_value                      (_ldu_1_io_perf_3_value),
    .io_perf_4_value                      (_ldu_1_io_perf_4_value)
  );
  LoadPipe ldu_2 (
    .clock                                (clock),
    .reset                                (reset),
    .io_lsu_req_ready                     (io_lsu_load_2_req_ready),
    .io_lsu_req_valid                     (io_lsu_load_2_req_valid),
    .io_lsu_req_bits_cmd                  (io_lsu_load_2_req_bits_cmd),
    .io_lsu_req_bits_vaddr                (io_lsu_load_2_req_bits_vaddr),
    .io_lsu_req_bits_vaddr_dup            (io_lsu_load_2_req_bits_vaddr_dup),
    .io_lsu_req_bits_instrtype            (io_lsu_load_2_req_bits_instrtype),
    .io_lsu_req_bits_lqIdx_flag           (io_lsu_load_2_req_bits_lqIdx_flag),
    .io_lsu_req_bits_lqIdx_value          (io_lsu_load_2_req_bits_lqIdx_value),
    .io_lsu_resp_valid                    (/* unused */),
    .io_lsu_resp_bits_data                (io_lsu_load_2_resp_bits_data),
    .io_lsu_resp_bits_data_delayed        (/* unused */),
    .io_lsu_resp_bits_miss                (io_lsu_load_2_resp_bits_miss),
    .io_lsu_resp_bits_mshr_id             (io_lsu_load_2_resp_bits_mshr_id),
    .io_lsu_resp_bits_handled             (io_lsu_load_2_resp_bits_handled),
    .io_lsu_resp_bits_error_delayed       (io_lsu_load_2_resp_bits_error_delayed),
    .io_lsu_s1_kill                       (io_lsu_load_2_s1_kill),
    .io_lsu_s2_kill                       (io_lsu_load_2_s2_kill),
    .io_lsu_s1_paddr_dup_lsu              (io_lsu_load_2_s1_paddr_dup_lsu),
    .io_lsu_s1_paddr_dup_dcache           (io_lsu_load_2_s1_paddr_dup_dcache),
    .io_lsu_s2_bank_conflict              (io_lsu_load_2_s2_bank_conflict),
    .io_lsu_s2_mq_nack                    (io_lsu_load_2_s2_mq_nack),
    .io_load128Req                        (io_lsu_load_2_is128Req),
    .io_meta_read_valid                   (_ldu_2_io_meta_read_valid),
    .io_meta_read_bits_idx                (_ldu_2_io_meta_read_bits_idx),
    .io_meta_resp_0_coh_state             (_metaArray_io_resp_2_0_coh_state),
    .io_meta_resp_1_coh_state             (_metaArray_io_resp_2_1_coh_state),
    .io_meta_resp_2_coh_state             (_metaArray_io_resp_2_2_coh_state),
    .io_meta_resp_3_coh_state             (_metaArray_io_resp_2_3_coh_state),
    .io_extra_meta_resp_0_error           (_errorArray_io_resp_2_0),
    .io_extra_meta_resp_1_error           (_errorArray_io_resp_2_1),
    .io_extra_meta_resp_2_error           (_errorArray_io_resp_2_2),
    .io_extra_meta_resp_3_error           (_errorArray_io_resp_2_3),
    .io_tag_read_ready                    (~_mainPipe_io_tag_write_intend),
    .io_tag_read_valid                    (_ldu_2_io_tag_read_valid),
    .io_tag_read_bits_idx                 (_ldu_2_io_tag_read_bits_idx),
    .io_tag_resp_0                        (_tagArray_io_resp_2_0),
    .io_tag_resp_1                        (_tagArray_io_resp_2_1),
    .io_tag_resp_2                        (_tagArray_io_resp_2_2),
    .io_tag_resp_3                        (_tagArray_io_resp_2_3),
    .io_banked_data_read_ready            (_bankedDataArray_io_read_2_ready),
    .io_banked_data_read_valid            (_ldu_2_io_banked_data_read_valid),
    .io_banked_data_read_bits_way_en      (_ldu_2_io_banked_data_read_bits_way_en),
    .io_banked_data_read_bits_addr        (_ldu_2_io_banked_data_read_bits_addr),
    .io_banked_data_read_bits_addr_dup    (_ldu_2_io_banked_data_read_bits_addr_dup),
    .io_banked_data_read_bits_bankMask    (_ldu_2_io_banked_data_read_bits_bankMask),
    .io_banked_data_read_bits_lqIdx_flag  (_ldu_2_io_banked_data_read_bits_lqIdx_flag),
    .io_banked_data_read_bits_lqIdx_value (_ldu_2_io_banked_data_read_bits_lqIdx_value),
    .io_is128Req                          (_ldu_2_io_is128Req),
    .io_banked_data_resp_0_raw_data       (_bankedDataArray_io_read_resp_2_0_raw_data),
    .io_banked_data_resp_1_raw_data       (_bankedDataArray_io_read_resp_2_1_raw_data),
    .io_read_error_delayed_0              (_bankedDataArray_io_read_error_delayed_2_0),
    .io_read_error_delayed_1              (_bankedDataArray_io_read_error_delayed_2_1),
    .io_bank_conflict_slow                (_bankedDataArray_io_bank_conflict_slow_2),
    .io_miss_req_ready                    (_missReadyGen_io_in_3_ready),
    .io_miss_req_valid                    (_ldu_2_io_miss_req_valid),
    .io_miss_req_bits_source              (_ldu_2_io_miss_req_bits_source),
    .io_miss_req_bits_cmd                 (_ldu_2_io_miss_req_bits_cmd),
    .io_miss_req_bits_addr                (_ldu_2_io_miss_req_bits_addr),
    .io_miss_req_bits_vaddr               (_ldu_2_io_miss_req_bits_vaddr),
    .io_miss_req_bits_req_coh_state       (_ldu_2_io_miss_req_bits_req_coh_state),
    .io_miss_req_bits_cancel              (_ldu_2_io_miss_req_bits_cancel),
    .io_miss_resp_id                      (_missQueue_io_resp_id),
    .io_miss_resp_handled                 (_missQueue_io_resp_handled),
    .io_wbq_conflict_check_valid          (_ldu_2_io_wbq_conflict_check_valid),
    .io_wbq_conflict_check_bits           (_ldu_2_io_wbq_conflict_check_bits),
    .io_wbq_block_miss_req                (_wb_io_block_miss_req_2),
    .io_replace_access_valid              (_ldu_2_io_replace_access_valid),
    .io_replace_access_bits_set           (_ldu_2_io_replace_access_bits_set),
    .io_replace_access_bits_way           (_ldu_2_io_replace_access_bits_way),
    .io_error_valid                       (_ldu_2_io_error_valid),
    .io_error_bits_source_tag             (_ldu_2_io_error_bits_source_tag),
    .io_error_bits_source_data            (_ldu_2_io_error_bits_source_data),
    .io_error_bits_source_l2              (_ldu_2_io_error_bits_source_l2),
    .io_error_bits_paddr                  (_ldu_2_io_error_bits_paddr),
    .io_error_bits_report_to_beu          (_ldu_2_io_error_bits_report_to_beu),
    .io_pseudo_error_valid                (_cacheCtrlOpt_io_pseudoError_0_valid),
    .io_pseudo_error_bits_0_valid         (_cacheCtrlOpt_io_pseudoError_0_bits_0_valid),
    .io_pseudo_error_bits_0_mask          (_cacheCtrlOpt_io_pseudoError_0_bits_0_mask),
    .io_pseudo_tag_error_inj_done         (_ldu_2_io_pseudo_tag_error_inj_done),
    .io_pseudo_data_error_inj_done        (_ldu_2_io_pseudo_data_error_inj_done),
    .io_perf_0_value                      (_ldu_2_io_perf_0_value),
    .io_perf_1_value                      (_ldu_2_io_perf_1_value),
    .io_perf_2_value                      (_ldu_2_io_perf_2_value),
    .io_perf_3_value                      (_ldu_2_io_perf_3_value),
    .io_perf_4_value                      (_ldu_2_io_perf_4_value)
  );
  MainPipe mainPipe (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_probe_req_ready                            (_mainPipe_io_probe_req_ready),
    .io_probe_req_valid                            (_probeQueue_io_pipe_req_valid),
    .io_probe_req_bits_miss                        (_probeQueue_io_pipe_req_bits_miss),
    .io_probe_req_bits_miss_id                     (_probeQueue_io_pipe_req_bits_miss_id),
    .io_probe_req_bits_occupy_way
      (_probeQueue_io_pipe_req_bits_occupy_way),
    .io_probe_req_bits_miss_fail_cause_evict_btot
      (_probeQueue_io_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_probe_req_bits_probe                       (_probeQueue_io_pipe_req_bits_probe),
    .io_probe_req_bits_probe_param
      (_probeQueue_io_pipe_req_bits_probe_param),
    .io_probe_req_bits_probe_need_data
      (_probeQueue_io_pipe_req_bits_probe_need_data),
    .io_probe_req_bits_source                      (_probeQueue_io_pipe_req_bits_source),
    .io_probe_req_bits_cmd                         (_probeQueue_io_pipe_req_bits_cmd),
    .io_probe_req_bits_vaddr                       (_probeQueue_io_pipe_req_bits_vaddr),
    .io_probe_req_bits_addr                        (_probeQueue_io_pipe_req_bits_addr),
    .io_probe_req_bits_store_data
      (_probeQueue_io_pipe_req_bits_store_data),
    .io_probe_req_bits_store_mask
      (_probeQueue_io_pipe_req_bits_store_mask),
    .io_probe_req_bits_word_idx
      (_probeQueue_io_pipe_req_bits_word_idx),
    .io_probe_req_bits_amo_data
      (_probeQueue_io_pipe_req_bits_amo_data),
    .io_probe_req_bits_amo_mask
      (_probeQueue_io_pipe_req_bits_amo_mask),
    .io_probe_req_bits_amo_cmp                     (_probeQueue_io_pipe_req_bits_amo_cmp),
    .io_probe_req_bits_error                       (_probeQueue_io_pipe_req_bits_error),
    .io_probe_req_bits_replace                     (_probeQueue_io_pipe_req_bits_replace),
    .io_probe_req_bits_id                          (_probeQueue_io_pipe_req_bits_id),
    .io_miss_req_ready                             (_missReadyGen_io_in_0_ready),
    .io_miss_req_valid                             (_mainPipe_io_miss_req_valid),
    .io_miss_req_bits_source                       (_mainPipe_io_miss_req_bits_source),
    .io_miss_req_bits_cmd                          (_mainPipe_io_miss_req_bits_cmd),
    .io_miss_req_bits_addr                         (_mainPipe_io_miss_req_bits_addr),
    .io_miss_req_bits_vaddr                        (_mainPipe_io_miss_req_bits_vaddr),
    .io_miss_req_bits_full_overwrite
      (_mainPipe_io_miss_req_bits_full_overwrite),
    .io_miss_req_bits_word_idx                     (_mainPipe_io_miss_req_bits_word_idx),
    .io_miss_req_bits_amo_data                     (_mainPipe_io_miss_req_bits_amo_data),
    .io_miss_req_bits_amo_mask                     (_mainPipe_io_miss_req_bits_amo_mask),
    .io_miss_req_bits_amo_cmp                      (_mainPipe_io_miss_req_bits_amo_cmp),
    .io_miss_req_bits_req_coh_state
      (_mainPipe_io_miss_req_bits_req_coh_state),
    .io_miss_req_bits_id                           (_mainPipe_io_miss_req_bits_id),
    .io_miss_req_bits_isBtoT                       (_mainPipe_io_miss_req_bits_isBtoT),
    .io_miss_req_bits_occupy_way
      (_mainPipe_io_miss_req_bits_occupy_way),
    .io_miss_req_bits_cancel                       (_mainPipe_io_miss_req_bits_cancel),
    .io_miss_req_bits_store_data
      (_mainPipe_io_miss_req_bits_store_data),
    .io_miss_req_bits_store_mask
      (_mainPipe_io_miss_req_bits_store_mask),
    .io_refill_req_ready                           (_mainPipe_io_refill_req_ready),
    .io_refill_req_valid                           (_missQueue_io_main_pipe_req_valid),
    .io_refill_req_bits_miss
      (_missQueue_io_main_pipe_req_bits_miss),
    .io_refill_req_bits_miss_id
      (_missQueue_io_main_pipe_req_bits_miss_id),
    .io_refill_req_bits_occupy_way
      (_missQueue_io_main_pipe_req_bits_occupy_way),
    .io_refill_req_bits_miss_fail_cause_evict_btot
      (_missQueue_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_refill_req_bits_source
      (_missQueue_io_main_pipe_req_bits_source),
    .io_refill_req_bits_cmd                        (_missQueue_io_main_pipe_req_bits_cmd),
    .io_refill_req_bits_vaddr
      (_missQueue_io_main_pipe_req_bits_vaddr),
    .io_refill_req_bits_addr
      (_missQueue_io_main_pipe_req_bits_addr),
    .io_refill_req_bits_word_idx
      (_missQueue_io_main_pipe_req_bits_word_idx),
    .io_refill_req_bits_amo_data
      (_missQueue_io_main_pipe_req_bits_amo_data),
    .io_refill_req_bits_amo_mask
      (_missQueue_io_main_pipe_req_bits_amo_mask),
    .io_refill_req_bits_amo_cmp
      (_missQueue_io_main_pipe_req_bits_amo_cmp),
    .io_refill_req_bits_id                         (_missQueue_io_main_pipe_req_bits_id),
    .io_wbq_conflict_check_valid
      (_mainPipe_io_wbq_conflict_check_valid),
    .io_wbq_conflict_check_bits                    (_mainPipe_io_wbq_conflict_check_bits),
    .io_wbq_block_miss_req                         (_wb_io_block_miss_req_3),
    .io_store_req_ready                            (io_lsu_store_req_ready),
    .io_store_req_valid                            (io_lsu_store_req_valid),
    .io_store_req_bits_vaddr                       (io_lsu_store_req_bits_vaddr),
    .io_store_req_bits_addr                        (io_lsu_store_req_bits_addr),
    .io_store_req_bits_data                        (io_lsu_store_req_bits_data),
    .io_store_req_bits_mask                        (io_lsu_store_req_bits_mask),
    .io_store_req_bits_id                          (io_lsu_store_req_bits_id),
    .io_store_replay_resp_valid                    (_mainPipe_io_store_replay_resp_valid),
    .io_store_replay_resp_bits_id
      (_mainPipe_io_store_replay_resp_bits_id),
    .io_store_hit_resp_valid
      (io_lsu_store_main_pipe_hit_resp_valid),
    .io_store_hit_resp_bits_id
      (io_lsu_store_main_pipe_hit_resp_bits_id),
    .io_atomic_req_ready                           (io_lsu_atomics_req_ready),
    .io_atomic_req_valid                           (io_lsu_atomics_req_valid),
    .io_atomic_req_bits_cmd                        (io_lsu_atomics_req_bits_cmd),
    .io_atomic_req_bits_vaddr                      (io_lsu_atomics_req_bits_vaddr),
    .io_atomic_req_bits_addr                       (io_lsu_atomics_req_bits_addr),
    .io_atomic_req_bits_word_idx                   (io_lsu_atomics_req_bits_word_idx),
    .io_atomic_req_bits_amo_data                   (io_lsu_atomics_req_bits_amo_data),
    .io_atomic_req_bits_amo_mask                   (io_lsu_atomics_req_bits_amo_mask),
    .io_atomic_req_bits_amo_cmp                    (io_lsu_atomics_req_bits_amo_cmp),
    .io_atomic_resp_valid                          (_mainPipe_io_atomic_resp_valid),
    .io_atomic_resp_bits_source                    (_mainPipe_io_atomic_resp_bits_source),
    .io_atomic_resp_bits_data                      (_mainPipe_io_atomic_resp_bits_data),
    .io_atomic_resp_bits_miss                      (_mainPipe_io_atomic_resp_bits_miss),
    .io_atomic_resp_bits_miss_id
      (_mainPipe_io_atomic_resp_bits_miss_id),
    .io_atomic_resp_bits_replay                    (_mainPipe_io_atomic_resp_bits_replay),
    .io_atomic_resp_bits_error                     (_mainPipe_io_atomic_resp_bits_error),
    .io_atomic_resp_bits_ack_miss_queue
      (_mainPipe_io_atomic_resp_bits_ack_miss_queue),
    .io_atomic_resp_bits_id                        (_mainPipe_io_atomic_resp_bits_id),
    .io_mainpipe_info_s2_valid                     (_mainPipe_io_mainpipe_info_s2_valid),
    .io_mainpipe_info_s2_miss_id
      (_mainPipe_io_mainpipe_info_s2_miss_id),
    .io_mainpipe_info_s2_replay_to_mq
      (_mainPipe_io_mainpipe_info_s2_replay_to_mq),
    .io_mainpipe_info_s2_evict_BtoT_way
      (_mainPipe_io_mainpipe_info_s2_evict_BtoT_way),
    .io_mainpipe_info_s2_next_evict_way
      (_mainPipe_io_mainpipe_info_s2_next_evict_way),
    .io_mainpipe_info_s3_valid                     (_mainPipe_io_mainpipe_info_s3_valid),
    .io_mainpipe_info_s3_miss_id
      (_mainPipe_io_mainpipe_info_s3_miss_id),
    .io_mainpipe_info_s3_refill_resp
      (_mainPipe_io_mainpipe_info_s3_refill_resp),
    .io_refill_info_valid                          (_missQueue_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_missQueue_io_refill_info_bits_store_data),
    .io_refill_info_bits_store_mask
      (_missQueue_io_refill_info_bits_store_mask),
    .io_refill_info_bits_miss_param
      (_missQueue_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error                     (_missQueue_io_refill_info_bits_error),
    .io_wb_ready                                   (_wb_io_req_ready),
    .io_wb_valid                                   (_mainPipe_io_wb_valid),
    .io_wb_bits_param                              (_mainPipe_io_wb_bits_param),
    .io_wb_bits_voluntary                          (_mainPipe_io_wb_bits_voluntary),
    .io_wb_bits_hasData                            (_mainPipe_io_wb_bits_hasData),
    .io_wb_bits_corrupt                            (_mainPipe_io_wb_bits_corrupt),
    .io_wb_bits_addr                               (_mainPipe_io_wb_bits_addr),
    .io_wb_bits_data                               (_mainPipe_io_wb_bits_data),
    .io_data_readline_ready                        (_bankedDataArray_io_readline_ready),
    .io_data_readline_valid                        (_mainPipe_io_data_readline_valid),
    .io_data_readline_bits_way_en
      (_mainPipe_io_data_readline_bits_way_en),
    .io_data_readline_bits_addr                    (_mainPipe_io_data_readline_bits_addr),
    .io_data_readline_bits_rmask
      (_mainPipe_io_data_readline_bits_rmask),
    .io_data_readline_can_go                       (_mainPipe_io_data_readline_can_go),
    .io_data_readline_stall                        (_mainPipe_io_data_readline_stall),
    .io_data_readline_can_resp                     (_mainPipe_io_data_readline_can_resp),
    .io_data_resp_0_raw_data
      (_bankedDataArray_io_readline_resp_0_raw_data),
    .io_data_resp_1_raw_data
      (_bankedDataArray_io_readline_resp_1_raw_data),
    .io_data_resp_2_raw_data
      (_bankedDataArray_io_readline_resp_2_raw_data),
    .io_data_resp_3_raw_data
      (_bankedDataArray_io_readline_resp_3_raw_data),
    .io_data_resp_4_raw_data
      (_bankedDataArray_io_readline_resp_4_raw_data),
    .io_data_resp_5_raw_data
      (_bankedDataArray_io_readline_resp_5_raw_data),
    .io_data_resp_6_raw_data
      (_bankedDataArray_io_readline_resp_6_raw_data),
    .io_data_resp_7_raw_data
      (_bankedDataArray_io_readline_resp_7_raw_data),
    .io_readline_error_delayed
      (_bankedDataArray_io_readline_error_delayed),
    .io_data_write_valid                           (_mainPipe_io_data_write_valid),
    .io_data_write_bits_wmask                      (_mainPipe_io_data_write_bits_wmask),
    .io_data_write_bits_data_0                     (_mainPipe_io_data_write_bits_data_0),
    .io_data_write_bits_data_1                     (_mainPipe_io_data_write_bits_data_1),
    .io_data_write_bits_data_2                     (_mainPipe_io_data_write_bits_data_2),
    .io_data_write_bits_data_3                     (_mainPipe_io_data_write_bits_data_3),
    .io_data_write_bits_data_4                     (_mainPipe_io_data_write_bits_data_4),
    .io_data_write_bits_data_5                     (_mainPipe_io_data_write_bits_data_5),
    .io_data_write_bits_data_6                     (_mainPipe_io_data_write_bits_data_6),
    .io_data_write_bits_data_7                     (_mainPipe_io_data_write_bits_data_7),
    .io_data_write_dup_0_valid                     (_mainPipe_io_data_write_dup_0_valid),
    .io_data_write_dup_0_bits_way_en
      (_mainPipe_io_data_write_dup_0_bits_way_en),
    .io_data_write_dup_0_bits_addr
      (_mainPipe_io_data_write_dup_0_bits_addr),
    .io_data_write_dup_1_valid                     (_mainPipe_io_data_write_dup_1_valid),
    .io_data_write_dup_1_bits_way_en
      (_mainPipe_io_data_write_dup_1_bits_way_en),
    .io_data_write_dup_1_bits_addr
      (_mainPipe_io_data_write_dup_1_bits_addr),
    .io_data_write_dup_2_valid                     (_mainPipe_io_data_write_dup_2_valid),
    .io_data_write_dup_2_bits_way_en
      (_mainPipe_io_data_write_dup_2_bits_way_en),
    .io_data_write_dup_2_bits_addr
      (_mainPipe_io_data_write_dup_2_bits_addr),
    .io_data_write_dup_3_valid                     (_mainPipe_io_data_write_dup_3_valid),
    .io_data_write_dup_3_bits_way_en
      (_mainPipe_io_data_write_dup_3_bits_way_en),
    .io_data_write_dup_3_bits_addr
      (_mainPipe_io_data_write_dup_3_bits_addr),
    .io_data_write_dup_4_valid                     (_mainPipe_io_data_write_dup_4_valid),
    .io_data_write_dup_4_bits_way_en
      (_mainPipe_io_data_write_dup_4_bits_way_en),
    .io_data_write_dup_4_bits_addr
      (_mainPipe_io_data_write_dup_4_bits_addr),
    .io_data_write_dup_5_valid                     (_mainPipe_io_data_write_dup_5_valid),
    .io_data_write_dup_5_bits_way_en
      (_mainPipe_io_data_write_dup_5_bits_way_en),
    .io_data_write_dup_5_bits_addr
      (_mainPipe_io_data_write_dup_5_bits_addr),
    .io_data_write_dup_6_valid                     (_mainPipe_io_data_write_dup_6_valid),
    .io_data_write_dup_6_bits_way_en
      (_mainPipe_io_data_write_dup_6_bits_way_en),
    .io_data_write_dup_6_bits_addr
      (_mainPipe_io_data_write_dup_6_bits_addr),
    .io_data_write_dup_7_valid                     (_mainPipe_io_data_write_dup_7_valid),
    .io_data_write_dup_7_bits_way_en
      (_mainPipe_io_data_write_dup_7_bits_way_en),
    .io_data_write_dup_7_bits_addr
      (_mainPipe_io_data_write_dup_7_bits_addr),
    .io_meta_read_valid                            (_mainPipe_io_meta_read_valid),
    .io_meta_read_bits_idx                         (_mainPipe_io_meta_read_bits_idx),
    .io_meta_resp_0_coh_state                      (_metaArray_io_resp_3_0_coh_state),
    .io_meta_resp_1_coh_state                      (_metaArray_io_resp_3_1_coh_state),
    .io_meta_resp_2_coh_state                      (_metaArray_io_resp_3_2_coh_state),
    .io_meta_resp_3_coh_state                      (_metaArray_io_resp_3_3_coh_state),
    .io_meta_write_valid                           (_mainPipe_io_meta_write_valid),
    .io_meta_write_bits_idx                        (_mainPipe_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en                     (_mainPipe_io_meta_write_bits_way_en),
    .io_meta_write_bits_meta_coh_state
      (_mainPipe_io_meta_write_bits_meta_coh_state),
    .io_extra_meta_resp_0_error                    (_errorArray_io_resp_3_0),
    .io_extra_meta_resp_1_error                    (_errorArray_io_resp_3_1),
    .io_extra_meta_resp_2_error                    (_errorArray_io_resp_3_2),
    .io_extra_meta_resp_3_error                    (_errorArray_io_resp_3_3),
    .io_error_flag_write_valid                     (_mainPipe_io_error_flag_write_valid),
    .io_error_flag_write_bits_idx
      (_mainPipe_io_error_flag_write_bits_idx),
    .io_error_flag_write_bits_way_en
      (_mainPipe_io_error_flag_write_bits_way_en),
    .io_error_flag_write_bits_flag
      (_mainPipe_io_error_flag_write_bits_flag),
    .io_tag_read_ready                             (_tagArray_io_read_3_ready),
    .io_tag_read_valid                             (_mainPipe_io_tag_read_valid),
    .io_tag_read_bits_idx                          (_mainPipe_io_tag_read_bits_idx),
    .io_tag_resp_0                                 (_tagArray_io_resp_3_0),
    .io_tag_resp_1                                 (_tagArray_io_resp_3_1),
    .io_tag_resp_2                                 (_tagArray_io_resp_3_2),
    .io_tag_resp_3                                 (_tagArray_io_resp_3_3),
    .io_tag_write_valid                            (_mainPipe_io_tag_write_valid),
    .io_tag_write_bits_idx                         (_mainPipe_io_tag_write_bits_idx),
    .io_tag_write_bits_way_en                      (_mainPipe_io_tag_write_bits_way_en),
    .io_tag_write_bits_tag                         (_mainPipe_io_tag_write_bits_tag),
    .io_tag_write_intend                           (_mainPipe_io_tag_write_intend),
    .io_replace_access_valid                       (_mainPipe_io_replace_access_valid),
    .io_replace_access_bits_set                    (_mainPipe_io_replace_access_bits_set),
    .io_replace_access_bits_way                    (_mainPipe_io_replace_access_bits_way),
    .io_replace_way_set_bits                       (_mainPipe_io_replace_way_set_bits),
    .io_replace_way_way
      ({_GEN_4[2], _GEN_4[2] ? _GEN_4[1] : _GEN_4[0]}),
    .io_evict_set                                  (_mainPipe_io_evict_set),
    .io_btot_ways_for_set                          (_missQueue_io_btot_ways_for_set),
    .io_replace_addr_valid                         (_mainPipe_io_replace_addr_valid),
    .io_replace_addr_bits                          (_mainPipe_io_replace_addr_bits),
    .io_replace_block                              (_missQueue_io_replace_block),
    .io_status_dup_0_s1_valid                      (/* unused */),
    .io_status_dup_0_s1_bits_set                   (/* unused */),
    .io_status_dup_0_s1_bits_way_en                (/* unused */),
    .io_status_dup_0_s2_valid                      (/* unused */),
    .io_status_dup_0_s2_bits_set                   (/* unused */),
    .io_status_dup_0_s2_bits_way_en                (/* unused */),
    .io_status_dup_0_s3_valid                      (/* unused */),
    .io_status_dup_0_s3_bits_set                   (/* unused */),
    .io_status_dup_0_s3_bits_way_en                (/* unused */),
    .io_status_dup_1_s1_valid                      (/* unused */),
    .io_status_dup_1_s1_bits_set                   (/* unused */),
    .io_status_dup_1_s1_bits_way_en                (/* unused */),
    .io_status_dup_1_s2_valid                      (/* unused */),
    .io_status_dup_1_s2_bits_set                   (/* unused */),
    .io_status_dup_1_s2_bits_way_en                (/* unused */),
    .io_status_dup_1_s3_valid                      (/* unused */),
    .io_status_dup_1_s3_bits_set                   (/* unused */),
    .io_status_dup_1_s3_bits_way_en                (/* unused */),
    .io_status_dup_2_s1_valid                      (/* unused */),
    .io_status_dup_2_s1_bits_set                   (/* unused */),
    .io_status_dup_2_s1_bits_way_en                (/* unused */),
    .io_status_dup_2_s2_valid                      (/* unused */),
    .io_status_dup_2_s2_bits_set                   (/* unused */),
    .io_status_dup_2_s2_bits_way_en                (/* unused */),
    .io_status_dup_2_s3_valid                      (/* unused */),
    .io_status_dup_2_s3_bits_set                   (/* unused */),
    .io_status_dup_2_s3_bits_way_en                (/* unused */),
    .io_status_dup_3_s1_valid                      (/* unused */),
    .io_status_dup_3_s1_bits_set                   (/* unused */),
    .io_status_dup_3_s1_bits_way_en                (/* unused */),
    .io_status_dup_3_s2_valid                      (/* unused */),
    .io_status_dup_3_s2_bits_set                   (/* unused */),
    .io_status_dup_3_s2_bits_way_en                (/* unused */),
    .io_status_dup_3_s3_valid                      (/* unused */),
    .io_status_dup_3_s3_bits_set                   (/* unused */),
    .io_status_dup_3_s3_bits_way_en                (/* unused */),
    .io_status_dup_4_s1_valid                      (/* unused */),
    .io_status_dup_4_s1_bits_set                   (/* unused */),
    .io_status_dup_4_s1_bits_way_en                (/* unused */),
    .io_status_dup_4_s2_valid                      (/* unused */),
    .io_status_dup_4_s2_bits_set                   (/* unused */),
    .io_status_dup_4_s2_bits_way_en                (/* unused */),
    .io_status_dup_4_s3_valid                      (/* unused */),
    .io_status_dup_4_s3_bits_set                   (/* unused */),
    .io_status_dup_4_s3_bits_way_en                (/* unused */),
    .io_status_dup_5_s1_valid                      (/* unused */),
    .io_status_dup_5_s1_bits_set                   (/* unused */),
    .io_status_dup_5_s1_bits_way_en                (/* unused */),
    .io_status_dup_5_s2_valid                      (/* unused */),
    .io_status_dup_5_s2_bits_set                   (/* unused */),
    .io_status_dup_5_s2_bits_way_en                (/* unused */),
    .io_status_dup_5_s3_valid                      (/* unused */),
    .io_status_dup_5_s3_bits_set                   (/* unused */),
    .io_status_dup_5_s3_bits_way_en                (/* unused */),
    .io_status_dup_6_s1_valid                      (/* unused */),
    .io_status_dup_6_s1_bits_set                   (/* unused */),
    .io_status_dup_6_s1_bits_way_en                (/* unused */),
    .io_status_dup_6_s2_valid                      (/* unused */),
    .io_status_dup_6_s2_bits_set                   (/* unused */),
    .io_status_dup_6_s2_bits_way_en                (/* unused */),
    .io_status_dup_6_s3_valid                      (/* unused */),
    .io_status_dup_6_s3_bits_set                   (/* unused */),
    .io_status_dup_6_s3_bits_way_en                (/* unused */),
    .io_status_dup_7_s1_valid                      (/* unused */),
    .io_status_dup_7_s1_bits_set                   (/* unused */),
    .io_status_dup_7_s1_bits_way_en                (/* unused */),
    .io_status_dup_7_s2_valid                      (/* unused */),
    .io_status_dup_7_s2_bits_set                   (/* unused */),
    .io_status_dup_7_s2_bits_way_en                (/* unused */),
    .io_status_dup_7_s3_valid                      (/* unused */),
    .io_status_dup_7_s3_bits_set                   (/* unused */),
    .io_status_dup_7_s3_bits_way_en                (/* unused */),
    .io_status_dup_8_s1_valid                      (/* unused */),
    .io_status_dup_8_s1_bits_set                   (/* unused */),
    .io_status_dup_8_s1_bits_way_en                (/* unused */),
    .io_status_dup_8_s2_valid                      (/* unused */),
    .io_status_dup_8_s2_bits_set                   (/* unused */),
    .io_status_dup_8_s2_bits_way_en                (/* unused */),
    .io_status_dup_8_s3_valid                      (/* unused */),
    .io_status_dup_8_s3_bits_set                   (/* unused */),
    .io_status_dup_8_s3_bits_way_en                (/* unused */),
    .io_status_dup_9_s1_valid                      (/* unused */),
    .io_status_dup_9_s1_bits_set                   (/* unused */),
    .io_status_dup_9_s1_bits_way_en                (/* unused */),
    .io_status_dup_9_s2_valid                      (/* unused */),
    .io_status_dup_9_s2_bits_set                   (/* unused */),
    .io_status_dup_9_s2_bits_way_en                (/* unused */),
    .io_status_dup_9_s3_valid                      (/* unused */),
    .io_status_dup_9_s3_bits_set                   (/* unused */),
    .io_status_dup_9_s3_bits_way_en                (/* unused */),
    .io_status_dup_10_s1_valid                     (/* unused */),
    .io_status_dup_10_s1_bits_set                  (/* unused */),
    .io_status_dup_10_s1_bits_way_en               (/* unused */),
    .io_status_dup_10_s2_valid                     (/* unused */),
    .io_status_dup_10_s2_bits_set                  (/* unused */),
    .io_status_dup_10_s2_bits_way_en               (/* unused */),
    .io_status_dup_10_s3_valid                     (/* unused */),
    .io_status_dup_10_s3_bits_set                  (/* unused */),
    .io_status_dup_10_s3_bits_way_en               (/* unused */),
    .io_status_dup_11_s1_valid                     (/* unused */),
    .io_status_dup_11_s1_bits_set                  (/* unused */),
    .io_status_dup_11_s1_bits_way_en               (/* unused */),
    .io_status_dup_11_s2_valid                     (/* unused */),
    .io_status_dup_11_s2_bits_set                  (/* unused */),
    .io_status_dup_11_s2_bits_way_en               (/* unused */),
    .io_status_dup_11_s3_valid                     (/* unused */),
    .io_status_dup_11_s3_bits_set                  (/* unused */),
    .io_status_dup_11_s3_bits_way_en               (/* unused */),
    .io_status_dup_12_s1_valid                     (/* unused */),
    .io_status_dup_12_s1_bits_set                  (/* unused */),
    .io_status_dup_12_s1_bits_way_en               (/* unused */),
    .io_status_dup_12_s2_valid                     (/* unused */),
    .io_status_dup_12_s2_bits_set                  (/* unused */),
    .io_status_dup_12_s2_bits_way_en               (/* unused */),
    .io_status_dup_12_s3_valid                     (/* unused */),
    .io_status_dup_12_s3_bits_set                  (/* unused */),
    .io_status_dup_12_s3_bits_way_en               (/* unused */),
    .io_status_dup_13_s1_valid                     (/* unused */),
    .io_status_dup_13_s1_bits_set                  (/* unused */),
    .io_status_dup_13_s1_bits_way_en               (/* unused */),
    .io_status_dup_13_s2_valid                     (/* unused */),
    .io_status_dup_13_s2_bits_set                  (/* unused */),
    .io_status_dup_13_s2_bits_way_en               (/* unused */),
    .io_status_dup_13_s3_valid                     (/* unused */),
    .io_status_dup_13_s3_bits_set                  (/* unused */),
    .io_status_dup_13_s3_bits_way_en               (/* unused */),
    .io_status_dup_14_s1_valid                     (/* unused */),
    .io_status_dup_14_s1_bits_set                  (/* unused */),
    .io_status_dup_14_s1_bits_way_en               (/* unused */),
    .io_status_dup_14_s2_valid                     (/* unused */),
    .io_status_dup_14_s2_bits_set                  (/* unused */),
    .io_status_dup_14_s2_bits_way_en               (/* unused */),
    .io_status_dup_14_s3_valid                     (/* unused */),
    .io_status_dup_14_s3_bits_set                  (/* unused */),
    .io_status_dup_14_s3_bits_way_en               (/* unused */),
    .io_status_dup_15_s1_valid                     (/* unused */),
    .io_status_dup_15_s1_bits_set                  (/* unused */),
    .io_status_dup_15_s1_bits_way_en               (/* unused */),
    .io_status_dup_15_s2_valid                     (/* unused */),
    .io_status_dup_15_s2_bits_set                  (/* unused */),
    .io_status_dup_15_s2_bits_way_en               (/* unused */),
    .io_status_dup_15_s3_valid                     (/* unused */),
    .io_status_dup_15_s3_bits_set                  (/* unused */),
    .io_status_dup_15_s3_bits_way_en               (/* unused */),
    .io_status_dup_16_s1_valid                     (/* unused */),
    .io_status_dup_16_s1_bits_set                  (/* unused */),
    .io_status_dup_16_s1_bits_way_en               (/* unused */),
    .io_status_dup_16_s2_valid                     (/* unused */),
    .io_status_dup_16_s2_bits_set                  (/* unused */),
    .io_status_dup_16_s2_bits_way_en               (/* unused */),
    .io_status_dup_16_s3_valid                     (/* unused */),
    .io_status_dup_16_s3_bits_set                  (/* unused */),
    .io_status_dup_16_s3_bits_way_en               (/* unused */),
    .io_status_dup_17_s1_valid                     (/* unused */),
    .io_status_dup_17_s1_bits_set                  (/* unused */),
    .io_status_dup_17_s1_bits_way_en               (/* unused */),
    .io_status_dup_17_s2_valid                     (/* unused */),
    .io_status_dup_17_s2_bits_set                  (/* unused */),
    .io_status_dup_17_s2_bits_way_en               (/* unused */),
    .io_status_dup_17_s3_valid                     (/* unused */),
    .io_status_dup_17_s3_bits_set                  (/* unused */),
    .io_status_dup_17_s3_bits_way_en               (/* unused */),
    .io_status_dup_18_s1_valid                     (/* unused */),
    .io_status_dup_18_s1_bits_set                  (/* unused */),
    .io_status_dup_18_s1_bits_way_en               (/* unused */),
    .io_status_dup_18_s2_valid                     (/* unused */),
    .io_status_dup_18_s2_bits_set                  (/* unused */),
    .io_status_dup_18_s2_bits_way_en               (/* unused */),
    .io_status_dup_18_s3_valid                     (/* unused */),
    .io_status_dup_18_s3_bits_set                  (/* unused */),
    .io_status_dup_18_s3_bits_way_en               (/* unused */),
    .io_status_dup_19_s1_valid                     (/* unused */),
    .io_status_dup_19_s1_bits_set                  (/* unused */),
    .io_status_dup_19_s1_bits_way_en               (/* unused */),
    .io_status_dup_19_s2_valid                     (/* unused */),
    .io_status_dup_19_s2_bits_set                  (/* unused */),
    .io_status_dup_19_s2_bits_way_en               (/* unused */),
    .io_status_dup_19_s3_valid                     (/* unused */),
    .io_status_dup_19_s3_bits_set                  (/* unused */),
    .io_status_dup_19_s3_bits_way_en               (/* unused */),
    .io_status_dup_20_s1_valid                     (/* unused */),
    .io_status_dup_20_s1_bits_set                  (/* unused */),
    .io_status_dup_20_s1_bits_way_en               (/* unused */),
    .io_status_dup_20_s2_valid                     (/* unused */),
    .io_status_dup_20_s2_bits_set                  (/* unused */),
    .io_status_dup_20_s2_bits_way_en               (/* unused */),
    .io_status_dup_20_s3_valid                     (/* unused */),
    .io_status_dup_20_s3_bits_set                  (/* unused */),
    .io_status_dup_20_s3_bits_way_en               (/* unused */),
    .io_status_dup_21_s1_valid                     (/* unused */),
    .io_status_dup_21_s1_bits_set                  (/* unused */),
    .io_status_dup_21_s1_bits_way_en               (/* unused */),
    .io_status_dup_21_s2_valid                     (/* unused */),
    .io_status_dup_21_s2_bits_set                  (/* unused */),
    .io_status_dup_21_s2_bits_way_en               (/* unused */),
    .io_status_dup_21_s3_valid                     (/* unused */),
    .io_status_dup_21_s3_bits_set                  (/* unused */),
    .io_status_dup_21_s3_bits_way_en               (/* unused */),
    .io_status_dup_22_s1_valid                     (/* unused */),
    .io_status_dup_22_s1_bits_set                  (/* unused */),
    .io_status_dup_22_s1_bits_way_en               (/* unused */),
    .io_status_dup_22_s2_valid                     (/* unused */),
    .io_status_dup_22_s2_bits_set                  (/* unused */),
    .io_status_dup_22_s2_bits_way_en               (/* unused */),
    .io_status_dup_22_s3_valid                     (/* unused */),
    .io_status_dup_22_s3_bits_set                  (/* unused */),
    .io_status_dup_22_s3_bits_way_en               (/* unused */),
    .io_status_dup_23_s1_valid                     (/* unused */),
    .io_status_dup_23_s1_bits_set                  (/* unused */),
    .io_status_dup_23_s1_bits_way_en               (/* unused */),
    .io_status_dup_23_s2_valid                     (/* unused */),
    .io_status_dup_23_s2_bits_set                  (/* unused */),
    .io_status_dup_23_s2_bits_way_en               (/* unused */),
    .io_status_dup_23_s3_valid                     (/* unused */),
    .io_status_dup_23_s3_bits_set                  (/* unused */),
    .io_status_dup_23_s3_bits_way_en               (/* unused */),
    .io_lrsc_locked_block_valid                    (_mainPipe_io_lrsc_locked_block_valid),
    .io_lrsc_locked_block_bits                     (_mainPipe_io_lrsc_locked_block_bits),
    .io_invalid_resv_set                           (mainPipe_io_invalid_resv_set_REG),
    .io_update_resv_set                            (_mainPipe_io_update_resv_set),
    .io_block_lr                                   (io_lsu_atomics_block_lr),
    .io_error_valid                                (_mainPipe_io_error_valid),
    .io_error_bits_source_tag                      (_mainPipe_io_error_bits_source_tag),
    .io_error_bits_source_data                     (_mainPipe_io_error_bits_source_data),
    .io_error_bits_source_l2                       (_mainPipe_io_error_bits_source_l2),
    .io_error_bits_opType_store                    (_mainPipe_io_error_bits_opType_store),
    .io_error_bits_opType_probe                    (_mainPipe_io_error_bits_opType_probe),
    .io_error_bits_opType_release
      (_mainPipe_io_error_bits_opType_release),
    .io_error_bits_opType_atom                     (_mainPipe_io_error_bits_opType_atom),
    .io_error_bits_paddr                           (_mainPipe_io_error_bits_paddr),
    .io_error_bits_report_to_beu
      (_mainPipe_io_error_bits_report_to_beu),
    .io_pseudo_error_valid                         (_cacheCtrlOpt_io_pseudoError_0_valid),
    .io_pseudo_error_bits_0_valid
      (_cacheCtrlOpt_io_pseudoError_0_bits_0_valid),
    .io_pseudo_error_bits_0_mask
      (_cacheCtrlOpt_io_pseudoError_0_bits_0_mask),
    .io_pseudo_tag_error_inj_done
      (_mainPipe_io_pseudo_tag_error_inj_done),
    .io_pseudo_data_error_inj_done
      (_mainPipe_io_pseudo_data_error_inj_done),
    .io_perf_0_value                               (_mainPipe_io_perf_0_value),
    .io_perf_1_value                               (_mainPipe_io_perf_1_value)
  );
  MissQueue missQueue (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_req_valid                                     (_missReqArb_io_out_valid),
    .io_req_bits_source                               (_missReqArb_io_out_bits_source),
    .io_req_bits_cmd                                  (_missReqArb_io_out_bits_cmd),
    .io_req_bits_addr                                 (_missReqArb_io_out_bits_addr),
    .io_req_bits_vaddr                                (_missReqArb_io_out_bits_vaddr),
    .io_req_bits_full_overwrite
      (_missReqArb_io_out_bits_full_overwrite),
    .io_req_bits_word_idx                             (_missReqArb_io_out_bits_word_idx),
    .io_req_bits_amo_data                             (_missReqArb_io_out_bits_amo_data),
    .io_req_bits_amo_mask                             (_missReqArb_io_out_bits_amo_mask),
    .io_req_bits_amo_cmp                              (_missReqArb_io_out_bits_amo_cmp),
    .io_req_bits_req_coh_state
      (_missReqArb_io_out_bits_req_coh_state),
    .io_req_bits_id                                   (_missReqArb_io_out_bits_id),
    .io_req_bits_isBtoT                               (_missReqArb_io_out_bits_isBtoT),
    .io_req_bits_occupy_way
      (_missReqArb_io_out_bits_occupy_way),
    .io_req_bits_cancel                               (_missReqArb_io_out_bits_cancel),
    .io_req_bits_store_data
      (_missReqArb_io_out_bits_store_data),
    .io_req_bits_store_mask
      (_missReqArb_io_out_bits_store_mask),
    .io_resp_id                                       (_missQueue_io_resp_id),
    .io_resp_handled                                  (_missQueue_io_resp_handled),
    .io_cmo_req_ready                                 (io_cmoOpReq_ready),
    .io_cmo_req_valid                                 (io_cmoOpReq_valid),
    .io_cmo_req_bits_opcode                           (io_cmoOpReq_bits_opcode),
    .io_cmo_req_bits_address                          (io_cmoOpReq_bits_address),
    .io_cmo_resp_ready                                (io_cmoOpResp_ready),
    .io_cmo_resp_valid                                (io_cmoOpResp_valid),
    .io_cmo_resp_bits_nderr                           (io_cmoOpResp_bits_nderr),
    .io_queryMQ_0_req_bits_source
      (_missReadyGen_io_queryMQ_0_req_bits_source),
    .io_queryMQ_0_req_bits_addr
      (_missReadyGen_io_queryMQ_0_req_bits_addr),
    .io_queryMQ_0_ready                               (_missQueue_io_queryMQ_0_ready),
    .io_queryMQ_1_req_bits_source
      (_missReadyGen_io_queryMQ_1_req_bits_source),
    .io_queryMQ_1_req_bits_addr
      (_missReadyGen_io_queryMQ_1_req_bits_addr),
    .io_queryMQ_1_ready                               (_missQueue_io_queryMQ_1_ready),
    .io_queryMQ_2_req_bits_source
      (_missReadyGen_io_queryMQ_2_req_bits_source),
    .io_queryMQ_2_req_bits_addr
      (_missReadyGen_io_queryMQ_2_req_bits_addr),
    .io_queryMQ_2_ready                               (_missQueue_io_queryMQ_2_ready),
    .io_queryMQ_3_req_bits_source
      (_missReadyGen_io_queryMQ_3_req_bits_source),
    .io_queryMQ_3_req_bits_addr
      (_missReadyGen_io_queryMQ_3_req_bits_addr),
    .io_queryMQ_3_ready                               (_missQueue_io_queryMQ_3_ready),
    .io_mem_acquire_ready                             (auto_client_out_a_ready),
    .io_mem_acquire_valid                             (auto_client_out_a_valid),
    .io_mem_acquire_bits_opcode                       (auto_client_out_a_bits_opcode),
    .io_mem_acquire_bits_param                        (auto_client_out_a_bits_param),
    .io_mem_acquire_bits_size                         (auto_client_out_a_bits_size),
    .io_mem_acquire_bits_source                       (auto_client_out_a_bits_source),
    .io_mem_acquire_bits_address                      (auto_client_out_a_bits_address),
    .io_mem_acquire_bits_user_vaddr                   (auto_client_out_a_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (auto_client_out_a_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (auto_client_out_a_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (auto_client_out_a_bits_echo_isKeyword),
    .io_mem_acquire_bits_mask                         (auto_client_out_a_bits_mask),
    .io_mem_grant_ready                               (_missQueue_io_mem_grant_ready),
    .io_mem_grant_valid                               (_GEN_2 & auto_client_out_d_valid),
    .io_mem_grant_bits_opcode                         (auto_client_out_d_bits_opcode),
    .io_mem_grant_bits_param                          (auto_client_out_d_bits_param),
    .io_mem_grant_bits_size                           (auto_client_out_d_bits_size),
    .io_mem_grant_bits_source                         (auto_client_out_d_bits_source),
    .io_mem_grant_bits_sink                           (auto_client_out_d_bits_sink),
    .io_mem_grant_bits_denied                         (auto_client_out_d_bits_denied),
    .io_mem_grant_bits_data                           (auto_client_out_d_bits_data),
    .io_mem_grant_bits_corrupt                        (auto_client_out_d_bits_corrupt),
    .io_mem_finish_ready                              (auto_client_out_e_ready),
    .io_mem_finish_valid                              (auto_client_out_e_valid),
    .io_mem_finish_bits_sink                          (auto_client_out_e_bits_sink),
    .io_l2_hint_valid                                 (missQueue_io_l2_hint_REG_valid),
    .io_l2_hint_bits_sourceId
      (missQueue_io_l2_hint_REG_bits_sourceId),
    .io_main_pipe_req_ready                           (_mainPipe_io_refill_req_ready),
    .io_main_pipe_req_valid                           (_missQueue_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss
      (_missQueue_io_main_pipe_req_bits_miss),
    .io_main_pipe_req_bits_miss_id
      (_missQueue_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_occupy_way
      (_missQueue_io_main_pipe_req_bits_occupy_way),
    .io_main_pipe_req_bits_miss_fail_cause_evict_btot
      (_missQueue_io_main_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_main_pipe_req_bits_source
      (_missQueue_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd
      (_missQueue_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr
      (_missQueue_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr
      (_missQueue_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx
      (_missQueue_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data
      (_missQueue_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask
      (_missQueue_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_amo_cmp
      (_missQueue_io_main_pipe_req_bits_amo_cmp),
    .io_main_pipe_req_bits_id
      (_missQueue_io_main_pipe_req_bits_id),
    .io_main_pipe_resp_valid
      (missQueue_io_main_pipe_resp_valid_REG),
    .io_main_pipe_resp_bits_miss_id
      (missQueue_io_main_pipe_resp_bits_r_miss_id),
    .io_main_pipe_resp_bits_ack_miss_queue
      (missQueue_io_main_pipe_resp_bits_r_ack_miss_queue),
    .io_mainpipe_info_s2_valid
      (_mainPipe_io_mainpipe_info_s2_valid),
    .io_mainpipe_info_s2_miss_id
      (_mainPipe_io_mainpipe_info_s2_miss_id),
    .io_mainpipe_info_s2_replay_to_mq
      (_mainPipe_io_mainpipe_info_s2_replay_to_mq),
    .io_mainpipe_info_s2_evict_BtoT_way
      (_mainPipe_io_mainpipe_info_s2_evict_BtoT_way),
    .io_mainpipe_info_s2_next_evict_way
      (_mainPipe_io_mainpipe_info_s2_next_evict_way),
    .io_mainpipe_info_s3_valid
      (_mainPipe_io_mainpipe_info_s3_valid),
    .io_mainpipe_info_s3_miss_id
      (_mainPipe_io_mainpipe_info_s3_miss_id),
    .io_mainpipe_info_s3_refill_resp
      (_mainPipe_io_mainpipe_info_s3_refill_resp),
    .io_refill_info_valid                             (_missQueue_io_refill_info_valid),
    .io_refill_info_bits_store_data
      (_missQueue_io_refill_info_bits_store_data),
    .io_refill_info_bits_store_mask
      (_missQueue_io_refill_info_bits_store_mask),
    .io_refill_info_bits_miss_param
      (_missQueue_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error
      (_missQueue_io_refill_info_bits_error),
    .io_probe_addr                                    (auto_client_out_b_bits_address),
    .io_probe_block                                   (_missQueue_io_probe_block),
    .io_replace_addr_valid                            (_mainPipe_io_replace_addr_valid),
    .io_replace_addr_bits                             (_mainPipe_io_replace_addr_bits),
    .io_replace_block                                 (_missQueue_io_replace_block),
    .io_evict_set                                     (_mainPipe_io_evict_set),
    .io_btot_ways_for_set                             (_missQueue_io_btot_ways_for_set),
    .io_wbq_block_miss_req                            (_wb_io_block_miss_req_4),
    .io_forward_0_valid                               (io_lsu_forward_mshr_0_valid),
    .io_forward_0_mshrid                              (io_lsu_forward_mshr_0_mshrid),
    .io_forward_0_paddr                               (io_lsu_forward_mshr_0_paddr),
    .io_forward_0_forward_mshr
      (io_lsu_forward_mshr_0_forward_mshr),
    .io_forward_0_forwardData_0
      (io_lsu_forward_mshr_0_forwardData_0),
    .io_forward_0_forwardData_1
      (io_lsu_forward_mshr_0_forwardData_1),
    .io_forward_0_forwardData_2
      (io_lsu_forward_mshr_0_forwardData_2),
    .io_forward_0_forwardData_3
      (io_lsu_forward_mshr_0_forwardData_3),
    .io_forward_0_forwardData_4
      (io_lsu_forward_mshr_0_forwardData_4),
    .io_forward_0_forwardData_5
      (io_lsu_forward_mshr_0_forwardData_5),
    .io_forward_0_forwardData_6
      (io_lsu_forward_mshr_0_forwardData_6),
    .io_forward_0_forwardData_7
      (io_lsu_forward_mshr_0_forwardData_7),
    .io_forward_0_forwardData_8
      (io_lsu_forward_mshr_0_forwardData_8),
    .io_forward_0_forwardData_9
      (io_lsu_forward_mshr_0_forwardData_9),
    .io_forward_0_forwardData_10
      (io_lsu_forward_mshr_0_forwardData_10),
    .io_forward_0_forwardData_11
      (io_lsu_forward_mshr_0_forwardData_11),
    .io_forward_0_forwardData_12
      (io_lsu_forward_mshr_0_forwardData_12),
    .io_forward_0_forwardData_13
      (io_lsu_forward_mshr_0_forwardData_13),
    .io_forward_0_forwardData_14
      (io_lsu_forward_mshr_0_forwardData_14),
    .io_forward_0_forwardData_15
      (io_lsu_forward_mshr_0_forwardData_15),
    .io_forward_0_forward_result_valid
      (io_lsu_forward_mshr_0_forward_result_valid),
    .io_forward_0_corrupt                             (io_lsu_forward_mshr_0_corrupt),
    .io_forward_1_valid                               (io_lsu_forward_mshr_1_valid),
    .io_forward_1_mshrid                              (io_lsu_forward_mshr_1_mshrid),
    .io_forward_1_paddr                               (io_lsu_forward_mshr_1_paddr),
    .io_forward_1_forward_mshr
      (io_lsu_forward_mshr_1_forward_mshr),
    .io_forward_1_forwardData_0
      (io_lsu_forward_mshr_1_forwardData_0),
    .io_forward_1_forwardData_1
      (io_lsu_forward_mshr_1_forwardData_1),
    .io_forward_1_forwardData_2
      (io_lsu_forward_mshr_1_forwardData_2),
    .io_forward_1_forwardData_3
      (io_lsu_forward_mshr_1_forwardData_3),
    .io_forward_1_forwardData_4
      (io_lsu_forward_mshr_1_forwardData_4),
    .io_forward_1_forwardData_5
      (io_lsu_forward_mshr_1_forwardData_5),
    .io_forward_1_forwardData_6
      (io_lsu_forward_mshr_1_forwardData_6),
    .io_forward_1_forwardData_7
      (io_lsu_forward_mshr_1_forwardData_7),
    .io_forward_1_forwardData_8
      (io_lsu_forward_mshr_1_forwardData_8),
    .io_forward_1_forwardData_9
      (io_lsu_forward_mshr_1_forwardData_9),
    .io_forward_1_forwardData_10
      (io_lsu_forward_mshr_1_forwardData_10),
    .io_forward_1_forwardData_11
      (io_lsu_forward_mshr_1_forwardData_11),
    .io_forward_1_forwardData_12
      (io_lsu_forward_mshr_1_forwardData_12),
    .io_forward_1_forwardData_13
      (io_lsu_forward_mshr_1_forwardData_13),
    .io_forward_1_forwardData_14
      (io_lsu_forward_mshr_1_forwardData_14),
    .io_forward_1_forwardData_15
      (io_lsu_forward_mshr_1_forwardData_15),
    .io_forward_1_forward_result_valid
      (io_lsu_forward_mshr_1_forward_result_valid),
    .io_forward_1_corrupt                             (io_lsu_forward_mshr_1_corrupt),
    .io_forward_2_valid                               (io_lsu_forward_mshr_2_valid),
    .io_forward_2_mshrid                              (io_lsu_forward_mshr_2_mshrid),
    .io_forward_2_paddr                               (io_lsu_forward_mshr_2_paddr),
    .io_forward_2_forward_mshr
      (io_lsu_forward_mshr_2_forward_mshr),
    .io_forward_2_forwardData_0
      (io_lsu_forward_mshr_2_forwardData_0),
    .io_forward_2_forwardData_1
      (io_lsu_forward_mshr_2_forwardData_1),
    .io_forward_2_forwardData_2
      (io_lsu_forward_mshr_2_forwardData_2),
    .io_forward_2_forwardData_3
      (io_lsu_forward_mshr_2_forwardData_3),
    .io_forward_2_forwardData_4
      (io_lsu_forward_mshr_2_forwardData_4),
    .io_forward_2_forwardData_5
      (io_lsu_forward_mshr_2_forwardData_5),
    .io_forward_2_forwardData_6
      (io_lsu_forward_mshr_2_forwardData_6),
    .io_forward_2_forwardData_7
      (io_lsu_forward_mshr_2_forwardData_7),
    .io_forward_2_forwardData_8
      (io_lsu_forward_mshr_2_forwardData_8),
    .io_forward_2_forwardData_9
      (io_lsu_forward_mshr_2_forwardData_9),
    .io_forward_2_forwardData_10
      (io_lsu_forward_mshr_2_forwardData_10),
    .io_forward_2_forwardData_11
      (io_lsu_forward_mshr_2_forwardData_11),
    .io_forward_2_forwardData_12
      (io_lsu_forward_mshr_2_forwardData_12),
    .io_forward_2_forwardData_13
      (io_lsu_forward_mshr_2_forwardData_13),
    .io_forward_2_forwardData_14
      (io_lsu_forward_mshr_2_forwardData_14),
    .io_forward_2_forwardData_15
      (io_lsu_forward_mshr_2_forwardData_15),
    .io_forward_2_forward_result_valid
      (io_lsu_forward_mshr_2_forward_result_valid),
    .io_forward_2_corrupt                             (io_lsu_forward_mshr_2_corrupt),
    .io_l2_pf_store_only                              (missQueue_io_l2_pf_store_only_REG),
    .io_lqEmpty                                       (io_lqEmpty),
    .io_l1Miss                                        (io_l1Miss),
    .io_perf_0_value                                  (_missQueue_io_perf_0_value),
    .io_perf_1_value                                  (_missQueue_io_perf_1_value),
    .io_perf_2_value                                  (_missQueue_io_perf_2_value),
    .io_perf_3_value                                  (_missQueue_io_perf_3_value),
    .io_perf_4_value                                  (_missQueue_io_perf_4_value)
  );
  ProbeQueue probeQueue (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_mem_probe_ready                          (_probeQueue_io_mem_probe_ready),
    .io_mem_probe_valid
      (auto_client_out_b_valid & ~_missQueue_io_probe_block),
    .io_mem_probe_bits_param                     (auto_client_out_b_bits_param),
    .io_mem_probe_bits_address                   (auto_client_out_b_bits_address),
    .io_mem_probe_bits_data                      (auto_client_out_b_bits_data),
    .io_pipe_req_ready                           (_mainPipe_io_probe_req_ready),
    .io_pipe_req_valid                           (_probeQueue_io_pipe_req_valid),
    .io_pipe_req_bits_miss                       (_probeQueue_io_pipe_req_bits_miss),
    .io_pipe_req_bits_miss_id                    (_probeQueue_io_pipe_req_bits_miss_id),
    .io_pipe_req_bits_occupy_way
      (_probeQueue_io_pipe_req_bits_occupy_way),
    .io_pipe_req_bits_miss_fail_cause_evict_btot
      (_probeQueue_io_pipe_req_bits_miss_fail_cause_evict_btot),
    .io_pipe_req_bits_probe                      (_probeQueue_io_pipe_req_bits_probe),
    .io_pipe_req_bits_probe_param
      (_probeQueue_io_pipe_req_bits_probe_param),
    .io_pipe_req_bits_probe_need_data
      (_probeQueue_io_pipe_req_bits_probe_need_data),
    .io_pipe_req_bits_source                     (_probeQueue_io_pipe_req_bits_source),
    .io_pipe_req_bits_cmd                        (_probeQueue_io_pipe_req_bits_cmd),
    .io_pipe_req_bits_vaddr                      (_probeQueue_io_pipe_req_bits_vaddr),
    .io_pipe_req_bits_addr                       (_probeQueue_io_pipe_req_bits_addr),
    .io_pipe_req_bits_store_data
      (_probeQueue_io_pipe_req_bits_store_data),
    .io_pipe_req_bits_store_mask
      (_probeQueue_io_pipe_req_bits_store_mask),
    .io_pipe_req_bits_word_idx                   (_probeQueue_io_pipe_req_bits_word_idx),
    .io_pipe_req_bits_amo_data                   (_probeQueue_io_pipe_req_bits_amo_data),
    .io_pipe_req_bits_amo_mask                   (_probeQueue_io_pipe_req_bits_amo_mask),
    .io_pipe_req_bits_amo_cmp                    (_probeQueue_io_pipe_req_bits_amo_cmp),
    .io_pipe_req_bits_error                      (_probeQueue_io_pipe_req_bits_error),
    .io_pipe_req_bits_replace                    (_probeQueue_io_pipe_req_bits_replace),
    .io_pipe_req_bits_id                         (_probeQueue_io_pipe_req_bits_id),
    .io_lrsc_locked_block_valid                  (_mainPipe_io_lrsc_locked_block_valid),
    .io_lrsc_locked_block_bits                   (_mainPipe_io_lrsc_locked_block_bits),
    .io_update_resv_set                          (_mainPipe_io_update_resv_set),
    .io_perf_0_value                             (_probeQueue_io_perf_0_value),
    .io_perf_1_value                             (_probeQueue_io_perf_1_value),
    .io_perf_2_value                             (_probeQueue_io_perf_2_value),
    .io_perf_3_value                             (_probeQueue_io_perf_3_value),
    .io_perf_4_value                             (_probeQueue_io_perf_4_value)
  );
  WritebackQueue wb (
    .clock                              (clock),
    .reset                              (reset),
    .io_req_ready                       (_wb_io_req_ready),
    .io_req_valid                       (_mainPipe_io_wb_valid),
    .io_req_bits_param                  (_mainPipe_io_wb_bits_param),
    .io_req_bits_voluntary              (_mainPipe_io_wb_bits_voluntary),
    .io_req_bits_hasData                (_mainPipe_io_wb_bits_hasData),
    .io_req_bits_corrupt                (_mainPipe_io_wb_bits_corrupt),
    .io_req_bits_addr                   (_mainPipe_io_wb_bits_addr),
    .io_req_bits_data                   (_mainPipe_io_wb_bits_data),
    .io_mem_release_ready               (auto_client_out_c_ready),
    .io_mem_release_valid               (auto_client_out_c_valid),
    .io_mem_release_bits_opcode         (auto_client_out_c_bits_opcode),
    .io_mem_release_bits_param          (auto_client_out_c_bits_param),
    .io_mem_release_bits_size           (auto_client_out_c_bits_size),
    .io_mem_release_bits_source         (auto_client_out_c_bits_source),
    .io_mem_release_bits_address        (auto_client_out_c_bits_address),
    .io_mem_release_bits_data           (auto_client_out_c_bits_data),
    .io_mem_release_bits_corrupt        (auto_client_out_c_bits_corrupt),
    .io_mem_grant_valid                 (~_GEN_2 & _GEN_3 & auto_client_out_d_valid),
    .io_mem_grant_bits_source           (auto_client_out_d_bits_source),
    .io_miss_req_conflict_check_0_valid (_ldu_0_io_wbq_conflict_check_valid),
    .io_miss_req_conflict_check_0_bits  (_ldu_0_io_wbq_conflict_check_bits),
    .io_miss_req_conflict_check_1_valid (_ldu_1_io_wbq_conflict_check_valid),
    .io_miss_req_conflict_check_1_bits  (_ldu_1_io_wbq_conflict_check_bits),
    .io_miss_req_conflict_check_2_valid (_ldu_2_io_wbq_conflict_check_valid),
    .io_miss_req_conflict_check_2_bits  (_ldu_2_io_wbq_conflict_check_bits),
    .io_miss_req_conflict_check_3_valid (_mainPipe_io_wbq_conflict_check_valid),
    .io_miss_req_conflict_check_3_bits  (_mainPipe_io_wbq_conflict_check_bits),
    .io_miss_req_conflict_check_4_valid (_missReqArb_io_out_valid),
    .io_miss_req_conflict_check_4_bits  (_missReqArb_io_out_bits_addr),
    .io_block_miss_req_0                (_wb_io_block_miss_req_0),
    .io_block_miss_req_1                (_wb_io_block_miss_req_1),
    .io_block_miss_req_2                (_wb_io_block_miss_req_2),
    .io_block_miss_req_3                (_wb_io_block_miss_req_3),
    .io_block_miss_req_4                (_wb_io_block_miss_req_4),
    .io_perf_0_value                    (_wb_io_perf_0_value),
    .io_perf_1_value                    (_wb_io_perf_1_value),
    .io_perf_2_value                    (_wb_io_perf_2_value),
    .io_perf_3_value                    (_wb_io_perf_3_value),
    .io_perf_4_value                    (_wb_io_perf_4_value)
  );
  Arbiter1_TagWriteReq tag_write_arb (
    .io_in_0_valid       (_mainPipe_io_tag_write_valid),
    .io_in_0_bits_idx    (_mainPipe_io_tag_write_bits_idx),
    .io_in_0_bits_way_en (_mainPipe_io_tag_write_bits_way_en),
    .io_in_0_bits_tag    (_mainPipe_io_tag_write_bits_tag),
    .io_out_valid        (_tag_write_arb_io_out_valid),
    .io_out_bits_idx     (_tag_write_arb_io_out_bits_idx),
    .io_out_bits_way_en  (_tag_write_arb_io_out_bits_way_en),
    .io_out_bits_tag     (_tag_write_arb_io_out_bits_tag)
  );
  Arbiter1_L1BankedDataWriteReq dataWriteArb (
    .io_in_0_valid       (_mainPipe_io_data_write_valid),
    .io_in_0_bits_wmask  (_mainPipe_io_data_write_bits_wmask),
    .io_in_0_bits_data_0 (_mainPipe_io_data_write_bits_data_0),
    .io_in_0_bits_data_1 (_mainPipe_io_data_write_bits_data_1),
    .io_in_0_bits_data_2 (_mainPipe_io_data_write_bits_data_2),
    .io_in_0_bits_data_3 (_mainPipe_io_data_write_bits_data_3),
    .io_in_0_bits_data_4 (_mainPipe_io_data_write_bits_data_4),
    .io_in_0_bits_data_5 (_mainPipe_io_data_write_bits_data_5),
    .io_in_0_bits_data_6 (_mainPipe_io_data_write_bits_data_6),
    .io_in_0_bits_data_7 (_mainPipe_io_data_write_bits_data_7),
    .io_out_valid        (_dataWriteArb_io_out_valid),
    .io_out_bits_wmask   (_dataWriteArb_io_out_bits_wmask),
    .io_out_bits_data_0  (_dataWriteArb_io_out_bits_data_0),
    .io_out_bits_data_1  (_dataWriteArb_io_out_bits_data_1),
    .io_out_bits_data_2  (_dataWriteArb_io_out_bits_data_2),
    .io_out_bits_data_3  (_dataWriteArb_io_out_bits_data_3),
    .io_out_bits_data_4  (_dataWriteArb_io_out_bits_data_4),
    .io_out_bits_data_5  (_dataWriteArb_io_out_bits_data_5),
    .io_out_bits_data_6  (_dataWriteArb_io_out_bits_data_6),
    .io_out_bits_data_7  (_dataWriteArb_io_out_bits_data_7)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_0_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_0_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_0_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_1 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_1_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_1_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_1_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_1_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_1_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_1_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_2 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_2_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_2_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_2_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_2_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_2_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_2_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_3 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_3_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_3_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_3_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_3_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_3_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_3_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_4 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_4_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_4_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_4_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_4_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_4_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_4_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_5 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_5_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_5_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_5_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_5_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_5_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_5_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_6 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_6_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_6_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_6_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_6_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_6_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_6_io_out_bits_addr)
  );
  Arbiter1_L1BankedDataWriteReqCtrl dataWriteArb_dup_7 (
    .io_in_0_valid       (_mainPipe_io_data_write_dup_7_valid),
    .io_in_0_bits_way_en (_mainPipe_io_data_write_dup_7_bits_way_en),
    .io_in_0_bits_addr   (_mainPipe_io_data_write_dup_7_bits_addr),
    .io_out_valid        (_dataWriteArb_dup_7_io_out_valid),
    .io_out_bits_way_en  (_dataWriteArb_dup_7_io_out_bits_way_en),
    .io_out_bits_addr    (_dataWriteArb_dup_7_io_out_bits_addr)
  );
  TreeArbiter missReqArb (
    .io_in_0_valid               (_mainPipe_io_miss_req_valid),
    .io_in_0_bits_source         (_mainPipe_io_miss_req_bits_source),
    .io_in_0_bits_cmd            (_mainPipe_io_miss_req_bits_cmd),
    .io_in_0_bits_addr           (_mainPipe_io_miss_req_bits_addr),
    .io_in_0_bits_vaddr          (_mainPipe_io_miss_req_bits_vaddr),
    .io_in_0_bits_full_overwrite (_mainPipe_io_miss_req_bits_full_overwrite),
    .io_in_0_bits_word_idx       (_mainPipe_io_miss_req_bits_word_idx),
    .io_in_0_bits_amo_data       (_mainPipe_io_miss_req_bits_amo_data),
    .io_in_0_bits_amo_mask       (_mainPipe_io_miss_req_bits_amo_mask),
    .io_in_0_bits_amo_cmp        (_mainPipe_io_miss_req_bits_amo_cmp),
    .io_in_0_bits_req_coh_state  (_mainPipe_io_miss_req_bits_req_coh_state),
    .io_in_0_bits_id             (_mainPipe_io_miss_req_bits_id),
    .io_in_0_bits_isBtoT         (_mainPipe_io_miss_req_bits_isBtoT),
    .io_in_0_bits_occupy_way     (_mainPipe_io_miss_req_bits_occupy_way),
    .io_in_0_bits_cancel         (_mainPipe_io_miss_req_bits_cancel),
    .io_in_0_bits_store_data     (_mainPipe_io_miss_req_bits_store_data),
    .io_in_0_bits_store_mask     (_mainPipe_io_miss_req_bits_store_mask),
    .io_in_1_valid               (_ldu_0_io_miss_req_valid),
    .io_in_1_bits_source         (_ldu_0_io_miss_req_bits_source),
    .io_in_1_bits_cmd            (_ldu_0_io_miss_req_bits_cmd),
    .io_in_1_bits_addr           (_ldu_0_io_miss_req_bits_addr),
    .io_in_1_bits_vaddr          (_ldu_0_io_miss_req_bits_vaddr),
    .io_in_1_bits_req_coh_state  (_ldu_0_io_miss_req_bits_req_coh_state),
    .io_in_1_bits_cancel         (_ldu_0_io_miss_req_bits_cancel),
    .io_in_2_valid               (_ldu_1_io_miss_req_valid),
    .io_in_2_bits_source         (_ldu_1_io_miss_req_bits_source),
    .io_in_2_bits_cmd            (_ldu_1_io_miss_req_bits_cmd),
    .io_in_2_bits_addr           (_ldu_1_io_miss_req_bits_addr),
    .io_in_2_bits_vaddr          (_ldu_1_io_miss_req_bits_vaddr),
    .io_in_2_bits_req_coh_state  (_ldu_1_io_miss_req_bits_req_coh_state),
    .io_in_2_bits_cancel         (_ldu_1_io_miss_req_bits_cancel),
    .io_in_3_valid               (_ldu_2_io_miss_req_valid),
    .io_in_3_bits_source         (_ldu_2_io_miss_req_bits_source),
    .io_in_3_bits_cmd            (_ldu_2_io_miss_req_bits_cmd),
    .io_in_3_bits_addr           (_ldu_2_io_miss_req_bits_addr),
    .io_in_3_bits_vaddr          (_ldu_2_io_miss_req_bits_vaddr),
    .io_in_3_bits_req_coh_state  (_ldu_2_io_miss_req_bits_req_coh_state),
    .io_in_3_bits_cancel         (_ldu_2_io_miss_req_bits_cancel),
    .io_out_valid                (_missReqArb_io_out_valid),
    .io_out_bits_source          (_missReqArb_io_out_bits_source),
    .io_out_bits_cmd             (_missReqArb_io_out_bits_cmd),
    .io_out_bits_addr            (_missReqArb_io_out_bits_addr),
    .io_out_bits_vaddr           (_missReqArb_io_out_bits_vaddr),
    .io_out_bits_full_overwrite  (_missReqArb_io_out_bits_full_overwrite),
    .io_out_bits_word_idx        (_missReqArb_io_out_bits_word_idx),
    .io_out_bits_amo_data        (_missReqArb_io_out_bits_amo_data),
    .io_out_bits_amo_mask        (_missReqArb_io_out_bits_amo_mask),
    .io_out_bits_amo_cmp         (_missReqArb_io_out_bits_amo_cmp),
    .io_out_bits_req_coh_state   (_missReqArb_io_out_bits_req_coh_state),
    .io_out_bits_id              (_missReqArb_io_out_bits_id),
    .io_out_bits_isBtoT          (_missReqArb_io_out_bits_isBtoT),
    .io_out_bits_occupy_way      (_missReqArb_io_out_bits_occupy_way),
    .io_out_bits_cancel          (_missReqArb_io_out_bits_cancel),
    .io_out_bits_store_data      (_missReqArb_io_out_bits_store_data),
    .io_out_bits_store_mask      (_missReqArb_io_out_bits_store_mask)
  );
  MissReadyGen missReadyGen (
    .io_in_0_ready                (_missReadyGen_io_in_0_ready),
    .io_in_0_valid                (_mainPipe_io_miss_req_valid),
    .io_in_0_bits_source          (_mainPipe_io_miss_req_bits_source),
    .io_in_0_bits_addr            (_mainPipe_io_miss_req_bits_addr),
    .io_in_1_ready                (_missReadyGen_io_in_1_ready),
    .io_in_1_valid                (_ldu_0_io_miss_req_valid),
    .io_in_1_bits_source          (_ldu_0_io_miss_req_bits_source),
    .io_in_1_bits_addr            (_ldu_0_io_miss_req_bits_addr),
    .io_in_2_ready                (_missReadyGen_io_in_2_ready),
    .io_in_2_valid                (_ldu_1_io_miss_req_valid),
    .io_in_2_bits_source          (_ldu_1_io_miss_req_bits_source),
    .io_in_2_bits_addr            (_ldu_1_io_miss_req_bits_addr),
    .io_in_3_ready                (_missReadyGen_io_in_3_ready),
    .io_in_3_bits_source          (_ldu_2_io_miss_req_bits_source),
    .io_in_3_bits_addr            (_ldu_2_io_miss_req_bits_addr),
    .io_queryMQ_0_req_bits_source (_missReadyGen_io_queryMQ_0_req_bits_source),
    .io_queryMQ_0_req_bits_addr   (_missReadyGen_io_queryMQ_0_req_bits_addr),
    .io_queryMQ_0_ready           (_missQueue_io_queryMQ_0_ready),
    .io_queryMQ_1_req_bits_source (_missReadyGen_io_queryMQ_1_req_bits_source),
    .io_queryMQ_1_req_bits_addr   (_missReadyGen_io_queryMQ_1_req_bits_addr),
    .io_queryMQ_1_ready           (_missQueue_io_queryMQ_1_ready),
    .io_queryMQ_2_req_bits_source (_missReadyGen_io_queryMQ_2_req_bits_source),
    .io_queryMQ_2_req_bits_addr   (_missReadyGen_io_queryMQ_2_req_bits_addr),
    .io_queryMQ_2_ready           (_missQueue_io_queryMQ_2_ready),
    .io_queryMQ_3_req_bits_source (_missReadyGen_io_queryMQ_3_req_bits_source),
    .io_queryMQ_3_req_bits_addr   (_missReadyGen_io_queryMQ_3_req_bits_addr),
    .io_queryMQ_3_ready           (_missQueue_io_queryMQ_3_ready)
  );
  assign auto_client_out_b_ready =
    _probeQueue_io_mem_probe_ready & ~_missQueue_io_probe_block;
  assign auto_client_out_d_ready = clientNodeOut_d_ready;
  assign io_lsu_tl_d_channel_valid = (_GEN | _GEN_1) & auto_client_out_d_valid;
  assign io_lsu_tl_d_channel_mshrid = auto_client_out_d_bits_source[1:0];
  assign io_lsu_store_replay_resp_valid = io_lsu_store_replay_resp_valid_REG;
  assign io_lsu_store_replay_resp_bits_id = io_lsu_store_replay_resp_bits_r_id;
  assign io_lsu_atomics_resp_valid = io_lsu_atomics_resp_valid_REG;
  assign io_lsu_atomics_resp_bits_data = io_lsu_atomics_resp_bits_r_data;
  assign io_lsu_atomics_resp_bits_miss = io_lsu_atomics_resp_bits_r_miss;
  assign io_lsu_atomics_resp_bits_replay = io_lsu_atomics_resp_bits_r_replay;
  assign io_lsu_atomics_resp_bits_error = io_lsu_atomics_resp_bits_r_error;
  assign io_lsu_atomics_resp_bits_id = io_lsu_atomics_resp_bits_r_id;
  assign io_lsu_release_valid = io_lsu_release_valid_REG;
  assign io_lsu_release_bits_paddr = io_lsu_release_bits_paddr_r;
  assign io_lsu_forward_D_0_valid = io_lsu_forward_D_2_valid_0;
  assign io_lsu_forward_D_0_data = auto_client_out_d_bits_data;
  assign io_lsu_forward_D_0_mshrid = auto_client_out_d_bits_source[1:0];
  assign io_lsu_forward_D_0_last =
    auto_client_out_d_bits_echo_isKeyword ^ (done_r_counter | ~done_r_beats1) & _done_T;
  assign io_lsu_forward_D_0_corrupt =
    _GEN & (auto_client_out_d_bits_corrupt | auto_client_out_d_bits_denied);
  assign io_lsu_forward_D_1_valid = io_lsu_forward_D_2_valid_0;
  assign io_lsu_forward_D_1_data = auto_client_out_d_bits_data;
  assign io_lsu_forward_D_1_mshrid = auto_client_out_d_bits_source[1:0];
  assign io_lsu_forward_D_1_last =
    auto_client_out_d_bits_echo_isKeyword ^ (done_r_counter_1 | ~done_r_beats1_1)
    & _done_T_1;
  assign io_lsu_forward_D_1_corrupt =
    _GEN & (auto_client_out_d_bits_corrupt | auto_client_out_d_bits_denied);
  assign io_lsu_forward_D_2_valid = io_lsu_forward_D_2_valid_0;
  assign io_lsu_forward_D_2_data = auto_client_out_d_bits_data;
  assign io_lsu_forward_D_2_mshrid = auto_client_out_d_bits_source[1:0];
  assign io_lsu_forward_D_2_last =
    auto_client_out_d_bits_echo_isKeyword ^ (done_r_counter_2 | ~done_r_beats1_2)
    & _done_T_2;
  assign io_lsu_forward_D_2_corrupt =
    _GEN & (auto_client_out_d_bits_corrupt | auto_client_out_d_bits_denied);
  assign io_error_valid = io_error_valid_REG_1;
  assign io_error_bits_paddr = io_error_bits_r_4_paddr;
  assign io_error_bits_report_to_beu = io_error_bits_r_4_report_to_beu;
  assign io_perf_0_value = io_perf_0_value_REG_1;
  assign io_perf_1_value = io_perf_1_value_REG_1;
  assign io_perf_2_value = io_perf_2_value_REG_1;
  assign io_perf_3_value = io_perf_3_value_REG_1;
  assign io_perf_4_value = io_perf_4_value_REG_1;
  assign io_perf_5_value = io_perf_5_value_REG_1;
  assign io_perf_6_value = io_perf_6_value_REG_1;
  assign io_perf_7_value = io_perf_7_value_REG_1;
  assign io_perf_8_value = io_perf_8_value_REG_1;
  assign io_perf_9_value = io_perf_9_value_REG_1;
  assign io_perf_10_value = io_perf_10_value_REG_1;
  assign io_perf_11_value = io_perf_11_value_REG_1;
  assign io_perf_12_value = io_perf_12_value_REG_1;
  assign io_perf_13_value = io_perf_13_value_REG_1;
  assign io_perf_14_value = io_perf_14_value_REG_1;
  assign io_perf_15_value = io_perf_15_value_REG_1;
  assign io_perf_16_value = io_perf_16_value_REG_1;
  assign io_perf_17_value = io_perf_17_value_REG_1;
  assign io_perf_18_value = io_perf_18_value_REG_1;
  assign io_perf_19_value = io_perf_19_value_REG_1;
  assign io_perf_20_value = io_perf_20_value_REG_1;
  assign io_perf_21_value = io_perf_21_value_REG_1;
  assign io_perf_22_value = io_perf_22_value_REG_1;
  assign io_perf_23_value = io_perf_23_value_REG_1;
  assign io_perf_24_value = io_perf_24_value_REG_1;
  assign io_perf_25_value = io_perf_25_value_REG_1;
  assign io_perf_26_value = io_perf_26_value_REG_1;
  assign io_perf_27_value = io_perf_27_value_REG_1;
  assign io_perf_28_value = io_perf_28_value_REG_1;
  assign io_perf_29_value = io_perf_29_value_REG_1;
  assign io_perf_30_value = io_perf_30_value_REG_1;
  assign io_perf_31_value = io_perf_31_value_REG_1;
endmodule

