Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MimasV2TopModuleLX9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MimasV2TopModuleLX9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MimasV2TopModuleLX9"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : MimasV2TopModuleLX9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MySource\util.vhd" into library work
Parsing package <Util>.
Parsing package body <util>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\VGAOut.vhd" into library work
Parsing entity <VGAOut>.
Parsing architecture <Behavioral> of entity <vgaout>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MySource\MicrocontrollerInterface.vhd" into library work
Parsing entity <MicrocontrollerInterface>.
Parsing architecture <rtl> of entity <microcontrollerinterface>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\MimasV2VGADisplay.vhd" into library work
Parsing entity <MimasV2VGADisplay>.
Parsing architecture <Behavioral> of entity <mimasv2vgadisplay>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd" into library work
Parsing entity <MimasV2Audio>.
Parsing architecture <Behavioral> of entity <mimasv2audio>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2TopModuleLX9.vhd" into library work
Parsing entity <MimasV2TopModuleLX9>.
Parsing architecture <Behavioral> of entity <mimasv2topmodulelx9>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MimasV2TopModuleLX9> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.

Elaborating entity <MimasV2VGADisplay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <VGAOut> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\VGAOut.vhd" Line 23: Using initial value 100 for x since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\VGAOut.vhd" Line 24: Using initial value 80 for y since it is never assigned
WARNING:HDLCompiler:439 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2TopModuleLX9.vhd" Line 87: Formal port audio1 of mode inout cannot be associated with actual port audio1 of mode out
INFO:HDLCompiler:1408 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd" Line 20. audio1 is declared here
WARNING:HDLCompiler:439 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2TopModuleLX9.vhd" Line 88: Formal port audio2 of mode inout cannot be associated with actual port audio2 of mode out
INFO:HDLCompiler:1408 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd" Line 21. audio2 is declared here

Elaborating entity <MimasV2Audio> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:1408 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd" Line 20. audio1 is declared here
INFO:HDLCompiler:1408 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd" Line 21. audio2 is declared here

Elaborating entity <MicrocontrollerInterface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MySource\MicrocontrollerInterface.vhd" Line 60: Assignment to tick ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MySource\MicrocontrollerInterface.vhd" Line 71: Using initial value "110" for en since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MimasV2TopModuleLX9>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2TopModuleLX9.vhd".
        BoardDescription = "NUMATO LAB Mimas V2"
        DeviceDescripition = "SPARTAN6 LX9"
        ClockFrequency = 100000000
        NumberOfDIPSwitch = 8
        NumberOfPushButtonSwitch = 6
        NumberOfLEDs = 8
        NumberOfEachPortIOs = 8
        VGAResolution = "640x480 @ 60Hz"
        NumberOfVGAColor = 3
        NumberOfSevenSegmentModule = 3
        SevenSegmentLED = 8
    Summary:
	no macro.
Unit <MimasV2TopModuleLX9> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <MimasV2VGADisplay>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\MimasV2VGADisplay.vhd".
        VGAResolution = "640x480 @ 60Hz"
        NumberOfVGAColor = 3
    Found 10-bit register for signal <vCount>.
    Found 10-bit register for signal <hCount>.
    Found 10-bit register for signal <nextHCount>.
    Found 10-bit register for signal <nextVCount>.
    Found 1-bit register for signal <VSync>.
    Found 1-bit register for signal <HSync>.
    Found 3-bit register for signal <Red>.
    Found 3-bit register for signal <Green>.
    Found 2-bit register for signal <Blue>.
    Found 1-bit register for signal <vgasignal.divide_by_2>.
    Found 10-bit adder for signal <vCount[9]_GND_14_o_add_2_OUT> created at line 71.
    Found 10-bit adder for signal <hCount[9]_GND_14_o_add_11_OUT> created at line 87.
    Found 10-bit comparator lessequal for signal <n0013> created at line 91
    Found 10-bit comparator greater for signal <vCount[9]_GND_14_o_LessThan_16_o> created at line 91
    Found 10-bit comparator lessequal for signal <n0018> created at line 98
    Found 10-bit comparator greater for signal <hCount[9]_PWR_9_o_LessThan_18_o> created at line 98
    Found 10-bit comparator greater for signal <hCount[9]_PWR_9_o_LessThan_19_o> created at line 105
    Found 10-bit comparator greater for signal <vCount[9]_GND_14_o_LessThan_20_o> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <MimasV2VGADisplay> synthesized.

Synthesizing Unit <VGAOut>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2VGA\VGAOut.vhd".
        OutputWidth = 10
        OutputHeight = 40
    Found 8-bit register for signal <pixels>.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0003> created at line 31
    Found 10-bit comparator greater for signal <vcounter[9]_GND_15_o_LessThan_4_o> created at line 31
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_6_o> created at line 32
    Found 10-bit comparator greater for signal <vcounter[9]_GND_15_o_LessThan_8_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0017> created at line 33
    Found 10-bit comparator lessequal for signal <n0023> created at line 34
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_14_o> created at line 34
    Found 10-bit comparator lessequal for signal <n0026> created at line 34
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_18_o> created at line 35
    Found 10-bit comparator lessequal for signal <n0037> created at line 36
    Found 10-bit comparator lessequal for signal <n0043> created at line 37
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_26_o> created at line 37
    Found 10-bit comparator lessequal for signal <n0050> created at line 38
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_30_o> created at line 38
    Found 10-bit comparator lessequal for signal <n0057> created at line 39
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_34_o> created at line 39
    Found 10-bit comparator lessequal for signal <n0068> created at line 41
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_42_o> created at line 41
    Found 10-bit comparator lessequal for signal <n0075> created at line 42
    Found 10-bit comparator greater for signal <vcounter[9]_GND_15_o_LessThan_48_o> created at line 42
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_50_o> created at line 43
    Found 10-bit comparator lessequal for signal <n0086> created at line 44
    Found 10-bit comparator lessequal for signal <n0092> created at line 45
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_58_o> created at line 45
    Found 10-bit comparator lessequal for signal <n0099> created at line 46
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_62_o> created at line 46
    Found 10-bit comparator lessequal for signal <n0106> created at line 47
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_66_o> created at line 47
    Found 10-bit comparator greater for signal <hcounter[9]_GND_15_o_LessThan_74_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0121> created at line 50
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  32 Comparator(s).
Unit <VGAOut> synthesized.

Synthesizing Unit <MimasV2Audio>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MimasV2Audio\MimasV2Audio.vhd".
    Found 1-bit register for signal <pwm>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <Audio2>.
    Found 1-bit register for signal <Audio1>.
    Found 32-bit register for signal <counter>.
    Found 32-bit register for signal <pwmcount>.
    Found 32-bit adder for signal <counter[31]_GND_17_o_add_7_OUT> created at line 1241.
    Found 32-bit subtractor for signal <pwmcount[31]_GND_17_o_sub_4_OUT<31:0>> created at line 51.
    Found 32-bit subtractor for signal <count[31]_GND_17_o_sub_7_OUT<31:0>> created at line 65.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MimasV2Audio> synthesized.

Synthesizing Unit <MicrocontrollerInterface>.
    Related source file is "C:\Users\Mirza Tanzim Sami\Documents\BRACU\CSE461\Showcase\src\MySource\MicrocontrollerInterface.vhd".
        NumberOfDIPSwitch = 8
        NumberOfPushButtonSwitch = 6
        NumberOfLEDs = 8
        NumberOfEachPortIOs = 8
WARNING:Xst:647 - Input <Switch<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPSwitch<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IO_P6<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <LEDen> equivalent to <SEGen> has been removed
    Found 1-bit register for signal <clk_mux>.
    Found 1-bit register for signal <SEGen>.
    Found 3-bit register for signal <SegEnable>.
    Found 8-bit register for signal <SevenSegment>.
    Found 32-bit register for signal <bcd0>.
    Found 8-bit register for signal <LED>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_19_o_add_0_OUT> created at line 1241.
    Found 16x8-bit Read Only RAM for signal <_n0085>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
Unit <MicrocontrollerInterface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
# Registers                                            : 24
 1-bit register                                        : 8
 10-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 3
 32-bit register                                       : 5
 8-bit register                                        : 3
# Comparators                                          : 38
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 18
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <LED_2> in Unit <MicrocontrollerInterface_instant> is equivalent to the following 2 FFs/Latches, which will be removed : <LED_3> <LED_4> 
INFO:Xst:2261 - The FF/Latch <SegEnable_1> in Unit <MicrocontrollerInterface_instant> is equivalent to the following FF/Latch, which will be removed : <SegEnable_2> 
INFO:Xst:2261 - The FF/Latch <bcd0_4> in Unit <MicrocontrollerInterface_instant> is equivalent to the following 27 FFs/Latches, which will be removed : <bcd0_5> <bcd0_6> <bcd0_7> <bcd0_8> <bcd0_9> <bcd0_10> <bcd0_11> <bcd0_12> <bcd0_13> <bcd0_14> <bcd0_15> <bcd0_16> <bcd0_17> <bcd0_18> <bcd0_19> <bcd0_20> <bcd0_21> <bcd0_22> <bcd0_23> <bcd0_24> <bcd0_25> <bcd0_26> <bcd0_27> <bcd0_28> <bcd0_29> <bcd0_30> <bcd0_31> 
INFO:Xst:2261 - The FF/Latch <LED_0> in Unit <MicrocontrollerInterface_instant> is equivalent to the following FF/Latch, which will be removed : <LED_1> 
INFO:Xst:2261 - The FF/Latch <LED_5> in Unit <MicrocontrollerInterface_instant> is equivalent to the following FF/Latch, which will be removed : <LED_6> 
INFO:Xst:2261 - The FF/Latch <pixels_4> in Unit <output> is equivalent to the following 3 FFs/Latches, which will be removed : <pixels_5> <pixels_6> <pixels_7> 
INFO:Xst:2261 - The FF/Latch <pixels_0> in Unit <output> is equivalent to the following 3 FFs/Latches, which will be removed : <pixels_1> <pixels_2> <pixels_3> 
WARNING:Xst:1710 - FF/Latch <SegEnable_1> (without init value) has a constant value of 1 in block <MicrocontrollerInterface_instant>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bcd0_4> has a constant value of 0 in block <MicrocontrollerInterface_instant>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixels_0> (without init value) has a constant value of 0 in block <output>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Green_0> (without init value) has a constant value of 0 in block <VGA_instant>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Green_1> (without init value) has a constant value of 0 in block <VGA_instant>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Blue_1> (without init value) has a constant value of 0 in block <VGA_instant>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Blue_2> (without init value) has a constant value of 0 in block <VGA_instant>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MicrocontrollerInterface>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram__n0085> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd0<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MicrocontrollerInterface> synthesized (advanced).

Synthesizing (advanced) Unit <MimasV2Audio>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <pwmcount>: 1 register on signal <pwmcount>.
Unit <MimasV2Audio> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 4
 32-bit down counter                                   : 2
 32-bit up counter                                     : 2
# Registers                                            : 115
 Flip-Flops                                            : 115
# Comparators                                          : 38
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 18
# Multiplexers                                         : 2
 10-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SegEnable_1> (without init value) has a constant value of 1 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SegEnable_2> (without init value) has a constant value of 1 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_31> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_30> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_29> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_28> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_27> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_26> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_25> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_24> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_23> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_22> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_21> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_20> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_19> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_18> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_17> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_16> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_15> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_14> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_13> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_12> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_11> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_10> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_9> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_8> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_7> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_6> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_5> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd0_4> has a constant value of 0 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixels_0> (without init value) has a constant value of 0 in block <VGAOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixels_1> (without init value) has a constant value of 0 in block <VGAOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixels_2> (without init value) has a constant value of 0 in block <VGAOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixels_3> (without init value) has a constant value of 0 in block <VGAOut>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LED_2> in Unit <MicrocontrollerInterface> is equivalent to the following 2 FFs/Latches, which will be removed : <LED_3> <LED_4> 
INFO:Xst:2261 - The FF/Latch <LED_0> in Unit <MicrocontrollerInterface> is equivalent to the following FF/Latch, which will be removed : <LED_1> 
INFO:Xst:2261 - The FF/Latch <LED_5> in Unit <MicrocontrollerInterface> is equivalent to the following FF/Latch, which will be removed : <LED_6> 
INFO:Xst:2261 - The FF/Latch <pixels_4> in Unit <VGAOut> is equivalent to the following 3 FFs/Latches, which will be removed : <pixels_5> <pixels_6> <pixels_7> 
WARNING:Xst:1710 - FF/Latch <SevenSegment_0> (without init value) has a constant value of 1 in block <MicrocontrollerInterface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <MicrocontrollerInterface>.
WARNING:Xst:2677 - Node <counter_28> of sequential type is unconnected in block <MimasV2Audio>.
WARNING:Xst:2677 - Node <counter_29> of sequential type is unconnected in block <MimasV2Audio>.
WARNING:Xst:2677 - Node <counter_30> of sequential type is unconnected in block <MimasV2Audio>.
WARNING:Xst:2677 - Node <counter_31> of sequential type is unconnected in block <MimasV2Audio>.

Optimizing unit <MimasV2TopModuleLX9> ...

Optimizing unit <MicrocontrollerInterface> ...

Optimizing unit <MimasV2VGADisplay> ...

Optimizing unit <VGAOut> ...

Optimizing unit <MimasV2Audio> ...
WARNING:Xst:1710 - FF/Latch <VGA_instant/Blue_2> (without init value) has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_instant/Blue_1> (without init value) has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_instant/Green_1> (without init value) has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_instant/Green_0> (without init value) has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_26> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_25> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_24> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_23> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_22> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_21> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_19> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_18> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_20> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_17> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_16> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_15> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_14> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_13> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_12> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_10> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_9> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_11> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_8> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_7> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_31> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_30> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_29> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_28> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_27> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_26> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_25> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_24> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_23> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_22> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_21> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_20> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_19> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_18> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/count_17> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_31> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_30> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_28> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_27> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Audio_Instant/pwmcount_29> has a constant value of 0 in block <MimasV2TopModuleLX9>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <VGA_instant/Green_2> in Unit <MimasV2TopModuleLX9> is equivalent to the following 3 FFs/Latches, which will be removed : <VGA_instant/Red_2> <VGA_instant/Red_1> <VGA_instant/Red_0> 
INFO:Xst:2261 - The FF/Latch <Audio_Instant/Audio2> in Unit <MimasV2TopModuleLX9> is equivalent to the following FF/Latch, which will be removed : <Audio_Instant/Audio1> 
INFO:Xst:3203 - The FF/Latch <MicrocontrollerInterface_instant/SegEnable_0> in Unit <MimasV2TopModuleLX9> is the opposite to the following FF/Latch, which will be removed : <MicrocontrollerInterface_instant/SEGen> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MimasV2TopModuleLX9, actual ratio is 4.
FlipFlop MicrocontrollerInterface_instant/SegEnable_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MicrocontrollerInterface_instant/LED_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop MicrocontrollerInterface_instant/LED_2 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop MicrocontrollerInterface_instant/LED_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 140
 Flip-Flops                                            : 140

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MimasV2TopModuleLX9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 387
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 47
#      LUT2                        : 16
#      LUT3                        : 19
#      LUT4                        : 34
#      LUT5                        : 35
#      LUT6                        : 66
#      MUXCY                       : 67
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 140
#      FD                          : 52
#      FDCE                        : 14
#      FDE                         : 38
#      FDPE                        : 6
#      FDR                         : 8
#      FDRE                        : 13
#      FDS                         : 9
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 39
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 31
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             124  out of  11440     1%  
 Number of Slice LUTs:                  245  out of   5720     4%  
    Number used as Logic:               245  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    250
   Number with an unused Flip Flop:     126  out of    250    50%  
   Number with an unused LUT:             5  out of    250     2%  
   Number of fully used LUT-FF pairs:   119  out of    250    47%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  39  out of    200    19%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)                                | Load  |
----------------------------------------+------------------------------------------------------+-------+
CLK                                     | DCM_SP:CLK0                                          | 86    |
MicrocontrollerInterface_instant/clk_mux| NONE(MicrocontrollerInterface_instant/SevenSegment_7)| 9     |
CLK                                     | DCM_SP:CLKDV                                         | 45    |
----------------------------------------+------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.958ns (Maximum Frequency: 201.688MHz)
   Minimum input arrival time before clock: 6.285ns
   Maximum output required time after clock: 4.277ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.958ns (frequency: 201.688MHz)
  Total number of paths / destination ports: 3283 / 199
-------------------------------------------------------------------------
Delay:               4.958ns (Levels of Logic = 2)
  Source:            Audio_Instant/count_13 (FF)
  Destination:       Audio_Instant/counter_27 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Audio_Instant/count_13 to Audio_Instant/counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  Audio_Instant/count_13 (Audio_Instant/count_13)
     LUT5:I0->O            3   0.254   0.994  Audio_Instant/GND_17_o_count[31]_equal_1_o<31>3_1 (Audio_Instant/GND_17_o_count[31]_equal_1_o<31>3)
     LUT3:I0->O           28   0.235   1.452  Audio_Instant/GND_17_o_count[31]_equal_1_o_inv1 (Audio_Instant/GND_17_o_count[31]_equal_1_o_inv)
     FDE:CE                    0.302          Audio_Instant/counter_0
    ----------------------------------------
    Total                      4.958ns (1.316ns logic, 3.642ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 71 / 69
-------------------------------------------------------------------------
Offset:              6.285ns (Levels of Logic = 3)
  Source:            RST_n (PAD)
  Destination:       VGA_instant/nextVCount_9 (FF)
  Destination Clock: CLK rising 0.5X

  Data Path: RST_n to VGA_instant/nextVCount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.374  RST_n_IBUF (RST_n_IBUF)
     LUT5:I0->O           20   0.254   1.741  VGA_instant/_n010313 (VGA_instant/_n01031)
     LUT6:I0->O            6   0.254   0.875  VGA_instant/_n0103 (VGA_instant/_n0103)
     FDRE:R                    0.459          VGA_instant/nextVCount_0
    ----------------------------------------
    Total                      6.285ns (2.295ns logic, 3.990ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MicrocontrollerInterface_instant/clk_mux'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.552ns (Levels of Logic = 2)
  Source:            Switch<0> (PAD)
  Destination:       MicrocontrollerInterface_instant/SegEnable_0 (FF)
  Destination Clock: MicrocontrollerInterface_instant/clk_mux rising

  Data Path: Switch<0> to MicrocontrollerInterface_instant/SegEnable_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  Switch_0_IBUF (Switch_0_IBUF)
     LUT2:I0->O            2   0.250   0.725  MicrocontrollerInterface_instant/_n0090<0>1 (MicrocontrollerInterface_instant/_n0090)
     FDS:S                     0.459          MicrocontrollerInterface_instant/SegEnable_0
    ----------------------------------------
    Total                      3.552ns (2.037ns logic, 1.515ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            VGA_instant/Green_2 (FF)
  Destination:       Red<2> (PAD)
  Source Clock:      CLK rising 0.5X

  Data Path: VGA_instant/Green_2 to Red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  VGA_instant/Green_2 (VGA_instant/Green_2)
     OBUF:I->O                 2.912          Red_2_OBUF (Red<2>)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MicrocontrollerInterface_instant/clk_mux'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            MicrocontrollerInterface_instant/SevenSegment_7 (FF)
  Destination:       SevenSegment<7> (PAD)
  Source Clock:      MicrocontrollerInterface_instant/clk_mux rising

  Data Path: MicrocontrollerInterface_instant/SevenSegment_7 to SevenSegment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.525   0.681  MicrocontrollerInterface_instant/SevenSegment_7 (MicrocontrollerInterface_instant/SevenSegment_7)
     OBUF:I->O                 2.912          SevenSegment_7_OBUF (SevenSegment<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |    7.622|         |         |         |
MicrocontrollerInterface_instant/clk_mux|    2.860|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MicrocontrollerInterface_instant/clk_mux
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.039|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.61 secs
 
--> 

Total memory usage is 4555004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  113 (   0 filtered)
Number of infos    :   16 (   0 filtered)

