<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ubufer_0_dout"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/srcClk_0_clk10k"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/srcClk_0_clk1k"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_IaRef_out[19]"/>
        <net name="design_1_i/Controler_0_IaRef_out[18]"/>
        <net name="design_1_i/Controler_0_IaRef_out[17]"/>
        <net name="design_1_i/Controler_0_IaRef_out[16]"/>
        <net name="design_1_i/Controler_0_IaRef_out[15]"/>
        <net name="design_1_i/Controler_0_IaRef_out[14]"/>
        <net name="design_1_i/Controler_0_IaRef_out[13]"/>
        <net name="design_1_i/Controler_0_IaRef_out[12]"/>
        <net name="design_1_i/Controler_0_IaRef_out[11]"/>
        <net name="design_1_i/Controler_0_IaRef_out[10]"/>
        <net name="design_1_i/Controler_0_IaRef_out[9]"/>
        <net name="design_1_i/Controler_0_IaRef_out[8]"/>
        <net name="design_1_i/Controler_0_IaRef_out[7]"/>
        <net name="design_1_i/Controler_0_IaRef_out[6]"/>
        <net name="design_1_i/Controler_0_IaRef_out[5]"/>
        <net name="design_1_i/Controler_0_IaRef_out[4]"/>
        <net name="design_1_i/Controler_0_IaRef_out[3]"/>
        <net name="design_1_i/Controler_0_IaRef_out[2]"/>
        <net name="design_1_i/Controler_0_IaRef_out[1]"/>
        <net name="design_1_i/Controler_0_IaRef_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_IbRef_out[19]"/>
        <net name="design_1_i/Controler_0_IbRef_out[18]"/>
        <net name="design_1_i/Controler_0_IbRef_out[17]"/>
        <net name="design_1_i/Controler_0_IbRef_out[16]"/>
        <net name="design_1_i/Controler_0_IbRef_out[15]"/>
        <net name="design_1_i/Controler_0_IbRef_out[14]"/>
        <net name="design_1_i/Controler_0_IbRef_out[13]"/>
        <net name="design_1_i/Controler_0_IbRef_out[12]"/>
        <net name="design_1_i/Controler_0_IbRef_out[11]"/>
        <net name="design_1_i/Controler_0_IbRef_out[10]"/>
        <net name="design_1_i/Controler_0_IbRef_out[9]"/>
        <net name="design_1_i/Controler_0_IbRef_out[8]"/>
        <net name="design_1_i/Controler_0_IbRef_out[7]"/>
        <net name="design_1_i/Controler_0_IbRef_out[6]"/>
        <net name="design_1_i/Controler_0_IbRef_out[5]"/>
        <net name="design_1_i/Controler_0_IbRef_out[4]"/>
        <net name="design_1_i/Controler_0_IbRef_out[3]"/>
        <net name="design_1_i/Controler_0_IbRef_out[2]"/>
        <net name="design_1_i/Controler_0_IbRef_out[1]"/>
        <net name="design_1_i/Controler_0_IbRef_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_1_dout[19]"/>
        <net name="design_1_i/usample_1_dout[18]"/>
        <net name="design_1_i/usample_1_dout[17]"/>
        <net name="design_1_i/usample_1_dout[16]"/>
        <net name="design_1_i/usample_1_dout[15]"/>
        <net name="design_1_i/usample_1_dout[14]"/>
        <net name="design_1_i/usample_1_dout[13]"/>
        <net name="design_1_i/usample_1_dout[12]"/>
        <net name="design_1_i/usample_1_dout[11]"/>
        <net name="design_1_i/usample_1_dout[10]"/>
        <net name="design_1_i/usample_1_dout[9]"/>
        <net name="design_1_i/usample_1_dout[8]"/>
        <net name="design_1_i/usample_1_dout[7]"/>
        <net name="design_1_i/usample_1_dout[6]"/>
        <net name="design_1_i/usample_1_dout[5]"/>
        <net name="design_1_i/usample_1_dout[4]"/>
        <net name="design_1_i/usample_1_dout[3]"/>
        <net name="design_1_i/usample_1_dout[2]"/>
        <net name="design_1_i/usample_1_dout[1]"/>
        <net name="design_1_i/usample_1_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_0_dout[19]"/>
        <net name="design_1_i/usample_0_dout[18]"/>
        <net name="design_1_i/usample_0_dout[17]"/>
        <net name="design_1_i/usample_0_dout[16]"/>
        <net name="design_1_i/usample_0_dout[15]"/>
        <net name="design_1_i/usample_0_dout[14]"/>
        <net name="design_1_i/usample_0_dout[13]"/>
        <net name="design_1_i/usample_0_dout[12]"/>
        <net name="design_1_i/usample_0_dout[11]"/>
        <net name="design_1_i/usample_0_dout[10]"/>
        <net name="design_1_i/usample_0_dout[9]"/>
        <net name="design_1_i/usample_0_dout[8]"/>
        <net name="design_1_i/usample_0_dout[7]"/>
        <net name="design_1_i/usample_0_dout[6]"/>
        <net name="design_1_i/usample_0_dout[5]"/>
        <net name="design_1_i/usample_0_dout[4]"/>
        <net name="design_1_i/usample_0_dout[3]"/>
        <net name="design_1_i/usample_0_dout[2]"/>
        <net name="design_1_i/usample_0_dout[1]"/>
        <net name="design_1_i/usample_0_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_Pd_out[19]"/>
        <net name="design_1_i/Controler_0_Pd_out[18]"/>
        <net name="design_1_i/Controler_0_Pd_out[17]"/>
        <net name="design_1_i/Controler_0_Pd_out[16]"/>
        <net name="design_1_i/Controler_0_Pd_out[15]"/>
        <net name="design_1_i/Controler_0_Pd_out[14]"/>
        <net name="design_1_i/Controler_0_Pd_out[13]"/>
        <net name="design_1_i/Controler_0_Pd_out[12]"/>
        <net name="design_1_i/Controler_0_Pd_out[11]"/>
        <net name="design_1_i/Controler_0_Pd_out[10]"/>
        <net name="design_1_i/Controler_0_Pd_out[9]"/>
        <net name="design_1_i/Controler_0_Pd_out[8]"/>
        <net name="design_1_i/Controler_0_Pd_out[7]"/>
        <net name="design_1_i/Controler_0_Pd_out[6]"/>
        <net name="design_1_i/Controler_0_Pd_out[5]"/>
        <net name="design_1_i/Controler_0_Pd_out[4]"/>
        <net name="design_1_i/Controler_0_Pd_out[3]"/>
        <net name="design_1_i/Controler_0_Pd_out[2]"/>
        <net name="design_1_i/Controler_0_Pd_out[1]"/>
        <net name="design_1_i/Controler_0_Pd_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_2_dout[15]"/>
        <net name="design_1_i/usample_2_dout[14]"/>
        <net name="design_1_i/usample_2_dout[13]"/>
        <net name="design_1_i/usample_2_dout[12]"/>
        <net name="design_1_i/usample_2_dout[11]"/>
        <net name="design_1_i/usample_2_dout[10]"/>
        <net name="design_1_i/usample_2_dout[9]"/>
        <net name="design_1_i/usample_2_dout[8]"/>
        <net name="design_1_i/usample_2_dout[7]"/>
        <net name="design_1_i/usample_2_dout[6]"/>
        <net name="design_1_i/usample_2_dout[5]"/>
        <net name="design_1_i/usample_2_dout[4]"/>
        <net name="design_1_i/usample_2_dout[3]"/>
        <net name="design_1_i/usample_2_dout[2]"/>
        <net name="design_1_i/usample_2_dout[1]"/>
        <net name="design_1_i/usample_2_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/encoder_0_speed[19]"/>
        <net name="design_1_i/encoder_0_speed[18]"/>
        <net name="design_1_i/encoder_0_speed[17]"/>
        <net name="design_1_i/encoder_0_speed[16]"/>
        <net name="design_1_i/encoder_0_speed[15]"/>
        <net name="design_1_i/encoder_0_speed[14]"/>
        <net name="design_1_i/encoder_0_speed[13]"/>
        <net name="design_1_i/encoder_0_speed[12]"/>
        <net name="design_1_i/encoder_0_speed[11]"/>
        <net name="design_1_i/encoder_0_speed[10]"/>
        <net name="design_1_i/encoder_0_speed[9]"/>
        <net name="design_1_i/encoder_0_speed[8]"/>
        <net name="design_1_i/encoder_0_speed[7]"/>
        <net name="design_1_i/encoder_0_speed[6]"/>
        <net name="design_1_i/encoder_0_speed[5]"/>
        <net name="design_1_i/encoder_0_speed[4]"/>
        <net name="design_1_i/encoder_0_speed[3]"/>
        <net name="design_1_i/encoder_0_speed[2]"/>
        <net name="design_1_i/encoder_0_speed[1]"/>
        <net name="design_1_i/encoder_0_speed[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
