AArch64 WW+WR+WF+cachesyncisb+dmb.sy+po
"CacheSyncIsbdWW Wse DMB.SYdWR Fre PodWR Fife"
Cycle=Fre PodWR Fife CacheSyncIsbdWW Wse DMB.SYdWR
Relax=Fife
Safe=Fre Wse PodWR DMB.SYdWR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Ws Fr Fif
Orig=CacheSyncIsbdWW Wse DMB.SYdWR Fre PodWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself02; 0:X2=0x1; 0:X3=x;
1:X0=0x2; 1:X1=x; 1:X3=y;
2:X0=0x1; 2:X1=y;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 DC CVAU,X1  | DMB SY      | Lself02:    ;
 DSB ISH     | LDR W2,[X3] | B L00       ;
 IC IVAU,X1  |             | MOV W2,#2   ;
 DSB ISH     |             | B L01       ;
 ISB         |             | L00:        ;
 STR W2,[X3] |             | MOV W2,#1   ;
             |             | L01:        ;
exists
(x=0x2 /\ 1:X2=0x0 /\ 2:X2=0x1)
