The following is the layout of a 6T SRAM bitcell. 6T in reference stands for 6 transistors and SRAM stands for Static Random Access Memory. 
A typical SRAM uses a pair of inverters and pair of access transistors.
In this layout I have used two CMOS inverters and two NMOS access transistors.
