~/shaw/riscv_core/source/agu.v 
~/shaw/riscv_core/source/alu_top.v
~/shaw/riscv_core/source/bjp.v
~/shaw/riscv_core/source/commit.v
~/shaw/riscv_core/source/core_top.v
~/shaw/riscv_core/source/csr.v
~/shaw/riscv_core/source/csr_ctrl.v
~/shaw/riscv_core/source/decoder.v
~/shaw/riscv_core/source/div.v
~/shaw/riscv_core/source/excp_aluexcp.v
~/shaw/riscv_core/source/excp_cmt_csr.v
~/shaw/riscv_core/source/excp_dbg.v
~/shaw/riscv_core/source/excp_irq.v
~/shaw/riscv_core/source/excp_wfi.v
~/shaw/riscv_core/source/exu_excp_top.v
~/shaw/riscv_core/source/exu_top.v
~/shaw/riscv_core/source/ifu.v
~/shaw/riscv_core/source/ifu_top.v
~/shaw/riscv_core/source/lsu_ctrl.v
~/shaw/riscv_core/source/mem_top.v
~/shaw/riscv_core/source/micro_adder_unit.v
~/shaw/riscv_core/source/mul.v
~/shaw/riscv_core/source/muldiv_top.v
~/shaw/riscv_core/source/multi_counter.v
~/shaw/riscv_core/source/otp4k8.v
~/shaw/riscv_core/source/PC.v
~/shaw/riscv_core/source/ralu.v
~/shaw/riscv_core/source/regfile.v
~/shaw/riscv_core/source/ram_module.v
~/shaw/riscv_core/source/sirv_gnrl_dffl.v
~/shaw/riscv_core/source/sirv_gnrl_dfflr.v
~/shaw/riscv_core/source/sirv_gnrl_dffr.v
~/shaw/riscv_core/source/wbck.v
~/shaw/riscv_core/source/config.v
~/shaw/riscv_core/source/mcu_defines.v
~/shaw/riscv_core/source/rst_syn_unit.v
~/shaw/riscv_core/source/dff_chain2.v
~/shaw/riscv_core/source/dff_chain3.v
~/shaw/riscv_core/source/intagent.v
~/shaw/riscv_core/source/sim_core_top.v





