
*** Running vivado
    with args -log modefilter_design_axis_dwidth_converter_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modefilter_design_axis_dwidth_converter_1_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source modefilter_design_axis_dwidth_converter_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1461.816 ; gain = 160.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/modefilter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: modefilter_design_axis_dwidth_converter_1_0
Command: synth_design -top modefilter_design_axis_dwidth_converter_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2315.660 ; gain = 410.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'modefilter_design_axis_dwidth_converter_1_0' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ip/modefilter_design_axis_dwidth_converter_1_0/synth/modefilter_design_axis_dwidth_converter_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_27_axis_dwidth_converter' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_upsizer' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:436]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_upsizer' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:436]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_downsizer' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_27_axisc_downsizer' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice__parameterized0' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice__parameterized0' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axisc_register_slice__parameterized0' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_28_axis_register_slice__parameterized0' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_27_axis_dwidth_converter' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'modefilter_design_axis_dwidth_converter_1_0' (0#1) [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ip/modefilter_design_axis_dwidth_converter_1_0/synth/modefilter_design_axis_dwidth_converter_1_0.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_28_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[3] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[2] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[1] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_28_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_dwidth_converter_v1_1_27_axis_dwidth_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2417.676 ; gain = 512.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2435.598 ; gain = 530.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2435.598 ; gain = 530.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2435.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ip/modefilter_design_axis_dwidth_converter_1_0/modefilter_design_axis_dwidth_converter_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/workspace/modefilter/modefilter.gen/sources_1/bd/modefilter_design/ip/modefilter_design_axis_dwidth_converter_1_0/modefilter_design_axis_dwidth_converter_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/workspace/modefilter/modefilter.runs/modefilter_design_axis_dwidth_converter_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/modefilter/modefilter.runs/modefilter_design_axis_dwidth_converter_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2548.301 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/workspace/modefilter/modefilter.runs/modefilter_design_axis_dwidth_converter_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_dwidth_converter_v1_1_27_axis_dwidth_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     6|
|4     |LUT4 |     9|
|5     |LUT5 |    91|
|6     |LUT6 |    18|
|7     |FDRE |   339|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 2548.301 ; gain = 643.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2548.301 ; gain = 530.594
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:39 . Memory (MB): peak = 2548.301 ; gain = 643.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2548.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2548.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ed2d1ec
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2548.301 ; gain = 1047.699
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/modefilter/modefilter.runs/modefilter_design_axis_dwidth_converter_1_0_synth_1/modefilter_design_axis_dwidth_converter_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP modefilter_design_axis_dwidth_converter_1_0, cache-ID = 5c4c34668a9bcf1c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/modefilter/modefilter.runs/modefilter_design_axis_dwidth_converter_1_0_synth_1/modefilter_design_axis_dwidth_converter_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modefilter_design_axis_dwidth_converter_1_0_utilization_synth.rpt -pb modefilter_design_axis_dwidth_converter_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 16:43:27 2023...
