// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Layer_norm_HH_
#define _Layer_norm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_faddfshbi.h"
#include "Bert_layer_fadd_3bkb.h"
#include "Bert_layer_fmul_3cud.h"
#include "Bert_layer_fdiv_3eOg.h"
#include "Bert_layer_fptrunibs.h"
#include "Bert_layer_fpext_jbC.h"
#include "Bert_layer_fsqrt_kbM.h"
#include "Bert_layer_dadd_6lbW.h"
#include "Softmax_layer_inpdEe.h"

namespace ap_rtl {

struct Layer_norm : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > v124_address0;
    sc_out< sc_logic > v124_ce0;
    sc_in< sc_lv<32> > v124_q0;
    sc_out< sc_lv<10> > v125_address0;
    sc_out< sc_logic > v125_ce0;
    sc_in< sc_lv<32> > v125_q0;
    sc_out< sc_lv<10> > v126_address0;
    sc_out< sc_logic > v126_ce0;
    sc_in< sc_lv<32> > v126_q0;
    sc_out< sc_lv<14> > v127_address0;
    sc_out< sc_logic > v127_ce0;
    sc_out< sc_logic > v127_we0;
    sc_out< sc_lv<32> > v127_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;


    // Module declarations
    Layer_norm(sc_module_name name);
    SC_HAS_PROCESS(Layer_norm);

    ~Layer_norm();

    sc_trace_file* mVcdFile;

    Softmax_layer_inpdEe* mean_U;
    Softmax_layer_inpdEe* mean2_U;
    Softmax_layer_inpdEe* var_U;
    Bert_layer_faddfshbi<1,5,32,32,32>* Bert_layer_faddfshbi_U47;
    Bert_layer_fadd_3bkb<1,5,32,32,32>* Bert_layer_fadd_3bkb_U48;
    Bert_layer_fmul_3cud<1,4,32,32,32>* Bert_layer_fmul_3cud_U49;
    Bert_layer_fdiv_3eOg<1,16,32,32,32>* Bert_layer_fdiv_3eOg_U50;
    Bert_layer_fptrunibs<1,2,64,32>* Bert_layer_fptrunibs_U51;
    Bert_layer_fpext_jbC<1,2,32,64>* Bert_layer_fpext_jbC_U52;
    Bert_layer_fsqrt_kbM<1,12,32,32,32>* Bert_layer_fsqrt_kbM_U53;
    Bert_layer_dadd_6lbW<1,5,64,64,64>* Bert_layer_dadd_6lbW_U54;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten_reg_232;
    sc_signal< sc_lv<4> > i7_0_reg_243;
    sc_signal< sc_lv<10> > j10_0_reg_254;
    sc_signal< sc_lv<14> > indvar_flatten21_reg_265;
    sc_signal< sc_lv<4> > i8_0_reg_276;
    sc_signal< sc_lv<10> > j11_0_reg_287;
    sc_signal< sc_lv<32> > reg_341;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state30_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter5;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln277_reg_618;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state56_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state57_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state58_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state59_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state60_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state61_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state62_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state63_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state64_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state65_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state66_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state67_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state68_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state69_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state70_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state71_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state72_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state73_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state74_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state75_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state76_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state77_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state78_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state79_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state80_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state81_pp1_stage0_iter43;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter11_reg;
    sc_signal< sc_lv<32> > mean_q0;
    sc_signal< sc_lv<32> > reg_349;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state31_pp0_stage3_iter4;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_311_p2;
    sc_signal< sc_lv<32> > reg_355;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage5_iter3;
    sc_signal< bool > ap_block_state33_pp0_stage5_iter4;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter20_reg;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_lv<32> > reg_361;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state29_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter5;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln277_reg_618_pp0_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter16_reg;
    sc_signal< sc_lv<32> > grp_fu_317_p2;
    sc_signal< sc_lv<32> > reg_367;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln278_1_reg_673;
    sc_signal< sc_lv<1> > icmp_ln278_1_reg_673_pp0_iter3_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter36_reg;
    sc_signal< sc_lv<4> > v129_fu_380_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln273_fu_391_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > v131_fu_397_p2;
    sc_signal< sc_lv<1> > icmp_ln277_fu_408_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > add_ln277_fu_414_p2;
    sc_signal< sc_lv<14> > add_ln277_reg_622;
    sc_signal< sc_lv<10> > select_ln280_fu_432_p3;
    sc_signal< sc_lv<10> > select_ln280_reg_627;
    sc_signal< sc_lv<4> > select_ln280_1_fu_440_p3;
    sc_signal< sc_lv<4> > select_ln280_1_reg_633;
    sc_signal< sc_lv<64> > zext_ln280_fu_490_p1;
    sc_signal< sc_lv<64> > zext_ln280_reg_646;
    sc_signal< sc_lv<64> > zext_ln280_reg_646_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln280_reg_646_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln280_reg_646_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln280_reg_646_pp0_iter4_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_652;
    sc_signal< sc_lv<4> > mean_addr_1_reg_652_pp0_iter1_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_652_pp0_iter2_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_652_pp0_iter3_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_657;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_657_pp0_iter1_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_657_pp0_iter2_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_657_pp0_iter3_reg;
    sc_signal< sc_lv<10> > j10_fu_494_p2;
    sc_signal< sc_lv<10> > j10_reg_662;
    sc_signal< sc_lv<32> > mean2_q0;
    sc_signal< sc_lv<1> > icmp_ln278_1_fu_499_p2;
    sc_signal< sc_lv<1> > icmp_ln278_1_reg_673_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln278_1_reg_673_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln278_1_reg_673_pp0_iter5_reg;
    sc_signal< sc_lv<32> > v144_reg_677;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state20_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state32_pp0_stage4_iter4;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > v145_reg_682;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > v148_reg_687;
    sc_signal< sc_lv<1> > icmp_ln302_fu_504_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln302_reg_692_pp1_iter42_reg;
    sc_signal< sc_lv<14> > add_ln302_fu_510_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > select_ln306_fu_528_p3;
    sc_signal< sc_lv<10> > select_ln306_reg_701;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter1_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter2_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter3_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter4_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter5_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter6_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter7_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter8_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter9_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter10_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter11_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter12_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter13_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter14_reg;
    sc_signal< sc_lv<10> > select_ln306_reg_701_pp1_iter15_reg;
    sc_signal< sc_lv<4> > select_ln306_2_fu_536_p3;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter1_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter2_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter3_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter4_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter5_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter6_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter7_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter8_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter9_reg;
    sc_signal< sc_lv<4> > select_ln306_2_reg_707_pp1_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln306_fu_544_p1;
    sc_signal< sc_lv<64> > zext_ln306_reg_714;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln306_reg_714_pp1_iter10_reg;
    sc_signal< sc_lv<10> > j11_fu_549_p2;
    sc_signal< sc_lv<32> > var_q0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > grp_fu_327_p1;
    sc_signal< sc_lv<64> > v158_mid2_v_v_reg_734;
    sc_signal< sc_lv<64> > grp_fu_336_p2;
    sc_signal< sc_lv<64> > v158_mid2_v_reg_739;
    sc_signal< sc_lv<32> > grp_fu_324_p1;
    sc_signal< sc_lv<32> > v158_mid2_reg_744;
    sc_signal< sc_lv<64> > zext_ln306_4_fu_592_p1;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter39_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter40_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter41_reg;
    sc_signal< sc_lv<64> > zext_ln306_4_reg_754_pp1_iter42_reg;
    sc_signal< sc_lv<64> > zext_ln305_fu_597_p1;
    sc_signal< sc_lv<64> > zext_ln305_reg_764;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln305_reg_764_pp1_iter35_reg;
    sc_signal< sc_lv<32> > v152_reg_774;
    sc_signal< sc_lv<32> > grp_fu_331_p2;
    sc_signal< sc_lv<32> > v159_reg_779;
    sc_signal< sc_lv<32> > v161_reg_789;
    sc_signal< sc_lv<32> > grp_fu_307_p2;
    sc_signal< sc_lv<32> > v162_reg_794;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_lv<4> > mean_address0;
    sc_signal< sc_logic > mean_ce0;
    sc_signal< sc_logic > mean_we0;
    sc_signal< sc_lv<32> > mean_d0;
    sc_signal< sc_lv<4> > mean2_address0;
    sc_signal< sc_logic > mean2_ce0;
    sc_signal< sc_logic > mean2_we0;
    sc_signal< sc_lv<32> > mean2_d0;
    sc_signal< sc_lv<4> > var_address0;
    sc_signal< sc_logic > var_ce0;
    sc_signal< sc_logic > var_we0;
    sc_signal< sc_lv<4> > v129_0_reg_210;
    sc_signal< sc_lv<1> > icmp_ln269_fu_374_p2;
    sc_signal< sc_lv<4> > v131_0_reg_221;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten_phi_fu_236_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i7_0_phi_fu_247_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_j10_0_phi_fu_258_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i8_0_phi_fu_280_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln270_fu_386_p1;
    sc_signal< sc_lv<64> > zext_ln274_fu_403_p1;
    sc_signal< sc_lv<64> > sext_ln280_fu_485_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_298_p0;
    sc_signal< sc_lv<32> > grp_fu_298_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_311_p0;
    sc_signal< sc_lv<32> > grp_fu_311_p1;
    sc_signal< sc_lv<32> > grp_fu_317_p0;
    sc_signal< sc_lv<32> > grp_fu_317_p1;
    sc_signal< sc_lv<1> > icmp_ln278_fu_426_p2;
    sc_signal< sc_lv<4> > i7_fu_420_p2;
    sc_signal< sc_lv<14> > tmp_fu_448_p3;
    sc_signal< sc_lv<12> > tmp_47_fu_459_p3;
    sc_signal< sc_lv<15> > zext_ln280_1_fu_455_p1;
    sc_signal< sc_lv<15> > zext_ln280_2_fu_466_p1;
    sc_signal< sc_lv<15> > sub_ln280_fu_470_p2;
    sc_signal< sc_lv<15> > zext_ln280_3_fu_476_p1;
    sc_signal< sc_lv<15> > add_ln280_fu_479_p2;
    sc_signal< sc_lv<1> > icmp_ln303_fu_522_p2;
    sc_signal< sc_lv<4> > i8_fu_516_p2;
    sc_signal< sc_lv<14> > tmp_29_fu_555_p3;
    sc_signal< sc_lv<12> > tmp_30_fu_566_p3;
    sc_signal< sc_lv<15> > zext_ln306_1_fu_562_p1;
    sc_signal< sc_lv<15> > zext_ln306_2_fu_573_p1;
    sc_signal< sc_lv<15> > zext_ln306_3_fu_583_p1;
    sc_signal< sc_lv<15> > sub_ln306_fu_577_p2;
    sc_signal< sc_lv<15> > add_ln306_fu_586_p2;
    sc_signal< sc_lv<2> > grp_fu_298_opcode;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage4;
    static const sc_lv<12> ap_ST_fsm_pp0_stage5;
    static const sc_lv<12> ap_ST_fsm_state37;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_state82;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_44400000;
    static const sc_lv<64> ap_const_lv64_3EE4F8B588E368F1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<14> ap_const_lv14_2400;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_B;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln277_fu_414_p2();
    void thread_add_ln280_fu_479_p2();
    void thread_add_ln302_fu_510_p2();
    void thread_add_ln306_fu_586_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state82();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage0_iter2();
    void thread_ap_block_state17_pp0_stage1_iter2();
    void thread_ap_block_state18_pp0_stage2_iter2();
    void thread_ap_block_state19_pp0_stage3_iter2();
    void thread_ap_block_state20_pp0_stage4_iter2();
    void thread_ap_block_state21_pp0_stage5_iter2();
    void thread_ap_block_state22_pp0_stage0_iter3();
    void thread_ap_block_state23_pp0_stage1_iter3();
    void thread_ap_block_state24_pp0_stage2_iter3();
    void thread_ap_block_state25_pp0_stage3_iter3();
    void thread_ap_block_state26_pp0_stage4_iter3();
    void thread_ap_block_state27_pp0_stage5_iter3();
    void thread_ap_block_state28_pp0_stage0_iter4();
    void thread_ap_block_state29_pp0_stage1_iter4();
    void thread_ap_block_state30_pp0_stage2_iter4();
    void thread_ap_block_state31_pp0_stage3_iter4();
    void thread_ap_block_state32_pp0_stage4_iter4();
    void thread_ap_block_state33_pp0_stage5_iter4();
    void thread_ap_block_state34_pp0_stage0_iter5();
    void thread_ap_block_state35_pp0_stage1_iter5();
    void thread_ap_block_state36_pp0_stage2_iter5();
    void thread_ap_block_state38_pp1_stage0_iter0();
    void thread_ap_block_state39_pp1_stage0_iter1();
    void thread_ap_block_state40_pp1_stage0_iter2();
    void thread_ap_block_state41_pp1_stage0_iter3();
    void thread_ap_block_state42_pp1_stage0_iter4();
    void thread_ap_block_state43_pp1_stage0_iter5();
    void thread_ap_block_state44_pp1_stage0_iter6();
    void thread_ap_block_state45_pp1_stage0_iter7();
    void thread_ap_block_state46_pp1_stage0_iter8();
    void thread_ap_block_state47_pp1_stage0_iter9();
    void thread_ap_block_state48_pp1_stage0_iter10();
    void thread_ap_block_state49_pp1_stage0_iter11();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state50_pp1_stage0_iter12();
    void thread_ap_block_state51_pp1_stage0_iter13();
    void thread_ap_block_state52_pp1_stage0_iter14();
    void thread_ap_block_state53_pp1_stage0_iter15();
    void thread_ap_block_state54_pp1_stage0_iter16();
    void thread_ap_block_state55_pp1_stage0_iter17();
    void thread_ap_block_state56_pp1_stage0_iter18();
    void thread_ap_block_state57_pp1_stage0_iter19();
    void thread_ap_block_state58_pp1_stage0_iter20();
    void thread_ap_block_state59_pp1_stage0_iter21();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state60_pp1_stage0_iter22();
    void thread_ap_block_state61_pp1_stage0_iter23();
    void thread_ap_block_state62_pp1_stage0_iter24();
    void thread_ap_block_state63_pp1_stage0_iter25();
    void thread_ap_block_state64_pp1_stage0_iter26();
    void thread_ap_block_state65_pp1_stage0_iter27();
    void thread_ap_block_state66_pp1_stage0_iter28();
    void thread_ap_block_state67_pp1_stage0_iter29();
    void thread_ap_block_state68_pp1_stage0_iter30();
    void thread_ap_block_state69_pp1_stage0_iter31();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state70_pp1_stage0_iter32();
    void thread_ap_block_state71_pp1_stage0_iter33();
    void thread_ap_block_state72_pp1_stage0_iter34();
    void thread_ap_block_state73_pp1_stage0_iter35();
    void thread_ap_block_state74_pp1_stage0_iter36();
    void thread_ap_block_state75_pp1_stage0_iter37();
    void thread_ap_block_state76_pp1_stage0_iter38();
    void thread_ap_block_state77_pp1_stage0_iter39();
    void thread_ap_block_state78_pp1_stage0_iter40();
    void thread_ap_block_state79_pp1_stage0_iter41();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state80_pp1_stage0_iter42();
    void thread_ap_block_state81_pp1_stage0_iter43();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage5_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state38();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i7_0_phi_fu_247_p4();
    void thread_ap_phi_mux_i8_0_phi_fu_280_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_236_p4();
    void thread_ap_phi_mux_j10_0_phi_fu_258_p4();
    void thread_ap_ready();
    void thread_grp_fu_298_opcode();
    void thread_grp_fu_298_p0();
    void thread_grp_fu_298_p1();
    void thread_grp_fu_311_p0();
    void thread_grp_fu_311_p1();
    void thread_grp_fu_317_p0();
    void thread_grp_fu_317_p1();
    void thread_i7_fu_420_p2();
    void thread_i8_fu_516_p2();
    void thread_icmp_ln269_fu_374_p2();
    void thread_icmp_ln273_fu_391_p2();
    void thread_icmp_ln277_fu_408_p2();
    void thread_icmp_ln278_1_fu_499_p2();
    void thread_icmp_ln278_fu_426_p2();
    void thread_icmp_ln302_fu_504_p2();
    void thread_icmp_ln303_fu_522_p2();
    void thread_j10_fu_494_p2();
    void thread_j11_fu_549_p2();
    void thread_mean2_address0();
    void thread_mean2_ce0();
    void thread_mean2_d0();
    void thread_mean2_we0();
    void thread_mean_address0();
    void thread_mean_ce0();
    void thread_mean_d0();
    void thread_mean_we0();
    void thread_select_ln280_1_fu_440_p3();
    void thread_select_ln280_fu_432_p3();
    void thread_select_ln306_2_fu_536_p3();
    void thread_select_ln306_fu_528_p3();
    void thread_sext_ln280_fu_485_p1();
    void thread_sub_ln280_fu_470_p2();
    void thread_sub_ln306_fu_577_p2();
    void thread_tmp_29_fu_555_p3();
    void thread_tmp_30_fu_566_p3();
    void thread_tmp_47_fu_459_p3();
    void thread_tmp_fu_448_p3();
    void thread_v124_address0();
    void thread_v124_ce0();
    void thread_v125_address0();
    void thread_v125_ce0();
    void thread_v126_address0();
    void thread_v126_ce0();
    void thread_v127_address0();
    void thread_v127_ce0();
    void thread_v127_d0();
    void thread_v127_we0();
    void thread_v129_fu_380_p2();
    void thread_v131_fu_397_p2();
    void thread_var_address0();
    void thread_var_ce0();
    void thread_var_we0();
    void thread_zext_ln270_fu_386_p1();
    void thread_zext_ln274_fu_403_p1();
    void thread_zext_ln280_1_fu_455_p1();
    void thread_zext_ln280_2_fu_466_p1();
    void thread_zext_ln280_3_fu_476_p1();
    void thread_zext_ln280_fu_490_p1();
    void thread_zext_ln305_fu_597_p1();
    void thread_zext_ln306_1_fu_562_p1();
    void thread_zext_ln306_2_fu_573_p1();
    void thread_zext_ln306_3_fu_583_p1();
    void thread_zext_ln306_4_fu_592_p1();
    void thread_zext_ln306_fu_544_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
