$date
  Thu Dec 11 13:29:51 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_full_subtractor $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # bin $end
$var reg 1 $ d $end
$var reg 1 % bout $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( bin $end
$var reg 1 ) d $end
$var reg 1 * bout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#100
1"
1$
1%
1'
1)
1*
#200
1!
0"
0%
1&
0'
0*
#300
1"
0$
1'
0)
#400
0!
0"
1#
1$
1%
0&
0'
1(
1)
1*
#500
1"
0$
1'
0)
#600
1!
0"
0%
1&
0'
0*
#700
1"
1$
1%
1'
1)
1*
#800
