iverilog -o compiled_aes_cipher_top ./SRC/aes_cipher_top_include_netlists.v -s aes_cipher_top_autocheck_top_tb -I ./SRC
././SRC/fabric_netlists.v:16: Include file ./openfpga_cell_library/dff.v not found
error: Unable to find the root module "aes_cipher_top_autocheck_top_tb" in the Verilog source.
     : Perhaps ``-s aes_cipher_top_autocheck_top_tb'' is incorrect?
1 error(s) during elaboration.
1