<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmpfx" slack="12.558" period="15.625" constraintValue="15.625" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;         TS_F20MHz PHASE 12.5 ns HIGH 50%;</twConstName><twItemCnt>4296</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>602</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.132</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/w_reg (SLICE_X13Y8.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.434</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_2</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_2</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y12.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>3.007</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>4.566</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="37.500">XLXN_718</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.455</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_4</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.545</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_4</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp><twBEL>XLXI_318/sch_adr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y12.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>3.007</twLogDel><twRouteDel>1.538</twRouteDel><twTotDel>4.545</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="37.500">XLXN_718</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.504</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_1</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_1</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>XLXI_318/sch_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y12.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>3.004</twLogDel><twRouteDel>1.492</twRouteDel><twTotDel>4.496</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="37.500">XLXN_718</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_3 (SLICE_X3Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.083</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/data_reg_3</twDest><twTotPathDel>3.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="37.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X15Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_3</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>2.612</twRouteDel><twTotDel>3.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_2 (SLICE_X3Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.083</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/data_reg_2</twDest><twTotPathDel>3.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="37.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X15Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_2</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>2.612</twRouteDel><twTotDel>3.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;
        TS_F20MHz PHASE 12.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_1 (SLICE_X19Y42.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs_fr_1</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X19Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_54/c_6 (SLICE_X42Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.913</twSlack><twSrc BELType="FF">XLXI_54/a_6</twSrc><twDest BELType="FF">XLXI_54/c_6</twDest><twTotPathDel>0.919</twTotPathDel><twClkSkew dest = "0.029" src = "0.023">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_54/a_6</twSrc><twDest BELType='FF'>XLXI_54/c_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X45Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp><twBEL>XLXI_54/a_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_54/c&lt;10&gt;</twComp><twBEL>XLXI_54/c_6</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_2 (SLICE_X18Y42.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_1</twSrc><twDest BELType="FF">XLXI_318/fs_fr_2</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_1</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X19Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/fs_fr&lt;2&gt;</twComp><twBEL>XLXI_318/fs_fr_2</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXN_718</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;
        TS_F20MHz PHASE 12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tbpwh" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y7.CLKA" clockNet="XLXN_718"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>8871</twItemCnt><twErrCntSetup>24</twErrCntSetup><twErrCntEndPt>24</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>736</twEndPtCnt><twPathErrCnt>24</twPathErrCnt><twMinPer>93.090</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y8.ADDRB7), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.347</twSlack><twSrc BELType="FF">XLXI_300/sch_tobm_2</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_300/sch_tobm_2</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X15Y61.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_300/sch_tobm&lt;2&gt;</twComp><twBEL>XLXI_300/sch_tobm_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRB7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>XLXI_300/sch_tobm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>2.068</twRouteDel><twTotDel>2.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y8.ADDRB8), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.097</twSlack><twSrc BELType="FF">XLXI_300/sch_tobm_3</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_300/sch_tobm_3</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X15Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/sch_tobm&lt;2&gt;</twComp><twBEL>XLXI_300/sch_tobm_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>XLXI_300/sch_tobm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y8.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.033</twSlack><twSrc BELType="FF">XLXI_300/sch_tobm_6</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.596</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_300/sch_tobm_6</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X15Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_300/sch_tobm&lt;6&gt;</twComp><twBEL>XLXI_300/sch_tobm_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>XLXI_300/sch_tobm&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_0 (SLICE_X2Y3.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.916</twSlack><twSrc BELType="FF">XLXI_220/run_reg</twSrc><twDest BELType="FF">XLXI_222/tick_0</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew dest = "0.062" src = "0.063">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_220/run_reg</twSrc><twDest BELType='FF'>XLXI_222/tick_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X0Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_220/run_reg</twComp><twBEL>XLXI_220/run_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y3.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>XLXI_220/run_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_0</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_2 (SLICE_X2Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.095</twSlack><twSrc BELType="FF">XLXI_222/tick_1</twSrc><twDest BELType="FF">XLXI_222/tick_2</twDest><twTotPathDel>1.093</twTotPathDel><twClkSkew dest = "0.013" src = "0.015">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_222/tick_1</twSrc><twDest BELType='FF'>XLXI_222/tick_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X2Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.549</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/tick&lt;2&gt;</twComp><twBEL>XLXI_222/tick_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.549</twRouteDel><twTotDel>1.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/dni_reg_4 (SLICE_X18Y36.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.107</twSlack><twSrc BELType="FF">XLXI_222/stack_1_4</twSrc><twDest BELType="FF">XLXI_222/dni_reg_4</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.055" src = "0.050">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/stack_1_4</twSrc><twDest BELType='FF'>XLXI_222/dni_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X17Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/stack_1_5</twComp><twBEL>XLXI_222/stack_1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.571</twDelInfo><twComp>XLXI_222/stack_1_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/dni_reg&lt;5&gt;</twComp><twBEL>XLXI_222/dni_reg_4</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.571</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="XLXN_715"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Tbpwh" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="XLXN_715"/><twPinLimit anchorID="50" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y7.CLKB" clockNet="XLXN_715"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>18309</twItemCnt><twErrCntSetup>209</twErrCntSetup><twErrCntEndPt>209</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1647</twEndPtCnt><twPathErrCnt>1207</twPathErrCnt><twMinPer>89.068</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/tno_reg (SLICE_X22Y67.CE), 104 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.342</twSlack><twSrc BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tno_reg</twDest><twTotPathDel>8.871</twTotPathDel><twClkSkew dest = "1.926" src = "1.959">0.033</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tno_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB21</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>XLXN_638&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_lut&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp><twBEL>XLXI_300/tno_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tno_reg</twComp><twBEL>XLXI_300/tno_reg</twBEL></twPathDel><twLogDel>4.806</twLogDel><twRouteDel>4.065</twRouteDel><twTotDel>8.871</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.291</twSlack><twSrc BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tno_reg</twDest><twTotPathDel>8.820</twTotPathDel><twClkSkew dest = "1.926" src = "1.959">0.033</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tno_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>XLXN_638&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_lut&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp><twBEL>XLXI_300/tno_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tno_reg</twComp><twBEL>XLXI_300/tno_reg</twBEL></twPathDel><twLogDel>4.600</twLogDel><twRouteDel>4.220</twRouteDel><twTotDel>8.820</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.052</twSlack><twSrc BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tno_reg</twDest><twTotPathDel>8.581</twTotPathDel><twClkSkew dest = "1.926" src = "1.959">0.033</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tno_reg</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB10</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>XLXN_638&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_lut&lt;5&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>XLXI_300/Mcompar_tno_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp><twBEL>XLXI_300/tno_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/tno_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tno_reg</twComp><twBEL>XLXI_300/tno_reg</twBEL></twPathDel><twLogDel>4.975</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>8.581</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/sch_tobm_0 (SLICE_X15Y60.CE), 68 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.267</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_0</twDest><twTotPathDel>8.779</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>XLXN_644&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_0</twBEL></twPathDel><twLogDel>4.721</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>8.779</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.200</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_0</twDest><twTotPathDel>8.712</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB22</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>XLXN_644&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;11&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_0</twBEL></twPathDel><twLogDel>4.618</twLogDel><twRouteDel>4.094</twRouteDel><twTotDel>8.712</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.083</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_0</twDest><twTotPathDel>8.595</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>XLXN_644&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_0</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>3.565</twRouteDel><twTotDel>8.595</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/sch_tobm_1 (SLICE_X15Y60.CE), 68 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.267</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_1</twDest><twTotPathDel>8.779</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>XLXN_644&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_1</twBEL></twPathDel><twLogDel>4.721</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>8.779</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.200</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_1</twDest><twTotPathDel>8.712</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB22</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>XLXN_644&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;11&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_1</twBEL></twPathDel><twLogDel>4.618</twLogDel><twRouteDel>4.094</twRouteDel><twTotDel>8.712</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.083</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tobm_1</twDest><twTotPathDel>8.595</twTotPathDel><twClkSkew dest = "1.921" src = "1.971">0.050</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tobm_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>XLXN_644&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp><twBEL>XLXI_300/sch_tobm_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>XLXI_300/sch_tobm_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tobm&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tobm_1</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>3.565</twRouteDel><twTotDel>8.595</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_1 (SLICE_X31Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">XLXI_12/r_sync_0</twSrc><twDest BELType="FF">XLXI_12/r_sync_1</twDest><twTotPathDel>0.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/r_sync_0</twSrc><twDest BELType='FF'>XLXI_12/r_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>XLXI_12/r_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_2 (SLICE_X33Y55.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.892</twSlack><twSrc BELType="FF">XLXI_12/r_sync_1</twSrc><twDest BELType="FF">XLXI_12/r_sync_2</twDest><twTotPathDel>0.894</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/r_sync_1</twSrc><twDest BELType='FF'>XLXI_12/r_sync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y54.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_12/r_sync&lt;2&gt;</twComp><twBEL>XLXI_12/r_sync_2</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X20Y70.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X20Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y70.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X23Y0.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X23Y0.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X23Y0.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>4.567</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X31Y54.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffIn anchorID="82" twDataPathType="twDataPathMaxDelay"><twSlack>45.433</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>-0.009</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.696</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>4.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>214</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>-0.009</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X19Y42.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn anchorID="84" twDataPathType="twDataPathMaxDelay"><twSlack>58.564</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>-0.027</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.047</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>2.047</twRouteDel><twTotDel>3.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>-0.027</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X19Y42.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffIn anchorID="86" twDataPathType="twDataPathMinDelay"><twSlack>-10.265</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>0.842</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.638</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>1.638</twRouteDel><twTotDel>3.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.116</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>0.842</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X31Y54.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffIn anchorID="88" twDataPathType="twDataPathMinDelay"><twSlack>2.732</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.864</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.157</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>214</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.119</twRouteDel><twTotDel>0.864</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="89" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">8</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinOff>-8.934</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_7 (SLICE_X13Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffIn anchorID="91" twDataPathType="twDataPathMaxDelay"><twSlack>58.934</twSlack><twSrc BELType="PAD">data_ppi&lt;7&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_7</twDest><twClkDel>-0.012</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;7&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;7&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>P193.PAD</twSrcSite><twPathDel><twSite>P193.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;7&gt;</twComp><twBEL>data_ppi&lt;7&gt;</twBEL><twBEL>XLXI_72/I_36_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.738</twDelInfo><twComp>XLXN_206&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_7</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>3.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>-0.012</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (SLICE_X2Y78.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstOffIn anchorID="93" twDataPathType="twDataPathMaxDelay"><twSlack>59.211</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>0.012</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.440</twDelInfo><twComp>XLXN_206&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>1.440</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>0.012</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (SLICE_X3Y68.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffIn anchorID="95" twDataPathType="twDataPathMaxDelay"><twSlack>59.407</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>0.000</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel><twSite>P205.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.231</twDelInfo><twComp>XLXN_206&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>3.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>0.000</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_2 (SLICE_X3Y79.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstOffIn anchorID="97" twDataPathType="twDataPathMinDelay"><twSlack>-11.129</twSlack><twSrc BELType="PAD">data_ppi&lt;2&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_2</twDest><twClkDel>0.888</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;2&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;2&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>P202.PAD</twSrcSite><twPathDel><twSite>P202.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;2&gt;</twComp><twBEL>data_ppi&lt;2&gt;</twBEL><twBEL>XLXI_72/I_36_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.820</twDelInfo><twComp>XLXN_206&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_2</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.143</twRouteDel><twTotDel>0.888</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_3 (SLICE_X3Y79.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffIn anchorID="99" twDataPathType="twDataPathMinDelay"><twSlack>-11.128</twSlack><twSrc BELType="PAD">data_ppi&lt;3&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_3</twDest><twClkDel>0.888</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;3&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;3&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P200.PAD</twSrcSite><twPathDel><twSite>P200.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;3&gt;</twComp><twBEL>data_ppi&lt;3&gt;</twBEL><twBEL>XLXI_72/I_36_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.858</twDelInfo><twComp>XLXN_206&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_3</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.143</twRouteDel><twTotDel>0.888</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_1 (SLICE_X3Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffIn anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>-11.059</twSlack><twSrc BELType="PAD">data_ppi&lt;1&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_1</twDest><twClkDel>0.874</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;1&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;1&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P203.PAD</twSrcSite><twPathDel><twSite>P203.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;1&gt;</twComp><twBEL>data_ppi&lt;1&gt;</twBEL><twBEL>XLXI_72/I_36_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.913</twDelInfo><twComp>XLXN_206&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_1</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>2.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">XLXN_718</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>F20MHz_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK90</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK90_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK90_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>0.874</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="102"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="285.018" errors="0" errorRollup="233" items="0" itemsRollup="31476"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK90_BUF" fullName="TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;         TS_F20MHz PHASE 12.5 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="9.132" actualRollup="N/A" errors="0" errorRollup="0" items="4296" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="93.090" actualRollup="N/A" errors="24" errorRollup="0" items="8871" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="89.068" actualRollup="N/A" errors="209" errorRollup="0" items="18309" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="103">4</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twSUH2ClkList anchorID="105" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_697" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.567</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-8.564</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.950</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.059</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.129</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.211</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="12.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-8.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.569</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="106" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>8.705</twRiseRise><twFallRise>3.917</twFallRise><twRiseFall>8.904</twRiseFall><twFallFall>7.995</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="107" twDestWidth="13" twWorstWindow="14.832" twWorstSetup="4.567" twWorstHold="10.265" twWorstSetupSlack="45.433" twWorstHoldSlack="-10.265" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "45.433" twHoldSlack = "2.732" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.567</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.732</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "58.564" twHoldSlack = "-10.265" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-8.564</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.265</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="108" twDestWidth="11" twWorstWindow="2.195" twWorstSetup="-8.934" twWorstHold="11.129" twWorstSetupSlack="58.934" twWorstHoldSlack="-11.129" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.407" twHoldSlack = "-10.950" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.950</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.542" twHoldSlack = "-11.059" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.059</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.624" twHoldSlack = "-11.129" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.129</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.624" twHoldSlack = "-11.128" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">11.128</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.443" twHoldSlack = "-10.984" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.211" twHoldSlack = "-10.798" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.211</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.798</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "59.416" twHoldSlack = "-10.954" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-9.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.954</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "58.934" twHoldSlack = "-10.569" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-8.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">10.569</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="109"><twErrCnt>242</twErrCnt><twScore>562663</twScore><twSetupScore>464827</twSetupScore><twHoldScore>97836</twHoldScore><twConstCov><twPathCnt>31486</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4236</twConnCnt></twConstCov><twStats anchorID="110"><twMinPer>93.090</twMinPer><twFootnote number="1" /><twMaxFreq>10.742</twMaxFreq><twMinInBeforeClk>4.567</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 08 17:40:36 2013 </twTimestamp></twFoot><twClientInfo anchorID="111"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 190 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
