# do sim_build/runsim.do
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap -c 
# ** Warning: Local modelsim.ini already exists and will not be overwritten. -c will be ignored.
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work sim_build/work 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "sim_build/xilinx_vip".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "sim_build/xpm".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "sim_build/fifo_generator_v13_2_9".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "sim_build/xpm_cdc_gen_v1_0_3".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap xilinx_vip sim_build/xilinx_vip 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap xpm sim_build/xpm 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap fifo_generator_v13_2_9 sim_build/fifo_generator_v13_2_9 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap xpm_cdc_gen_v1_0_3 sim_build/xpm_cdc_gen_v1_0_3 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vlog -work xilinx_vip -incr -mfcu -sv -L axi4stream_vip_v1_1_15 -L xilinx_vip "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv C:/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv 
# -- Skipping interface axi4stream_vip_axi4streampc
# -- Skipping interface axi_vip_axi4pc
# -- Skipping package xil_common_vip_pkg
# -- Skipping package axi4stream_vip_pkg
# -- Skipping package axi_vip_pkg
# -- Skipping interface axi4stream_vip_if
# -- Skipping interface axi_vip_if
# -- Skipping interface clk_vip_if
# -- Skipping interface rst_vip_if
# -- Skipping package axi4stream_vip_axi4streampc_sv_unit
# 
# Top level modules:
# 	--none--
# End time: 11:44:17 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vlog -work xpm -incr -mfcu -sv -L axi4stream_vip_v1_1_15 -L xilinx_vip "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 11:44:17 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vcom -work xpm -93 C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 11:44:17 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vlog -work work -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.ip_user_files/bd/design_2/ip/design_2_fir_wrapper_0_0/sim/design_2_fir_wrapper_0_0.v 
# -- Compiling module design_2_fir_wrapper_0_0
# 
# Top level modules:
# 	design_2_fir_wrapper_0_0
# End time: 11:44:17 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vlog -work fifo_generator_v13_2_9 -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.gen/sources_1/bd/design_2/ipshared/ac72/simulation/fifo_generator_vlog_beh.v 
# -- Skipping module fifo_generator_vlog_beh
# -- Skipping module fifo_generator_v13_2_9_CONV_VER
# -- Skipping module fifo_generator_v13_2_9_sync_stage
# -- Skipping module fifo_generator_v13_2_9_bhv_ver_as
# -- Skipping module fifo_generator_v13_2_9_beh_ver_ll_afifo
# -- Skipping module fifo_generator_v13_2_9_bhv_ver_ss
# -- Skipping module fifo_generator_v13_2_9_bhv_ver_preload0
# -- Skipping module fifo_generator_v13_2_9_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 11:44:17 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:17 on Sep 12,2024
# vcom -work fifo_generator_v13_2_9 -93 C:/Projects/FIR_Katim/work/FIRVivado/firFilter.gen/sources_1/bd/design_2/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# End time: 11:44:18 on Sep 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work fifo_generator_v13_2_9 -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.gen/sources_1/bd/design_2/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v 
# 
# Top level modules:
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vcom -work work -2008 C:/Projects/FIR_Katim/packages/params_package.vhdl C:/Projects/FIR_Katim/packages/coeff_package.vhdl C:/Projects/FIR_Katim/rtl/fir_v7.vhdl C:/Projects/FIR_Katim/rtl/firFixedAXI.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package instance fixed_pkg
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package body fixed_generic_pkg
# -- Compiling package params_package
# -- Loading package std_logic_textio
# -- Loading package params_package
# -- Compiling package coeff_package
# -- Compiling package body coeff_package
# -- Loading package coeff_package
# -- Loading package coeff_package
# -- Compiling entity firFilterv7
# -- Compiling architecture firBehav of firFilterv7
# -- Compiling entity firFixedAXI
# -- Compiling architecture rtl of firFixedAXI
# -- Loading entity firFilterv7
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work work -incr -mfcu C:/Projects/FIR_Katim/rtl/fir_wrapper.v 
# -- Compiling module fir_wrapper
# 
# Top level modules:
# 	fir_wrapper
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work work -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.ip_user_files/bd/design_2/ip/design_2_fifo_generator_0_0/sim/design_2_fifo_generator_0_0.v C:/Projects/FIR_Katim/work/FIRVivado/firFilter.ip_user_files/bd/design_2/ip/design_2_fifo_generator_0_1/sim/design_2_fifo_generator_0_1.v 
# -- Compiling module design_2_fifo_generator_0_0
# -- Compiling module design_2_fifo_generator_0_1
# 
# Top level modules:
# 	design_2_fifo_generator_0_0
# 	design_2_fifo_generator_0_1
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work xpm_cdc_gen_v1_0_3 -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.gen/sources_1/bd/design_2/ipshared/891d/hdl/xpm_cdc_gen_v1_0_vl_rfs.v 
# -- Skipping module xpm_cdc_gen_v1_0_3
# 
# Top level modules:
# 	xpm_cdc_gen_v1_0_3
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work work -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.ip_user_files/bd/design_2/ip/design_2_xpm_cdc_gen_0_1/sim/design_2_xpm_cdc_gen_0_1.v 
# -- Compiling module design_2_xpm_cdc_gen_0_1
# 
# Top level modules:
# 	design_2_xpm_cdc_gen_0_1
# End time: 11:44:19 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:19 on Sep 12,2024
# vlog -work work C:/Projects/FIR_Katim/cocotb/questa_scripts/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:44:20 on Sep 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 11:44:20 on Sep 12,2024
# vlog -work work "+define+COCOTB_SIM" -timescale 1ns/1ps -incr -mfcu "+incdir+C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" C:/Projects/FIR_Katim/work/FIRVivado/firFilter.ip_user_files/bd/design_2/sim/design_2.v 
# -- Compiling module design_2
# 
# Top level modules:
# 	design_2
# End time: 11:44:20 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
