Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_types.vhd
Compiling Package Declaration INTERCONNECT_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd
Compiling Entity Declaration INTERCONNECT_OPERATIONS
Compiling Architecture BEHAV of INTERCONNECT_OPERATIONS
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect.vhd
Compiling Entity Declaration INTERCONNECT_MODULE
Compiling Architecture INTERCONNECT_ARCH of INTERCONNECT_MODULE
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 216 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           218            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Interconnect_module line 323 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  active_state_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Interconnect_module'.
Information: Building the design 'Interconnect_operations'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:105: The initial value for signal 'from_master_reg_addr' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:106: The initial value for signal 'from_master_reg_cyc' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:107: The initial value for signal 'from_master_reg_data' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:108: The initial value for signal 'from_master_reg_stb' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:109: The initial value for signal 'from_master_reg_we' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:110: The initial value for signal 'nextsection_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:111: The initial value for signal 'to_master_reg_ack' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:112: The initial value for signal 'to_master_reg_data_V' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:113: The initial value for signal 'to_master_reg_err' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:114: The initial value for signal 'master_output_sig_re_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:115: The initial value for signal 'master_output_sig_re_2' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:116: The initial value for signal 'master_output_sig_re' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:117: The initial value for signal 'slave_out0_sig_reg_a' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:118: The initial value for signal 'slave_out0_sig_reg_c' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:119: The initial value for signal 'slave_out0_sig_reg_d' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:120: The initial value for signal 'slave_out0_sig_reg_s' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:121: The initial value for signal 'slave_out0_sig_reg_w' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:122: The initial value for signal 'slave_out1_sig_reg_a' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:123: The initial value for signal 'slave_out1_sig_reg_c' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:124: The initial value for signal 'slave_out1_sig_reg_d' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:125: The initial value for signal 'slave_out1_sig_reg_s' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:126: The initial value for signal 'slave_out1_sig_reg_w' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:127: The initial value for signal 'slave_out2_sig_reg_a' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:128: The initial value for signal 'slave_out2_sig_reg_c' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:129: The initial value for signal 'slave_out2_sig_reg_d' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:130: The initial value for signal 'slave_out2_sig_reg_s' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:131: The initial value for signal 'slave_out2_sig_reg_w' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:132: The initial value for signal 'slave_out3_sig_reg_a' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:133: The initial value for signal 'slave_out3_sig_reg_c' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:134: The initial value for signal 'slave_out3_sig_reg_d' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:135: The initial value for signal 'slave_out3_sig_reg_s' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:136: The initial value for signal 'slave_out3_sig_reg_w' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:137: The initial value for signal 'section_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:138: The initial value for signal 'slave_number_reg_V' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd:139: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 746 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           748            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Interconnect_operations line 156 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 166 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| from_master_reg_addr_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 180 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| from_master_reg_cyc_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 194 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| from_master_reg_data_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 208 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| from_master_reg_stb_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 222 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| from_master_reg_we_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 236 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| master_output_sig_re_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 258 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| master_output_sig_re_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 284 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| master_output_sig_re_2_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 306 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 322 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 340 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| slave_number_reg_V_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 363 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out0_sig_reg_a_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 379 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out0_sig_reg_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 395 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out0_sig_reg_d_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 411 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out0_sig_reg_s_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 427 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out0_sig_reg_w_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 443 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out1_sig_reg_a_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 459 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out1_sig_reg_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 475 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out1_sig_reg_d_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 491 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out1_sig_reg_s_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 507 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out1_sig_reg_w_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 523 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out2_sig_reg_a_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 539 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out2_sig_reg_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 555 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out2_sig_reg_d_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 571 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out2_sig_reg_s_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 587 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out2_sig_reg_w_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 603 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out3_sig_reg_a_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 619 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out3_sig_reg_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 635 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out3_sig_reg_d_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 651 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out3_sig_reg_s_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 667 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_out3_sig_reg_w_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 683 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| to_master_reg_ack_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 705 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| to_master_reg_data_V_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine Interconnect_operations line 725 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Interconnect/Original_sco/Interconnect_operations.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| to_master_reg_err_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 60 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Interconnect_operations'
Information: The register 'ap_CS_fsm_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'Interconnect_module'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Interconnect_module_DW01_cmp2_0'
  Processing 'Interconnect_module_DW01_cmp2_1'
  Processing 'Interconnect_module_DW01_cmp2_2'
  Processing 'Interconnect_module_DW01_cmp2_3'
  Processing 'Interconnect_module_DW01_cmp2_4'
  Processing 'Interconnect_module_DW01_cmp2_5'
  Processing 'Interconnect_module_DW01_cmp2_6'
  Processing 'Interconnect_module_DW01_cmp2_7'
  Processing 'Interconnect_module_DW01_cmp2_8'
  Processing 'Interconnect_module_DW01_cmp2_9'
  Processing 'Interconnect_module_DW01_cmp2_10'
  Processing 'Interconnect_module_DW01_cmp2_11'
  Processing 'Interconnect_module_DW01_cmp2_12'
  Processing 'Interconnect_module_DW01_cmp2_13'
  Processing 'Interconnect_module_DW01_cmp2_14'
  Processing 'Interconnect_module_DW01_cmp2_15'
  Processing 'Interconnect_operations_DW01_add_0'
  Processing 'Interconnect_operations_DW01_add_1'
  Processing 'Interconnect_operations_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5054.5      0.00       0.0       0.0
    0:00:03    5054.5      0.00       0.0       0.0
    0:00:03    5054.5      0.00       0.0       0.0
    0:00:03    5054.5      0.00       0.0       0.0
    0:00:03    5054.5      0.00       0.0       0.0
    0:00:03    3824.0      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:03    3823.8      0.00       0.0       0.0
    0:00:04    3822.4      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3822.4      0.00       0.0       0.0
    0:00:04    3822.4      0.00       0.0       0.0
    0:00:04    3816.0      0.00       0.0       0.0
    0:00:04    3814.4      0.00       0.0       0.0
    0:00:04    3813.1      0.00       0.0       0.0
    0:00:04    3812.0      0.00       0.0       0.0
    0:00:04    3811.8      0.00       0.0       0.0
    0:00:04    3811.8      0.00       0.0       0.0
    0:00:04    3811.8      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
    0:00:04    3811.5      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------

Thank you...
