<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="revertablecounter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEG7_LUT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SEG7_LUT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SEG7_LUT.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="revertableclocktop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="revertableclocktop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="revertableclocktop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="revertableclocktop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="revertableclocktop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="revertableclocktop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="revertableclocktop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="revertableclocktop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="revertableclocktop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="revertableclocktop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="revertableclocktop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="revertableclocktop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="revertableclocktop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="revertableclocktop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="revertableclocktop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="revertableclocktop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="revertableclocktop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="revertableclocktop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="revertableclocktop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="revertableclocktop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="revertableclocktop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="revertableclocktop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="revertableclocktop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="revertableclocktop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="revertableclocktop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="revertableclocktop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="revertableclocktop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="revertableclocktop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="revertableclocktop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="revertableclocktop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="revertableclocktop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="revertableclocktop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="revertableclocktop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="revertableclocktop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="revertableclocktop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="revertableclocktop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="revertableclocktop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="revertableclocktop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofrevertableclock_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testofrevertableclock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testofrevertableclock_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofrevertableclock_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1521436475" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1521436475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436824" xil_pn:in_ck="-5958999440748490353" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1521436824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../washmachine/Divider50MHz.v"/>
      <outfile xil_pn:name="SEG7_LUT.v"/>
      <outfile xil_pn:name="revertableclocktop.v"/>
      <outfile xil_pn:name="testofrevertableclock.v"/>
    </transform>
    <transform xil_pn:end_ts="1521436479" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4980559189968595772" xil_pn:start_ts="1521436479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436479" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-90333568994212346" xil_pn:start_ts="1521436479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436479" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-850794066660519059" xil_pn:start_ts="1521436479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436826" xil_pn:in_ck="-5958999440748490353" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1521436826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../washmachine/Divider50MHz.v"/>
      <outfile xil_pn:name="SEG7_LUT.v"/>
      <outfile xil_pn:name="revertableclocktop.v"/>
      <outfile xil_pn:name="testofrevertableclock.v"/>
    </transform>
    <transform xil_pn:end_ts="1521436829" xil_pn:in_ck="-5958999440748490353" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4735540934100894583" xil_pn:start_ts="1521436826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testofrevertableclock_beh.prj"/>
      <outfile xil_pn:name="testofrevertableclock_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1521436829" xil_pn:in_ck="-948196647700302884" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7094511448525727988" xil_pn:start_ts="1521436829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testofrevertableclock_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1521435595" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521435595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2515241126650227972" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-850794066660519059" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1821500643782141118" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436941" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1350152704740689143" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521436950" xil_pn:in_ck="-7736545292927267074" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2890580930402787232" xil_pn:start_ts="1521436941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.lso"/>
      <outfile xil_pn:name="revertableclocktop.ngc"/>
      <outfile xil_pn:name="revertableclocktop.ngr"/>
      <outfile xil_pn:name="revertableclocktop.prj"/>
      <outfile xil_pn:name="revertableclocktop.stx"/>
      <outfile xil_pn:name="revertableclocktop.syr"/>
      <outfile xil_pn:name="revertableclocktop.xst"/>
      <outfile xil_pn:name="revertableclocktop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521610560" xil_pn:in_ck="2918598977882560183" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6292075531828364525" xil_pn:start_ts="1521610560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521610568" xil_pn:in_ck="-8497843177991445784" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6628823231802271664" xil_pn:start_ts="1521610560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.bld"/>
      <outfile xil_pn:name="revertableclocktop.ngd"/>
      <outfile xil_pn:name="revertableclocktop_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521610576" xil_pn:in_ck="2720541222753894825" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1521610568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.pcf"/>
      <outfile xil_pn:name="revertableclocktop_map.map"/>
      <outfile xil_pn:name="revertableclocktop_map.mrp"/>
      <outfile xil_pn:name="revertableclocktop_map.ncd"/>
      <outfile xil_pn:name="revertableclocktop_map.ngm"/>
      <outfile xil_pn:name="revertableclocktop_map.xrpt"/>
      <outfile xil_pn:name="revertableclocktop_summary.xml"/>
      <outfile xil_pn:name="revertableclocktop_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521610590" xil_pn:in_ck="-1825028006087006462" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1521610576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.ncd"/>
      <outfile xil_pn:name="revertableclocktop.pad"/>
      <outfile xil_pn:name="revertableclocktop.par"/>
      <outfile xil_pn:name="revertableclocktop.ptwx"/>
      <outfile xil_pn:name="revertableclocktop.unroutes"/>
      <outfile xil_pn:name="revertableclocktop.xpi"/>
      <outfile xil_pn:name="revertableclocktop_pad.csv"/>
      <outfile xil_pn:name="revertableclocktop_pad.txt"/>
      <outfile xil_pn:name="revertableclocktop_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521610599" xil_pn:in_ck="2918598977882552558" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1521610593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.bgn"/>
      <outfile xil_pn:name="revertableclocktop.bit"/>
      <outfile xil_pn:name="revertableclocktop.drc"/>
      <outfile xil_pn:name="revertableclocktop.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521614461" xil_pn:in_ck="2918598977882539704" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1521614458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521610590" xil_pn:in_ck="-2366673778866936283" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1521610586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="revertableclocktop.twr"/>
      <outfile xil_pn:name="revertableclocktop.twx"/>
    </transform>
  </transforms>

</generated_project>
