abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3378925129
maxLevel = 1
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 9492330 us
--------------- round 2 ---------------
seed = 2096989112
maxLevel = 1
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 18845316 us
--------------- round 3 ---------------
seed = 535691358
maxLevel = 1
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 30318213 us
--------------- round 4 ---------------
seed = 3089371895
maxLevel = 1
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 41297777 us
--------------- round 5 ---------------
seed = 1805790315
maxLevel = 1
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 50991627 us
--------------- round 6 ---------------
seed = 1108204171
maxLevel = 1
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 60619367 us
--------------- round 7 ---------------
seed = 2992110142
maxLevel = 1
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 69774096 us
--------------- round 8 ---------------
seed = 3700326674
maxLevel = 1
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 80121473 us
--------------- round 9 ---------------
seed = 1710169304
maxLevel = 1
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 89636541 us
--------------- round 10 ---------------
seed = 288825768
maxLevel = 1
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 98917801 us
--------------- round 11 ---------------
seed = 2060584013
maxLevel = 1
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 107996467 us
--------------- round 12 ---------------
seed = 1797069629
maxLevel = 1
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 118851630 us
--------------- round 13 ---------------
seed = 1536984402
maxLevel = 1
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 128136582 us
--------------- round 14 ---------------
seed = 2730547637
maxLevel = 1
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 137519347 us
--------------- round 15 ---------------
seed = 1797936518
maxLevel = 1
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 147233101 us
--------------- round 16 ---------------
seed = 1350969875
maxLevel = 1
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 156109113 us
--------------- round 17 ---------------
seed = 2259895924
maxLevel = 1
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2399_47.5.blif
time = 164493642 us
--------------- round 18 ---------------
seed = 4262550793
maxLevel = 1
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2397_47.5.blif
time = 174507494 us
--------------- round 19 ---------------
seed = 2468688617
maxLevel = 1
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2395_47.5.blif
time = 183536953 us
--------------- round 20 ---------------
seed = 1063629279
maxLevel = 1
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2393_47.5.blif
time = 192816794 us
--------------- round 21 ---------------
seed = 1869150691
maxLevel = 1
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2391_47.5.blif
time = 203021970 us
--------------- round 22 ---------------
seed = 2069024448
maxLevel = 1
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2389_47.5.blif
time = 212025588 us
--------------- round 23 ---------------
seed = 2501757577
maxLevel = 1
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2387_47.5.blif
time = 222676734 us
--------------- round 24 ---------------
seed = 2366631088
maxLevel = 1
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 942
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 231938155 us
--------------- round 25 ---------------
seed = 1059628539
maxLevel = 1
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 941
output circuit appNtk/c5315_25_0_2384_47.5.blif
time = 241517533 us
--------------- round 26 ---------------
seed = 61160421
maxLevel = 1
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2383
delay = 47.5
#gates = 940
output circuit appNtk/c5315_26_0_2383_47.5.blif
time = 252509893 us
--------------- round 27 ---------------
seed = 839205496
maxLevel = 1
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2382
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2382_47.4.blif
time = 261333643 us
--------------- round 28 ---------------
seed = 1448861664
maxLevel = 1
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 269467750 us
--------------- round 29 ---------------
seed = 2104679754
maxLevel = 1
[112877] is replaced by [116403] with estimated error 0.00078
error = 0.00078
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00078_2371_47.4.blif
time = 277534743 us
--------------- round 30 ---------------
seed = 3862145620
maxLevel = 1
[112894] is replaced by [116408] with estimated error 0.00204
error = 0.00204
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00204_2362_47.4.blif
time = 285543738 us
--------------- round 31 ---------------
seed = 2111475462
maxLevel = 1
7703 is replaced by zero with estimated error 0.00366
error = 0.00366
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00366_2351_47.4.blif
time = 293509688 us
--------------- round 32 ---------------
seed = 1015016377
maxLevel = 1
[112878] is replaced by [117801] with inverter with estimated error 0.00559
error = 0.00559
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00559_2346_47.4.blif
time = 301647697 us
--------------- round 33 ---------------
seed = 1487906863
maxLevel = 1
7503 is replaced by zero with estimated error 0.00512
error = 0.00512
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00512_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 309823445 us
--------------- round 34 ---------------
seed = 792217599
maxLevel = 1
[116404] is replaced by zero with estimated error 0.00609
error = 0.00609
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00609_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 318717607 us
--------------- round 35 ---------------
seed = 2635620873
maxLevel = 1
6641 is replaced by zero with estimated error 0.0064
error = 0.0064
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.0064_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 326304936 us
--------------- round 36 ---------------
seed = 568574745
maxLevel = 1
6648 is replaced by zero with estimated error 0.00605
error = 0.00605
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00605_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 334204016 us
--------------- round 37 ---------------
seed = 3184282598
maxLevel = 1
7504 is replaced by [116409] with estimated error 0.0068
error = 0.0068
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.0068_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 342669201 us
--------------- round 38 ---------------
seed = 3551304563
maxLevel = 1
[116409] is replaced by zero with estimated error 0.00787
error = 0.00787
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00787_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 350083233 us
--------------- round 39 ---------------
seed = 4073428093
maxLevel = 1
6643 is replaced by zero with estimated error 0.00828
error = 0.00828
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00828_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 357410190 us
--------------- round 40 ---------------
seed = 1296113133
maxLevel = 1
6646 is replaced by zero with estimated error 0.00841
error = 0.00841
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00841_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 364748712 us
--------------- round 41 ---------------
seed = 3047226299
maxLevel = 1
[115754] is replaced by [112774] with estimated error 0.00865
error = 0.00865
area = 2321
delay = 47.4
#gates = 914
output circuit appNtk/c5315_41_0.00865_2321_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 372549885 us
--------------- round 42 ---------------
seed = 3947363521
maxLevel = 1
[115759] is replaced by [112774] with estimated error 0.00973
error = 0.00973
area = 2319
delay = 47.4
#gates = 913
output circuit appNtk/c5315_42_0.00973_2319_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 380992299 us
--------------- round 43 ---------------
seed = 180106818
maxLevel = 1
exceed error bound
