$date
  Tue Apr 22 09:50:57 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module tb $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 5 # x[4:0] $end
$scope module ad1 $end
$var reg 4 $ a[3:0] $end
$var reg 4 % b[3:0] $end
$var reg 5 & x[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0010 "
b00010 #
b0000 $
b0010 %
b00010 &
#2000000
b1100 !
b11110 #
b1100 $
b11110 &
#3000000
b1101 !
b11111 #
b1101 $
b11111 &
#4000000
b1001 !
b11011 #
b1001 $
b11011 &
