Analysis & Synthesis report for projeto-final
Fri Jun  7 11:44:07 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jun  7 11:44:07 2024           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; projeto-final                               ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; projeto-final      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun  7 11:44:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v
    Info (12023): Found entity 1: game_over File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v
    Info (12023): Found entity 1: timer_block File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v
    Info (12023): Found entity 1: timer_ball File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v
    Info (12023): Found entity 1: bar File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v
    Info (12023): Found entity 1: ball File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v
    Info (12023): Found entity 1: bloco File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v
    Info (12023): Found entity 1: vga File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v
    Info (12023): Found entity 1: top File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v
    Info (12023): Found entity 1: placar File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v
    Info (12023): Found entity 1: cb7s File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v
    Info (12023): Found entity 1: button File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v
    Info (12023): Found entity 1: bcd File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at ball.v(57): created implicit net for "hit_center" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at ball.v(58): created implicit net for "hit_left" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at ball.v(59): created implicit net for "hit_right" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at top.v(139): created implicit net for "hit_block_d" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 139
Warning (10236): Verilog HDL Implicit Net warning at top.v(140): created implicit net for "hit_block_u" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at top.v(141): created implicit net for "hit_block_r" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at top.v(142): created implicit net for "hit_block_l" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 142
Warning (10236): Verilog HDL Implicit Net warning at top.v(146): created implicit net for "endgame_vidas" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at top.v(577): created implicit net for "hit_block11" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 577
Warning (10236): Verilog HDL Implicit Net warning at top.v(598): created implicit net for "hit_block12" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 598
Warning (10236): Verilog HDL Implicit Net warning at top.v(619): created implicit net for "hit_block13" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 619
Warning (10236): Verilog HDL Implicit Net warning at top.v(640): created implicit net for "hit_block14" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 640
Warning (10236): Verilog HDL Implicit Net warning at top.v(661): created implicit net for "hit_block15" File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 661
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(19): object "matrix" assigned a value but never read File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 19
Error (10673): SystemVerilog error at top.v(19): assignments to unpacked arrays must be aggregate expressions File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 19
Error (10257): Verilog HDL error at top.v(19): unsized constants are not allowed in concatenations File: /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v Line: 19
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings
    Error: Peak virtual memory: 1147 megabytes
    Error: Processing ended: Fri Jun  7 11:44:07 2024
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:13


