INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/ip/blk_mem_gen_0_4/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/design/Master_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/Slave_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slave_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module status_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module rptr_reg
INFO: [VRFC 10-311] analyzing module rbit_reg
INFO: [VRFC 10-311] analyzing module wptr_reg
INFO: [VRFC 10-311] analyzing module memory_array_reg
INFO: [VRFC 10-311] analyzing module status_signal_datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'overflow_set' is not allowed [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/new/datapath.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1483]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1484]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1485]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1796]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1885]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1886]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sources_1/imports/Final/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/akif/Projects/EHB326E/Final/VivadoProject/Final.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
