{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 07:39:40 2019 " "Info: Processing started: Sat Oct 19 07:39:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[0\] register hiDiv\[24\]~reg0 132.29 MHz 7.559 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.29 MHz between source register \"counter\[0\]\" and destination register \"hiDiv\[24\]~reg0\" (period= 7.559 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.365 ns + Longest register register " "Info: + Longest register to register delay is 7.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X25_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N3; Fanout = 2; REG Node = 'counter\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns counter~1 2 COMB LCCOMB_X25_Y16_N2 30 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y16_N2; Fanout = 30; COMB Node = 'counter~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.333 ns" { counter[0] counter~1 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.378 ns) 0.989 ns Mux0~24 3 COMB LCCOMB_X25_Y16_N20 1 " "Info: 3: + IC(0.278 ns) + CELL(0.378 ns) = 0.989 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 1; COMB Node = 'Mux0~24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.656 ns" { counter~1 Mux0~24 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 1.241 ns Mux0~28 4 COMB LCCOMB_X25_Y16_N12 2 " "Info: 4: + IC(0.199 ns) + CELL(0.053 ns) = 1.241 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'Mux0~28'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.252 ns" { Mux0~24 Mux0~28 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.378 ns) 2.152 ns Mux0~32DUPLICATE 5 COMB LCCOMB_X23_Y16_N14 5 " "Info: 5: + IC(0.533 ns) + CELL(0.378 ns) = 2.152 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 5; COMB Node = 'Mux0~32DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.911 ns" { Mux0~28 Mux0~32DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.309 ns) 2.681 ns Add2~6 6 COMB LCCOMB_X23_Y16_N18 2 " "Info: 6: + IC(0.220 ns) + CELL(0.309 ns) = 2.681 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux0~32DUPLICATE Add2~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.716 ns Add2~10 7 COMB LCCOMB_X23_Y16_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.716 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.751 ns Add2~14 8 COMB LCCOMB_X23_Y16_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.751 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.786 ns Add2~18 9 COMB LCCOMB_X23_Y16_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.786 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~14 Add2~18 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.821 ns Add2~22 10 COMB LCCOMB_X23_Y16_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.821 ns; Loc. = LCCOMB_X23_Y16_N26; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.856 ns Add2~26 11 COMB LCCOMB_X23_Y16_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.856 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 3.024 ns Add2~30 12 COMB LCCOMB_X23_Y16_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.168 ns) = 3.024 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.168 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.059 ns Add2~34 13 COMB LCCOMB_X23_Y15_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 3.059 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.094 ns Add2~38 14 COMB LCCOMB_X23_Y15_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 3.094 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.129 ns Add2~42 15 COMB LCCOMB_X23_Y15_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 3.129 ns; Loc. = LCCOMB_X23_Y15_N4; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.164 ns Add2~46 16 COMB LCCOMB_X23_Y15_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 3.164 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~42 Add2~46 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.199 ns Add2~50 17 COMB LCCOMB_X23_Y15_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.199 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 2; COMB Node = 'Add2~50'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~46 Add2~50 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.234 ns Add2~54 18 COMB LCCOMB_X23_Y15_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 3.234 ns; Loc. = LCCOMB_X23_Y15_N10; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~50 Add2~54 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.269 ns Add2~58 19 COMB LCCOMB_X23_Y15_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 3.269 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 2; COMB Node = 'Add2~58'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~54 Add2~58 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.393 ns Add2~62 20 COMB LCCOMB_X23_Y15_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.124 ns) = 3.393 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 2; COMB Node = 'Add2~62'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.124 ns" { Add2~58 Add2~62 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.428 ns Add2~66 21 COMB LCCOMB_X23_Y15_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 3.428 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 2; COMB Node = 'Add2~66'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~62 Add2~66 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.463 ns Add2~70 22 COMB LCCOMB_X23_Y15_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 3.463 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 2; COMB Node = 'Add2~70'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~66 Add2~70 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.498 ns Add2~74 23 COMB LCCOMB_X23_Y15_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 3.498 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 2; COMB Node = 'Add2~74'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~70 Add2~74 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.533 ns Add2~78 24 COMB LCCOMB_X23_Y15_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 3.533 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 2; COMB Node = 'Add2~78'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~74 Add2~78 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.568 ns Add2~82 25 COMB LCCOMB_X23_Y15_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 3.568 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 2; COMB Node = 'Add2~82'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~78 Add2~82 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.603 ns Add2~86 26 COMB LCCOMB_X23_Y15_N26 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 3.603 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 2; COMB Node = 'Add2~86'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~82 Add2~86 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.638 ns Add2~90 27 COMB LCCOMB_X23_Y15_N28 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 3.638 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 2; COMB Node = 'Add2~90'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~86 Add2~90 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 3.806 ns Add2~94 28 COMB LCCOMB_X23_Y15_N30 2 " "Info: 28: + IC(0.000 ns) + CELL(0.168 ns) = 3.806 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 2; COMB Node = 'Add2~94'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.168 ns" { Add2~90 Add2~94 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.841 ns Add2~98 29 COMB LCCOMB_X23_Y14_N0 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 3.841 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 2; COMB Node = 'Add2~98'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~94 Add2~98 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.876 ns Add2~102 30 COMB LCCOMB_X23_Y14_N2 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 3.876 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 2; COMB Node = 'Add2~102'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~98 Add2~102 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.911 ns Add2~106 31 COMB LCCOMB_X23_Y14_N4 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 3.911 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 2; COMB Node = 'Add2~106'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~102 Add2~106 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.946 ns Add2~110 32 COMB LCCOMB_X23_Y14_N6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 3.946 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 2; COMB Node = 'Add2~110'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~106 Add2~110 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.071 ns Add2~113 33 COMB LCCOMB_X23_Y14_N8 4 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 4.071 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 4; COMB Node = 'Add2~113'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~110 Add2~113 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.154 ns) 5.132 ns Equal3~6 34 COMB LCCOMB_X19_Y12_N22 1 " "Info: 34: + IC(0.907 ns) + CELL(0.154 ns) = 5.132 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'Equal3~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { Add2~113 Equal3~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.154 ns) 5.911 ns Equal3~9 35 COMB LCCOMB_X18_Y14_N22 2 " "Info: 35: + IC(0.625 ns) + CELL(0.154 ns) = 5.911 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 2; COMB Node = 'Equal3~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.779 ns" { Equal3~6 Equal3~9 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 6.284 ns always0~0DUPLICATE 36 COMB LCCOMB_X18_Y14_N10 21 " "Info: 36: + IC(0.219 ns) + CELL(0.154 ns) = 6.284 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 21; COMB Node = 'always0~0DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Equal3~9 always0~0DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.503 ns) 7.365 ns hiDiv\[24\]~reg0 37 REG LCFF_X19_Y12_N1 1 " "Info: 37: + IC(0.578 ns) + CELL(0.503 ns) = 7.365 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 1; REG Node = 'hiDiv\[24\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.081 ns" { always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.806 ns ( 51.68 % ) " "Info: Total cell delay = 3.806 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.559 ns ( 48.32 % ) " "Info: Total interconnect delay = 3.559 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.365 ns" { counter[0] counter~1 Mux0~24 Mux0~28 Mux0~32DUPLICATE Add2~6 Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~62 Add2~66 Add2~70 Add2~74 Add2~78 Add2~82 Add2~86 Add2~90 Add2~94 Add2~98 Add2~102 Add2~106 Add2~110 Add2~113 Equal3~6 Equal3~9 always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.365 ns" { counter[0] {} counter~1 {} Mux0~24 {} Mux0~28 {} Mux0~32DUPLICATE {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~62 {} Add2~66 {} Add2~70 {} Add2~74 {} Add2~78 {} Add2~82 {} Add2~86 {} Add2~90 {} Add2~94 {} Add2~98 {} Add2~102 {} Add2~106 {} Add2~110 {} Add2~113 {} Equal3~6 {} Equal3~9 {} always0~0DUPLICATE {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.278ns 0.199ns 0.533ns 0.220ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.907ns 0.625ns 0.219ns 0.578ns } { 0.000ns 0.333ns 0.378ns 0.053ns 0.378ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.154ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 234 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 234; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns hiDiv\[24\]~reg0 3 REG LCFF_X19_Y12_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 1; REG Node = 'hiDiv\[24\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 234 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 234; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns counter\[0\] 3 REG LCFF_X25_Y16_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X25_Y16_N3; Fanout = 2; REG Node = 'counter\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl counter[0] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.365 ns" { counter[0] counter~1 Mux0~24 Mux0~28 Mux0~32DUPLICATE Add2~6 Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~62 Add2~66 Add2~70 Add2~74 Add2~78 Add2~82 Add2~86 Add2~90 Add2~94 Add2~98 Add2~102 Add2~106 Add2~110 Add2~113 Equal3~6 Equal3~9 always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.365 ns" { counter[0] {} counter~1 {} Mux0~24 {} Mux0~28 {} Mux0~32DUPLICATE {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~62 {} Add2~66 {} Add2~70 {} Add2~74 {} Add2~78 {} Add2~82 {} Add2~86 {} Add2~90 {} Add2~94 {} Add2~98 {} Add2~102 {} Add2~106 {} Add2~110 {} Add2~113 {} Equal3~6 {} Equal3~9 {} always0~0DUPLICATE {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.278ns 0.199ns 0.533ns 0.220ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.907ns 0.625ns 0.219ns 0.578ns } { 0.000ns 0.333ns 0.378ns 0.053ns 0.378ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.154ns 0.154ns 0.503ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl counter[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hiDiv\[24\]~reg0 b\[15\] clk 13.094 ns register " "Info: tsu for register \"hiDiv\[24\]~reg0\" (data pin = \"b\[15\]\", clock pin = \"clk\") is 13.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.473 ns + Longest pin register " "Info: + Longest pin to register delay is 15.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns b\[15\] 1 PIN PIN_R6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R6; Fanout = 4; PIN Node = 'b\[15\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[15] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.778 ns) + CELL(0.378 ns) 5.956 ns Equal0~3 2 COMB LCCOMB_X21_Y16_N6 1 " "Info: 2: + IC(4.778 ns) + CELL(0.378 ns) = 5.956 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.156 ns" { b[15] Equal0~3 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.053 ns) 7.256 ns Equal0~6 3 COMB LCCOMB_X17_Y13_N14 10 " "Info: 3: + IC(1.247 ns) + CELL(0.053 ns) = 7.256 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 10; COMB Node = 'Equal0~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { Equal0~3 Equal0~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.225 ns) 8.519 ns counter~3 4 COMB LCCOMB_X26_Y16_N24 11 " "Info: 4: + IC(1.038 ns) + CELL(0.225 ns) = 8.519 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 11; COMB Node = 'counter~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.263 ns" { Equal0~6 counter~3 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.053 ns) 9.097 ns Mux0~24 5 COMB LCCOMB_X25_Y16_N20 1 " "Info: 5: + IC(0.525 ns) + CELL(0.053 ns) = 9.097 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 1; COMB Node = 'Mux0~24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { counter~3 Mux0~24 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 9.349 ns Mux0~28 6 COMB LCCOMB_X25_Y16_N12 2 " "Info: 6: + IC(0.199 ns) + CELL(0.053 ns) = 9.349 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'Mux0~28'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.252 ns" { Mux0~24 Mux0~28 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.378 ns) 10.260 ns Mux0~32DUPLICATE 7 COMB LCCOMB_X23_Y16_N14 5 " "Info: 7: + IC(0.533 ns) + CELL(0.378 ns) = 10.260 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 5; COMB Node = 'Mux0~32DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.911 ns" { Mux0~28 Mux0~32DUPLICATE } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.309 ns) 10.789 ns Add2~6 8 COMB LCCOMB_X23_Y16_N18 2 " "Info: 8: + IC(0.220 ns) + CELL(0.309 ns) = 10.789 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux0~32DUPLICATE Add2~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.824 ns Add2~10 9 COMB LCCOMB_X23_Y16_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.824 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.859 ns Add2~14 10 COMB LCCOMB_X23_Y16_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.859 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.894 ns Add2~18 11 COMB LCCOMB_X23_Y16_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.894 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~14 Add2~18 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.929 ns Add2~22 12 COMB LCCOMB_X23_Y16_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.929 ns; Loc. = LCCOMB_X23_Y16_N26; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.964 ns Add2~26 13 COMB LCCOMB_X23_Y16_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.964 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 11.132 ns Add2~30 14 COMB LCCOMB_X23_Y16_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.168 ns) = 11.132 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.168 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.167 ns Add2~34 15 COMB LCCOMB_X23_Y15_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 11.167 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.202 ns Add2~38 16 COMB LCCOMB_X23_Y15_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 11.202 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.237 ns Add2~42 17 COMB LCCOMB_X23_Y15_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 11.237 ns; Loc. = LCCOMB_X23_Y15_N4; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.272 ns Add2~46 18 COMB LCCOMB_X23_Y15_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 11.272 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~42 Add2~46 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.307 ns Add2~50 19 COMB LCCOMB_X23_Y15_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 11.307 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 2; COMB Node = 'Add2~50'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~46 Add2~50 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.342 ns Add2~54 20 COMB LCCOMB_X23_Y15_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 11.342 ns; Loc. = LCCOMB_X23_Y15_N10; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~50 Add2~54 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.377 ns Add2~58 21 COMB LCCOMB_X23_Y15_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 11.377 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 2; COMB Node = 'Add2~58'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~54 Add2~58 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 11.501 ns Add2~62 22 COMB LCCOMB_X23_Y15_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.124 ns) = 11.501 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 2; COMB Node = 'Add2~62'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.124 ns" { Add2~58 Add2~62 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.536 ns Add2~66 23 COMB LCCOMB_X23_Y15_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 11.536 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 2; COMB Node = 'Add2~66'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~62 Add2~66 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.571 ns Add2~70 24 COMB LCCOMB_X23_Y15_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 11.571 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 2; COMB Node = 'Add2~70'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~66 Add2~70 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.606 ns Add2~74 25 COMB LCCOMB_X23_Y15_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 11.606 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 2; COMB Node = 'Add2~74'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~70 Add2~74 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.641 ns Add2~78 26 COMB LCCOMB_X23_Y15_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 11.641 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 2; COMB Node = 'Add2~78'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~74 Add2~78 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.676 ns Add2~82 27 COMB LCCOMB_X23_Y15_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 11.676 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 2; COMB Node = 'Add2~82'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~78 Add2~82 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.711 ns Add2~86 28 COMB LCCOMB_X23_Y15_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 11.711 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 2; COMB Node = 'Add2~86'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~82 Add2~86 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.746 ns Add2~90 29 COMB LCCOMB_X23_Y15_N28 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 11.746 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 2; COMB Node = 'Add2~90'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~86 Add2~90 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 11.914 ns Add2~94 30 COMB LCCOMB_X23_Y15_N30 2 " "Info: 30: + IC(0.000 ns) + CELL(0.168 ns) = 11.914 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 2; COMB Node = 'Add2~94'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.168 ns" { Add2~90 Add2~94 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.949 ns Add2~98 31 COMB LCCOMB_X23_Y14_N0 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 11.949 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 2; COMB Node = 'Add2~98'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~94 Add2~98 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.984 ns Add2~102 32 COMB LCCOMB_X23_Y14_N2 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 11.984 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 2; COMB Node = 'Add2~102'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~98 Add2~102 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.019 ns Add2~106 33 COMB LCCOMB_X23_Y14_N4 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 12.019 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 2; COMB Node = 'Add2~106'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~102 Add2~106 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.054 ns Add2~110 34 COMB LCCOMB_X23_Y14_N6 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 12.054 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 2; COMB Node = 'Add2~110'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~106 Add2~110 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.179 ns Add2~113 35 COMB LCCOMB_X23_Y14_N8 4 " "Info: 35: + IC(0.000 ns) + CELL(0.125 ns) = 12.179 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 4; COMB Node = 'Add2~113'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~110 Add2~113 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.154 ns) 13.240 ns Equal3~6 36 COMB LCCOMB_X19_Y12_N22 1 " "Info: 36: + IC(0.907 ns) + CELL(0.154 ns) = 13.240 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'Equal3~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { Add2~113 Equal3~6 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.154 ns) 14.019 ns Equal3~9 37 COMB LCCOMB_X18_Y14_N22 2 " "Info: 37: + IC(0.625 ns) + CELL(0.154 ns) = 14.019 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 2; COMB Node = 'Equal3~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.779 ns" { Equal3~6 Equal3~9 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 14.392 ns always0~0DUPLICATE 38 COMB LCCOMB_X18_Y14_N10 21 " "Info: 38: + IC(0.219 ns) + CELL(0.154 ns) = 14.392 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 21; COMB Node = 'always0~0DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Equal3~9 always0~0DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.503 ns) 15.473 ns hiDiv\[24\]~reg0 39 REG LCFF_X19_Y12_N1 1 " "Info: 39: + IC(0.578 ns) + CELL(0.503 ns) = 15.473 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 1; REG Node = 'hiDiv\[24\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.081 ns" { always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.604 ns ( 29.76 % ) " "Info: Total cell delay = 4.604 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.869 ns ( 70.24 % ) " "Info: Total interconnect delay = 10.869 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.473 ns" { b[15] Equal0~3 Equal0~6 counter~3 Mux0~24 Mux0~28 Mux0~32DUPLICATE Add2~6 Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~62 Add2~66 Add2~70 Add2~74 Add2~78 Add2~82 Add2~86 Add2~90 Add2~94 Add2~98 Add2~102 Add2~106 Add2~110 Add2~113 Equal3~6 Equal3~9 always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.473 ns" { b[15] {} b[15]~combout {} Equal0~3 {} Equal0~6 {} counter~3 {} Mux0~24 {} Mux0~28 {} Mux0~32DUPLICATE {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~62 {} Add2~66 {} Add2~70 {} Add2~74 {} Add2~78 {} Add2~82 {} Add2~86 {} Add2~90 {} Add2~94 {} Add2~98 {} Add2~102 {} Add2~106 {} Add2~110 {} Add2~113 {} Equal3~6 {} Equal3~9 {} always0~0DUPLICATE {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 4.778ns 1.247ns 1.038ns 0.525ns 0.199ns 0.533ns 0.220ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.907ns 0.625ns 0.219ns 0.578ns } { 0.000ns 0.800ns 0.378ns 0.053ns 0.225ns 0.053ns 0.053ns 0.378ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.154ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 234 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 234; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns hiDiv\[24\]~reg0 3 REG LCFF_X19_Y12_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 1; REG Node = 'hiDiv\[24\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "15.473 ns" { b[15] Equal0~3 Equal0~6 counter~3 Mux0~24 Mux0~28 Mux0~32DUPLICATE Add2~6 Add2~10 Add2~14 Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~62 Add2~66 Add2~70 Add2~74 Add2~78 Add2~82 Add2~86 Add2~90 Add2~94 Add2~98 Add2~102 Add2~106 Add2~110 Add2~113 Equal3~6 Equal3~9 always0~0DUPLICATE hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "15.473 ns" { b[15] {} b[15]~combout {} Equal0~3 {} Equal0~6 {} counter~3 {} Mux0~24 {} Mux0~28 {} Mux0~32DUPLICATE {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~62 {} Add2~66 {} Add2~70 {} Add2~74 {} Add2~78 {} Add2~82 {} Add2~86 {} Add2~90 {} Add2~94 {} Add2~98 {} Add2~102 {} Add2~106 {} Add2~110 {} Add2~113 {} Equal3~6 {} Equal3~9 {} always0~0DUPLICATE {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 4.778ns 1.247ns 1.038ns 0.525ns 0.199ns 0.533ns 0.220ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.907ns 0.625ns 0.219ns 0.578ns } { 0.000ns 0.800ns 0.378ns 0.053ns 0.225ns 0.053ns 0.053ns 0.378ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.154ns 0.154ns 0.154ns 0.503ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl hiDiv[24]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[24]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hiDiv\[7\] hiDiv\[7\]~reg0 7.089 ns register " "Info: tco from clock \"clk\" to destination pin \"hiDiv\[7\]\" through register \"hiDiv\[7\]~reg0\" is 7.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 234 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 234; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns hiDiv\[7\]~reg0 3 REG LCFF_X19_Y14_N15 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 1; REG Node = 'hiDiv\[7\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl hiDiv[7]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl hiDiv[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[7]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns + Longest register pin " "Info: + Longest register to pin delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hiDiv\[7\]~reg0 1 REG LCFF_X19_Y14_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N15; Fanout = 1; REG Node = 'hiDiv\[7\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hiDiv[7]~reg0 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(2.154 ns) 4.528 ns hiDiv\[7\] 2 PIN PIN_E2 0 " "Info: 2: + IC(2.374 ns) + CELL(2.154 ns) = 4.528 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'hiDiv\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.528 ns" { hiDiv[7]~reg0 hiDiv[7] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 47.57 % ) " "Info: Total cell delay = 2.154 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.374 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.374 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.528 ns" { hiDiv[7]~reg0 hiDiv[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.528 ns" { hiDiv[7]~reg0 {} hiDiv[7] {} } { 0.000ns 2.374ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl hiDiv[7]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} hiDiv[7]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.528 ns" { hiDiv[7]~reg0 hiDiv[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.528 ns" { hiDiv[7]~reg0 {} hiDiv[7] {} } { 0.000ns 2.374ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "quotient\[28\] divControl clk -0.712 ns register " "Info: th for register \"quotient\[28\]\" (data pin = \"divControl\", clock pin = \"clk\") is -0.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 234 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 234; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns quotient\[28\] 3 REG LCFF_X21_Y15_N17 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 3; REG Node = 'quotient\[28\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl quotient[28] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl quotient[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} quotient[28] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.337 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns divControl 1 PIN PIN_M2 211 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 211; PIN Node = 'divControl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divControl } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.225 ns) 2.551 ns quotient~53 2 COMB LCCOMB_X21_Y15_N12 1 " "Info: 2: + IC(1.462 ns) + CELL(0.225 ns) = 2.551 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 1; COMB Node = 'quotient~53'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.687 ns" { divControl quotient~53 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 3.182 ns quotient~54 3 COMB LCCOMB_X21_Y15_N16 3 " "Info: 3: + IC(0.265 ns) + CELL(0.366 ns) = 3.182 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 3; COMB Node = 'quotient~54'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.631 ns" { quotient~53 quotient~54 } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.337 ns quotient\[28\] 4 REG LCFF_X21_Y15_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.337 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 3; REG Node = 'quotient\[28\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { quotient~54 quotient[28] } "NODE_NAME" } } { "div.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/div.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 48.25 % ) " "Info: Total cell delay = 1.610 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.727 ns ( 51.75 % ) " "Info: Total interconnect delay = 1.727 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.337 ns" { divControl quotient~53 quotient~54 quotient[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.337 ns" { divControl {} divControl~combout {} quotient~53 {} quotient~54 {} quotient[28] {} } { 0.000ns 0.000ns 1.462ns 0.265ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl quotient[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} quotient[28] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.337 ns" { divControl quotient~53 quotient~54 quotient[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.337 ns" { divControl {} divControl~combout {} quotient~53 {} quotient~54 {} quotient[28] {} } { 0.000ns 0.000ns 1.462ns 0.265ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4379 " "Info: Peak virtual memory: 4379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 07:39:41 2019 " "Info: Processing ended: Sat Oct 19 07:39:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
