{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573476256297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573476256298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:44:16 2019 " "Processing started: Mon Nov 11 13:44:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573476256298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573476256298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573476256298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573476256745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/vhdlcourse/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /temp/vhdlcourse/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573476257257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "MUX_2_1.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257261 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX_2_1.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573476257261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573476257265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "DFF_1.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257269 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573476257269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573476257269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProgramCounterTopLevel " "Elaborating entity \"ProgramCounterTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573476257310 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_PC ProgramCounterTopLevel.vhd(11) " "VHDL Signal Declaration warning at ProgramCounterTopLevel.vhd(11): used implicit default value for signal \"o_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProgramCounterTopLevel.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573476257312 "|ProgramCounterTopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNT_CMUX_BitFF ProgramCounterTopLevel.vhd(19) " "Verilog HDL or VHDL warning at ProgramCounterTopLevel.vhd(19): object \"COUNT_CMUX_BitFF\" assigned a value but never read" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573476257312 "|ProgramCounterTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 MUX_2_1:CMUX1 " "Elaborating entity \"MUX_2_1\" for hierarchy \"MUX_2_1:CMUX1\"" {  } { { "ProgramCounterTopLevel.vhd" "CMUX1" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573476257339 ""}
{ "Error" "EMSG_PDB_CORRUPT_DATABASE" "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/db/ProgramCounter_8Bits.(2).cnf.cdb Unexpected EOF " "Database file C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/db/ProgramCounter_8Bits.(2).cnf.cdb corrupted. Database error: Unexpected EOF" {  } {  } 0 114007 "Database file %1!s! corrupted. Database error: %2!s!" 0 0 "Quartus II" 0 -1 1573476257800 ""}
{ "Error" "EMSG_PDB_CORRUPT_DATABASE" "C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/db/ProgramCounter_8Bits.(2).cnf.cdb Unexpected EOF " "Database file C:/temp/VHDLcourse/VHDLcourse/Lectures/ProgramCounterLAB/db/ProgramCounter_8Bits.(2).cnf.cdb corrupted. Database error: Unexpected EOF" {  } {  } 0 114007 "Database file %1!s! corrupted. Database error: %2!s!" 0 0 "Quartus II" 0 -1 1573476257804 ""}
