#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Apr 17 00:21:29 2024
# Process ID: 14300
# Current directory: L:/Documents/Xilinx/Vivado/Comparator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36896 L:\Documents\Xilinx\Vivado\Comparator\Comparator.xpr
# Log file: L:/Documents/Xilinx/Vivado/Comparator/vivado.log
# Journal file: L:/Documents/Xilinx/Vivado/Comparator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/Documents/Xilinx/Vivado/Comparator/Comparator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sim_1/new/Comparator_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim/xsim.dir/Comparator_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 00:25:16 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 902.902 ; gain = 36.590
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
launch_runs synth_1 -jobs 8
[Wed Apr 17 00:27:38 2024] Launched synth_1...
Run output will be captured here: L:/Documents/Xilinx/Vivado/Comparator/Comparator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 17 00:27:55 2024] Launched impl_1...
Run output will be captured here: L:/Documents/Xilinx/Vivado/Comparator/Comparator.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1214.137 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1214.137 ; gain = 0.137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.176 ; gain = 384.785
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Comparator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Comparator' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:27]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_3' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (1#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:27]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_2' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:50]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_1' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (2#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.203 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.914 ; gain = 108.711
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
write_schematic -format pdf -orientation portrait -force C:/Users/Asus/Documents/schematic.pdf
C:/Users/Asus/Documents/schematic.pdf
set_property top Comparator_Latch [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1873.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (1#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.523 ; gain = 38.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.523 ; gain = 38.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.523 ; gain = 38.609
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.992 ; gain = 51.078
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Apr 17 01:32:34 2024] Launched synth_1...
Run output will be captured here: L:/Documents/Xilinx/Vivado/Comparator/Comparator.runs/synth_1/runme.log
[Wed Apr 17 01:32:34 2024] Launched impl_1...
Run output will be captured here: L:/Documents/Xilinx/Vivado/Comparator/Comparator.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1924.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1924.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_Latch
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1924.992 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_bp {L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd} 30
remove_bps -file {L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd} -line 30
add_bp {L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd} 31
remove_bps -file {L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd} -line 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_Latch
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_Latch
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1924.992 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Comparator_Latch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.594 ; gain = 0.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (1#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.504 ; gain = 38.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.504 ; gain = 38.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.504 ; gain = 38.512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2077.484 ; gain = 152.492
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_design impl_1
current_design rtl_1
set_property top Comparator [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Comparator' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:27]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_3' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (1#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_2' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:55]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_1' of component 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (2#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2106.270 ; gain = 28.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2106.270 ; gain = 28.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2106.270 ; gain = 28.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.402 ; gain = 61.918
set_property top Comparator_Latch [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2139.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (1#1) [L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2191.660 ; gain = 52.258
update_compile_order -fileset sources_1
set_property top Comparator [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Vivado/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Vivado/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.660 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 02:33:20 2024...
