// Seed: 1679038304
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    output wor id_8,
    output tri id_9,
    output tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri id_18
);
  assign id_6 = 1;
  wire id_20;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    output wand  id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
