# ALU-Design-in-Verilog
This project implements an 8-bit Arithmetic Logic Unit (ALU) in Verilog supporting arithmetic, logical, and shift operations. It includes a testbench and ModelSim simulation for functional verification.
