<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1303' type='const llvm::MDNode * llvm::MemSDNode::getRanges() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1302'>/// Returns the Ranges that describes the dereference.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1721' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_MLOADEPNS_16MaskedLoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1746' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_MLOADEPNS_16MaskedLoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1810' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_MGATHEREPNS_18MaskedGatherSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2498' u='c' c='_ZN4llvm16DAGTypeLegalizer18SplitVecOp_MGATHEREPNS_18MaskedGatherSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2563' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2590' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2648' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecOp_MSCATTEREPNS_19MaskedScatterSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3150' u='c' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7777' u='c' c='_ZNK4llvm17PPCTargetLowering19canReuseLoadAddressENS_7SDValueENS_3EVTERNS0_13ReuseLoadInfoERNS_12SelectionDAGENS_3ISD11LoadExtTypeE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='949' u='c' c='_ZNK4llvm19XCoreTargetLowering16LowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE'/>
