3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
46	 verilog/TinyFPGA_B.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
46	 verilog/TinyFPGA_B.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
48	 verilog/tli4970.v
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
47	 vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
3	 /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v
