// Seed: 4192260229
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge id_3) id_4[-1])
  else $clog2(66);
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  always @(posedge -1) begin : LABEL_0
    id_1 = id_2;
  end
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output supply0 id_1;
  assign id_7[id_5] = 1 - -1;
  assign id_2[1==""] = 1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
