User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/ReadLatency/SRAM/128KB/128KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 11900 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 64 x 32 x 16
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 4 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 333.572um x 65.5681um = 55972.7um^2
 |--- Mat Area      = 5.21206um x 2.049um = 10.6795um^2   (338.779%)
 |--- Subarray Area = 2.25828um x 1.0245um = 2.31361um^2   (390.947%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 132.38%
Timing:
 -  Read Latency = 75.8203ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 14.6668ps
 |--- Mat Latency    = 60.9823ps
    |--- Predecoder Latency = 18.9293ps
    |--- Subarray Latency   = 42.053ps
       |--- Row Decoder Latency = 21.1369ps
       |--- Bitline Latency     = 8.82395ps,0ps,0ps
       |--- Senseamp Latency    = 3.75908ps
       |--- Mux Latency         = 8.33308ps
       |--- Precharge Latency   = 12.2247ps
       |--- Read Pulse   = 0ps
 - Write Latency = 68.4013ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 7.3334ps
 |--- Mat Latency    = 60.9823ps
    |--- Predecoder Latency = 18.9293ps
    |--- Subarray Latency   = 42.053ps
       |--- Row Decoder Latency = 21.1369ps
       |--- Charge Latency      = 2.31631ps
 - Read Bandwidth  = 482.788GB/s
 - Write Bandwidth = 380.472GB/s
Power:
 -  Read Dynamic Energy = 237.743pJ
 |--- TSV Dynamic Energy    = 231.121pJ
 |--- H-Tree Dynamic Energy = 6.00632pJ
 |--- Mat Dynamic Energy    = 0.0192513pJ per mat
    |--- Predecoder Dynamic Energy = 0.00116716pJ
    |--- Subarray Dynamic Energy   = 0.00452103pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000389812pJ
       |--- Mux Decoder Dynamic Energy = 0.000945582pJ
       |--- Senseamp Dynamic Energy    = 0.00137056pJ
       |--- Mux Dynamic Energy         = 8.88527e-05pJ
       |--- Precharge Dynamic Energy   = 0.00157213pJ
 - Write Dynamic Energy = 237.352pJ
 |--- TSV Dynamic Energy    = 231.121pJ
 |--- H-Tree Dynamic Energy = 6.00632pJ
 |--- Mat Dynamic Energy    = 0.00701824pJ per mat
    |--- Predecoder Dynamic Energy = 0.00116716pJ
    |--- Subarray Dynamic Energy   = 0.00146277pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000389812pJ
       |--- Mux Decoder Dynamic Energy = 0.000945582pJ
       |--- Mux Dynamic Energy         = 8.88527e-05pJ
 - Leakage Power = 37.067uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.1312nW per mat

Finished!
