{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 21:32:37 2011 " "Info: Processing started: Sun Jan 30 21:32:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_m.v(37) " "Warning (10268): Verilog HDL information at input_m.v(37): Always Construct contains both blocking and non-blocking assignments" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Info: Found entity 1: InPort" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_m.v(37) " "Warning (10268): Verilog HDL information at output_m.v(37): Always Construct contains both blocking and non-blocking assignments" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Info: Found entity 1: OutPort" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NoCSimp3_m_inout.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file NoCSimp3_m_inout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_m_inout " "Info: Found entity 1: NoCSimp3_m_inout" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "NoCSimp3_m_inout " "Info: Elaborating entity \"NoCSimp3_m_inout\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Warning: Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.v" "" { Text "c:/data/training/NoCSimp_stat/fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst " "Info: Elaborating entity \"fifo\" for hierarchy \"fifo:inst\"" {  } { { "NoCSimp3_m_inout.bdf" "inst" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -288 376 536 -144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo c:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf " "Warning: Entity \"scfifo\" obtained from \"c:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/scfifo.tdf 1 1 " "Warning: Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "c:/data/training/NoCSimp_stat/fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2n71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_2n71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2n71 " "Info: Found entity 1: scfifo_2n71" {  } { { "db/scfifo_2n71.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/scfifo_2n71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2n71 fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated " "Info: Elaborating entity \"scfifo_2n71\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/data/training/NoCSimp_stat/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dt71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_dt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dt71 " "Info: Found entity 1: a_dpfifo_dt71" {  } { { "db/a_dpfifo_dt71.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/a_dpfifo_dt71.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dt71 fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo " "Info: Elaborating entity \"a_dpfifo_dt71\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\"" {  } { { "db/scfifo_2n71.tdf" "dpfifo" { Text "c:/data/training/NoCSimp_stat/db/scfifo_2n71.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1mf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1mf1 " "Info: Found entity 1: altsyncram_1mf1" {  } { { "db/altsyncram_1mf1.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/altsyncram_1mf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1mf1 fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|altsyncram_1mf1:FIFOram " "Info: Elaborating entity \"altsyncram_1mf1\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|altsyncram_1mf1:FIFOram\"" {  } { { "db/a_dpfifo_dt71.tdf" "FIFOram" { Text "c:/data/training/NoCSimp_stat/db/a_dpfifo_dt71.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Info: Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/cntr_djb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_djb:rd_ptr_msb " "Info: Elaborating entity \"cntr_djb\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_djb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_dt71.tdf" "rd_ptr_msb" { Text "c:/data/training/NoCSimp_stat/db/a_dpfifo_dt71.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qj7 " "Info: Found entity 1: cntr_qj7" {  } { { "db/cntr_qj7.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/cntr_qj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qj7 fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_qj7:usedw_counter " "Info: Elaborating entity \"cntr_qj7\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_qj7:usedw_counter\"" {  } { { "db/a_dpfifo_dt71.tdf" "usedw_counter" { Text "c:/data/training/NoCSimp_stat/db/a_dpfifo_dt71.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ejb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejb " "Info: Found entity 1: cntr_ejb" {  } { { "db/cntr_ejb.tdf" "" { Text "c:/data/training/NoCSimp_stat/db/cntr_ejb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ejb fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_ejb:wr_ptr " "Info: Elaborating entity \"cntr_ejb\" for hierarchy \"fifo:inst\|scfifo:scfifo_component\|scfifo_2n71:auto_generated\|a_dpfifo_dt71:dpfifo\|cntr_ejb:wr_ptr\"" {  } { { "db/a_dpfifo_dt71.tdf" "wr_ptr" { Text "c:/data/training/NoCSimp_stat/db/a_dpfifo_dt71.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort InPort:inst1 " "Info: Elaborating entity \"InPort\" for hierarchy \"InPort:inst1\"" {  } { { "NoCSimp3_m_inout.bdf" "inst1" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -360 -120 216 -104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 input_m.v(57) " "Warning (10230): Verilog HDL assignment warning at input_m.v(57): truncated value with size 32 to match size of target (3)" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPort OutPort:inst2 " "Info: Elaborating entity \"OutPort\" for hierarchy \"OutPort:inst2\"" {  } { { "NoCSimp3_m_inout.bdf" "inst2" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -368 888 1240 -144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port output_m.v(30) " "Warning (10036): Verilog HDL or VHDL warning at output_m.v(30): object \"port\" assigned a value but never read" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutE\[1\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutE\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutE\[1\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutE\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutL\[3\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutL\[3\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutL\[1\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutL\[1\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutL\[0\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutL\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutL\[0\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutL\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutN\[3\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutN\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutN\[3\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutN\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutN\[1\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutN\[1\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutN\[0\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutN\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutN\[0\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutN\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutS\[3\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutS\[3\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutS\[2\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutS\[2\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutS\[1\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutS\[1\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutS\[0\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutS\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutS\[0\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutS\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutW\[1\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutW\[1\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutW\[0\] data_in GND " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutW\[0\]\" with stuck data_in port to stuck value GND" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "OutPort:inst2\|dataOutL\[2\] High " "Info: Power-up level of register \"OutPort:inst2\|dataOutL\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OutPort:inst2\|dataOutL\[2\] data_in VCC " "Warning (14130): Reduced register \"OutPort:inst2\|dataOutL\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|NoCSimp3_m_inout\|OutPort:inst2\|step 3 " "Info: State machine \"\|NoCSimp3_m_inout\|OutPort:inst2\|step\" contains 3 states" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|NoCSimp3_m_inout\|OutPort:inst2\|step " "Info: Selected Auto state machine encoding method for state machine \"\|NoCSimp3_m_inout\|OutPort:inst2\|step\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|NoCSimp3_m_inout\|OutPort:inst2\|step " "Info: Encoding result for state machine \"\|NoCSimp3_m_inout\|OutPort:inst2\|step\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "OutPort:inst2\|step.00 " "Info: Encoded state bit \"OutPort:inst2\|step.00\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "OutPort:inst2\|step.10 " "Info: Encoded state bit \"OutPort:inst2\|step.10\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "OutPort:inst2\|step.01 " "Info: Encoded state bit \"OutPort:inst2\|step.01\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|NoCSimp3_m_inout\|OutPort:inst2\|step.00 000 " "Info: State \"\|NoCSimp3_m_inout\|OutPort:inst2\|step.00\" uses code string \"000\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|NoCSimp3_m_inout\|OutPort:inst2\|step.01 101 " "Info: State \"\|NoCSimp3_m_inout\|OutPort:inst2\|step.01\" uses code string \"101\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|NoCSimp3_m_inout\|OutPort:inst2\|step.10 110 " "Info: State \"\|NoCSimp3_m_inout\|OutPort:inst2\|step.10\" uses code string \"110\"" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 29 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutE\[1\] VCC " "Warning (13410): Pin \"dataOutE\[1\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -344 1344 1520 -328 "dataOutE\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[3\] GND " "Warning (13410): Pin \"dataOutL\[3\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -280 1344 1520 -264 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[2\] VCC " "Warning (13410): Pin \"dataOutL\[2\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -280 1344 1520 -264 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[1\] GND " "Warning (13410): Pin \"dataOutL\[1\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -280 1344 1520 -264 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutL\[0\] VCC " "Warning (13410): Pin \"dataOutL\[0\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -280 1344 1520 -264 "dataOutL\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutN\[3\] VCC " "Warning (13410): Pin \"dataOutN\[3\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -296 1344 1520 -280 "dataOutN\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutN\[1\] GND " "Warning (13410): Pin \"dataOutN\[1\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -296 1344 1520 -280 "dataOutN\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutN\[0\] VCC " "Warning (13410): Pin \"dataOutN\[0\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -296 1344 1520 -280 "dataOutN\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutS\[3\] GND " "Warning (13410): Pin \"dataOutS\[3\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -312 1344 1520 -296 "dataOutS\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutS\[2\] GND " "Warning (13410): Pin \"dataOutS\[2\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -312 1344 1520 -296 "dataOutS\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutS\[1\] GND " "Warning (13410): Pin \"dataOutS\[1\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -312 1344 1520 -296 "dataOutS\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutS\[0\] VCC " "Warning (13410): Pin \"dataOutS\[0\]\" stuck at VCC" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -312 1344 1520 -296 "dataOutS\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutW\[1\] GND " "Warning (13410): Pin \"dataOutW\[1\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -328 1344 1520 -312 "dataOutW\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "dataOutW\[0\] GND " "Warning (13410): Pin \"dataOutW\[0\]\" stuck at GND" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -328 1344 1520 -312 "dataOutW\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "c:/data/training/NoCSimp_stat/rev5.map.smsg " "Info: Generated suppressed messages file c:/data/training/NoCSimp_stat/rev5.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "851 " "Info: Implemented 851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "158 " "Info: Implemented 158 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "273 " "Info: Implemented 273 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Info: Implemented 383 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Info: Implemented 37 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 21:32:44 2011 " "Info: Processing ended: Sun Jan 30 21:32:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
