# [doc = "Register `MMIS` reader"] pub struct R (crate :: R < MMIS_SPEC >) ; impl core :: ops :: Deref for R { type Target = crate :: R < MMIS_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl From < crate :: R < MMIS_SPEC > > for R { # [inline (always)] fn from (reader : crate :: R < MMIS_SPEC >) -> Self { R (reader) } } # [doc = "Register `MMIS` writer"] pub struct W (crate :: W < MMIS_SPEC >) ; impl core :: ops :: Deref for W { type Target = crate :: W < MMIS_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl core :: ops :: DerefMut for W { # [inline (always)] fn deref_mut (& mut self) -> & mut Self :: Target { & mut self . 0 } } impl From < crate :: W < MMIS_SPEC > > for W { # [inline (always)] fn from (writer : crate :: W < MMIS_SPEC >) -> Self { W (writer) } } # [doc = "Field `I2C_MMIS_MIS` reader - Masked Interrupt Status"] pub type I2C_MMIS_MIS_R = crate :: BitReader < bool > ; # [doc = "Field `I2C_MMIS_MIS` writer - Masked Interrupt Status"] pub type I2C_MMIS_MIS_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , MMIS_SPEC , bool , O > ; # [doc = "Field `I2C_MMIS_CLKMIS` reader - Clock Timeout Masked Interrupt Status"] pub type I2C_MMIS_CLKMIS_R = crate :: BitReader < bool > ; # [doc = "Field `I2C_MMIS_CLKMIS` writer - Clock Timeout Masked Interrupt Status"] pub type I2C_MMIS_CLKMIS_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , MMIS_SPEC , bool , O > ; impl R { # [doc = "Bit 0 - Masked Interrupt Status"] # [inline (always)] pub fn i2c_mmis_mis (& self) -> I2C_MMIS_MIS_R { I2C_MMIS_MIS_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Clock Timeout Masked Interrupt Status"] # [inline (always)] pub fn i2c_mmis_clkmis (& self) -> I2C_MMIS_CLKMIS_R { I2C_MMIS_CLKMIS_R :: new (((self . bits >> 1) & 1) != 0) } } impl W { # [doc = "Bit 0 - Masked Interrupt Status"] # [inline (always)] # [must_use] pub fn i2c_mmis_mis (& mut self) -> I2C_MMIS_MIS_W < 0 > { I2C_MMIS_MIS_W :: new (self) } # [doc = "Bit 1 - Clock Timeout Masked Interrupt Status"] # [inline (always)] # [must_use] pub fn i2c_mmis_clkmis (& mut self) -> I2C_MMIS_CLKMIS_W < 1 > { I2C_MMIS_CLKMIS_W :: new (self) } # [doc = "Writes raw bits to the register."] # [inline (always)] pub unsafe fn bits (& mut self , bits : u32) -> & mut Self { self . 0 . bits (bits) ; self } } # [doc = "I2C Master Masked Interrupt Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mmis](index.html) module"] pub struct MMIS_SPEC ; impl crate :: RegisterSpec for MMIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [mmis::R](R) reader structure"] impl crate :: Readable for MMIS_SPEC { type Reader = R ; } # [doc = "`write(|w| ..)` method takes [mmis::W](W) writer structure"] impl crate :: Writable for MMIS_SPEC { type Writer = W ; const ZERO_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; } # [doc = "`reset()` method sets MMIS to value 0"] impl crate :: Resettable for MMIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }