
---------- Begin Simulation Statistics ----------
final_tick                               2438552084500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703460                       # Number of bytes of host memory used
host_op_rate                                    57041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45694.37                       # Real time elapsed on the host
host_tick_rate                               53366581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2598835023                       # Number of instructions simulated
sim_ops                                    2606443953                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.438552                       # Number of seconds simulated
sim_ticks                                2438552084500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.214684                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              320021278                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           375547103                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20979853                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        500066705                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52645190                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       52982074                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          336884                       # Number of indirect misses.
system.cpu0.branchPred.lookups              643201118                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4029999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14082475                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581675887                       # Number of branches committed
system.cpu0.commit.bw_lim_events             77172965                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      284929351                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2378906594                       # Number of instructions committed
system.cpu0.commit.committedOps            2382713758                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4121008686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.578187                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.382932                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3009596768     73.03%     73.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    652433172     15.83%     88.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    161879407      3.93%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135818367      3.30%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     56008514      1.36%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16156016      0.39%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6735524      0.16%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5207953      0.13%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     77172965      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4121008686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48945487                       # Number of function calls committed.
system.cpu0.commit.int_insts               2305846874                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725860999                       # Number of loads committed
system.cpu0.commit.membars                    7608902                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608908      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329748970     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729662857     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290424598     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2382713758                       # Class of committed instruction
system.cpu0.commit.refs                    1020087483                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2378906594                       # Number of Instructions Simulated
system.cpu0.committedOps                   2382713758                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.048213                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.048213                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            742790117                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6907865                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314160971                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2698802330                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1500977387                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1893207524                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14112896                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25860648                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             15494746                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  643201118                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                481257284                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2637466658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8304526                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2752621499                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2490                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42021246                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132006                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1508102401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         372666468                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564929                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4166582670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880758                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2172758992     52.15%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1495067641     35.88%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               311938465      7.49%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142640433      3.42%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20792491      0.50%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17730217      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1844177      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3804748      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4166582670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      705923902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14285486                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614864687                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541091                       # Inst execution rate
system.cpu0.iew.exec_refs                  1178592949                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 356939957                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              588352252                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            819319091                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810982                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6558150                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           367140005                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2667616640                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            821652992                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11575890                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2636468287                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2553661                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             20149854                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14112896                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27949512                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1158122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        56525444                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14194                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        33153                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15281335                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93458092                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     72913510                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         33153                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1526157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12759329                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1129528085                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2612006855                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848034                       # average fanout of values written-back
system.cpu0.iew.wb_producers                957878276                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536070                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2612151744                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3255969518                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1664681713                       # number of integer regfile writes
system.cpu0.ipc                              0.488231                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.488231                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612159      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1433827071     54.15%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19386526      0.73%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900060      0.22%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           827535014     31.25%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          353783293     13.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2648044178                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7682097                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002901                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1445256     18.81%     18.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   117      0.00%     18.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 772457     10.06%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4754122     61.89%     90.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               710141      9.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2648114057                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9470816788                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2612006800                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2952551524                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2656196243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2648044178                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420397                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      284902797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           463780                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           884                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     62241647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4166582670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635543                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2261560516     54.28%     54.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1325438049     31.81%     86.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          470308473     11.29%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75131443      1.80%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22903843      0.55%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3966327      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6079916      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             884473      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             309630      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4166582670                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543467                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         41906044                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24413724                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           819319091                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          367140005                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4872506572                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6730164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              645458596                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525473951                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              29010998                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1517463951                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              43284155                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                94308                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3329558092                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2690007357                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1719526818                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1890459492                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25548288                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14112896                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             98850338                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               194052800                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3329558036                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        237397                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8930                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 61142580                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8924                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6711441663                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5380903350                       # The number of ROB writes
system.cpu0.timesIdled                       47802615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.173758                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26358241                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            33291638                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2532334                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40022457                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3007394                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3016730                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9336                       # Number of indirect misses.
system.cpu1.branchPred.lookups               48712622                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112096                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801586                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1701284                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41139577                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9196818                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20750035                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219928429                       # Number of instructions committed
system.cpu1.commit.committedOps             223730195                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    767801773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.119520                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    682466074     88.89%     88.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41136919      5.36%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15434929      2.01%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8615804      1.12%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5287785      0.69%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3394488      0.44%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1704810      0.22%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       564146      0.07%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9196818      1.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    767801773                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5480981                       # Number of function calls committed.
system.cpu1.commit.int_insts                213838855                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55657612                       # Number of loads committed
system.cpu1.commit.membars                    7603296                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603296      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132558359     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59459198     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21549818      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223730195                       # Class of committed instruction
system.cpu1.commit.refs                      81009028                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219928429                       # Number of Instructions Simulated
system.cpu1.committedOps                    223730195                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.535783                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.535783                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            606785512                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               842913                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24993953                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             252432108                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39773314                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                114043498                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1702274                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2085607                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9321754                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   48712622                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 35998151                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    724613553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601718                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     257357892                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5066648                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062643                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44479474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29365635                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330956                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         771626352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.793031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               605151997     78.43%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               108760496     14.09%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36662227      4.75%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12171460      1.58%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3474552      0.45%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3771765      0.49%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633601      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     237      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           771626352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5992795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1828009                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43957808                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.306341                       # Inst execution rate
system.cpu1.iew.exec_refs                    85297856                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26095026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              517530612                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             59787258                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802269                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1343871                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26893905                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          244468707                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59202830                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1636071                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            238216857                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2360322                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6320048                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1702274                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13244377                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2050465                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        20672                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1332                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4129646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1542489                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1332                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       390311                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1437698                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                134924491                       # num instructions consuming a value
system.cpu1.iew.wb_count                    236998896                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822540                       # average fanout of values written-back
system.cpu1.iew.wb_producers                110980849                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.304775                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237076895                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               302934385                       # number of integer regfile reads
system.cpu1.int_regfile_writes              165951865                       # number of integer regfile writes
system.cpu1.ipc                              0.282823                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.282823                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603398      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143788181     59.95%     63.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855336      0.36%     63.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704410      0.71%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63518148     26.48%     90.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22383443      9.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             239852928                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6234538                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025993                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 824837     13.23%     13.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3619      0.06%     13.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 768840     12.33%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4141331     66.43%     92.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               495907      7.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             238484052                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1257849246                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    236998884                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        265208392                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 233062933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                239852928                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405774                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20738511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           282528                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9177328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    771626352                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.310841                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.783427                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          620792694     80.45%     80.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           99017176     12.83%     93.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           32450668      4.21%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7703129      1.00%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8315835      1.08%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1425609      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1195474      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             545336      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             180431      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      771626352                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.308445                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25578896                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4379184                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            59787258                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26893905                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       777619147                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4099469851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              558557177                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156108218                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26839389                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44111679                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5887776                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                57631                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            319392292                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             249682788                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          174938501                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                117272281                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16340388                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1702274                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49951269                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18830283                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       319392280                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31672                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51602759                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           617                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1003085016                       # The number of ROB reads
system.cpu1.rob.rob_writes                  492803470                       # The number of ROB writes
system.cpu1.timesIdled                         384269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         31664482                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8255                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            31713120                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2102012                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31385141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      62563760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3033242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1863382                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138614991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     28898203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277217286                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       30761585                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23830119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10218741                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20959804                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7553427                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7553427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23830121                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     93947306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               93947306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2662546368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2662546368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31385215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31385215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            31385215                       # Request fanout histogram
system.membus.respLayer1.occupancy       163052670562                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        112813363501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       673016900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   815458434.860447                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3003000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1963290000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2435187000000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3365084500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    424516380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       424516380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    424516380                       # number of overall hits
system.cpu0.icache.overall_hits::total      424516380                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56740904                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56740904                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56740904                       # number of overall misses
system.cpu0.icache.overall_misses::total     56740904                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 981937925000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 981937925000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 981937925000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 981937925000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    481257284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    481257284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    481257284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    481257284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117901                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117901                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117901                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117901                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17305.644707                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17305.644707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17305.644707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17305.644707                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2363                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.442308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52918828                       # number of writebacks
system.cpu0.icache.writebacks::total         52918828                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3822043                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3822043                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3822043                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3822043                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52918861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52918861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52918861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52918861                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 892011274000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 892011274000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 892011274000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 892011274000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109960                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16856.206977                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16856.206977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16856.206977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16856.206977                       # average overall mshr miss latency
system.cpu0.icache.replacements              52918828                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    424516380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      424516380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56740904                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56740904                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 981937925000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 981937925000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    481257284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    481257284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17305.644707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17305.644707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3822043                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3822043                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52918861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52918861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 892011274000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 892011274000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16856.206977                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16856.206977                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          477435118                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52918828                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.022027                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1015433428                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1015433428                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    905439236                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       905439236                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    905439236                       # number of overall hits
system.cpu0.dcache.overall_hits::total      905439236                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    132551067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     132551067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    132551067                       # number of overall misses
system.cpu0.dcache.overall_misses::total    132551067                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3345960582513                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3345960582513                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3345960582513                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3345960582513                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1037990303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1037990303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1037990303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1037990303                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.127700                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.127700                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.127700                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.127700                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25242.803836                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25242.803836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25242.803836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25242.803836                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     37236135                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46961                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3746868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            606                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.937936                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.493399                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80200387                       # number of writebacks
system.cpu0.dcache.writebacks::total         80200387                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     53815565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     53815565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     53815565                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     53815565                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78735502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78735502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78735502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78735502                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1587051628220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1587051628220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1587051628220                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1587051628220                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075854                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075854                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20156.747438                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20156.747438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20156.747438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20156.747438                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80200387                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    664816447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      664816447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82755116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82755116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1951616623500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1951616623500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    747571563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    747571563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110699                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110699                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23583.032903                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23583.032903                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21857835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21857835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     60897281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     60897281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1129325645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1129325645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18544.763025                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18544.763025                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240622789                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240622789                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     49795951                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     49795951                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1394343959013                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1394343959013                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290418740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290418740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.171463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.171463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28001.151319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28001.151319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     31957730                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     31957730                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     17838221                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     17838221                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 457725983220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 457725983220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25659.844848                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25659.844848                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2778                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17132000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17132000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466969                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466969                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6167.026638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6167.026638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       721000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       721000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027740                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027740                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4423.312883                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4423.312883                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       558000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       558000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027740                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3423.312883                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3423.312883                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471797                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 124008449000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 124008449000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84256.489856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84256.489856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471797                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 122536652000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 122536652000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83256.489856                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83256.489856                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996603                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          987985827                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80206998                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.317950                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996603                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2163815018                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2163815018                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49515734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            69735628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              419608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2019164                       # number of demand (read+write) hits
system.l2.demand_hits::total                121690134                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49515734                       # number of overall hits
system.l2.overall_hits::.cpu0.data           69735628                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             419608                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2019164                       # number of overall hits
system.l2.overall_hits::total               121690134                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3403127                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10461043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3018029                       # number of demand (read+write) misses
system.l2.demand_misses::total               16907566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3403127                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10461043                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25367                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3018029                       # number of overall misses
system.l2.overall_misses::total              16907566                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 280139199500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 794151935491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2250908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 309242131997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1385784174988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 280139199500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 794151935491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2250908000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 309242131997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1385784174988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52918861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80196671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          444975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5037193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138597700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52918861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80196671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         444975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5037193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138597700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.064308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.130442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.057008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.599149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.064308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.130442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.057008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.599149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82318.173697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75915.177434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88733.709150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102464.930588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81962.369686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82318.173697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75915.177434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88733.709150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102464.930588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81962.369686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11448738                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10218741                       # number of writebacks
system.l2.writebacks::total                  10218741                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         736279                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         273076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1009641                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        736279                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        273076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1009641                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3402948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9724764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2744953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15897925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3402948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9724764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2744953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17100829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32998754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 246097789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 647242102999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1991336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 259936445504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1155267674003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 246097789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 647242102999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1991336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 259936445504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1258181717144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2413449391147                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.064305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.121261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.056767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.544937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.064305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.121261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.056767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.544937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238090                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72318.997969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66556.073032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78833.570863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94696.137057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72667.827657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72318.997969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66556.073032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78833.570863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94696.137057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73574.311347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73137.591533                       # average overall mshr miss latency
system.l2.replacements                       58327983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23233553                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23233553                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23233553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23233553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    114772620                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        114772620                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    114772620                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    114772620                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17100829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17100829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1258181717144                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1258181717144                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73574.311347                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73574.311347                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1614500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1767000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19932.098765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 21785.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20079.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1644500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       142500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20302.469136                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20306.818182                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         13497416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           812070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14309486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        5804646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2146162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7950808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 401983199994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 222215749998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  624198949992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     19302062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2958232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22260294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.300727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.725488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.357174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69251.975055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103540.995506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78507.612056                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       293009                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       113360                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           406369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      5511637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2032802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7544439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 324181203499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 192172542502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 516353746001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.285547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.687168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58817.589674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94535.789763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68441.635753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49515734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        419608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           49935342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3403127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3428494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 280139199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2250908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 282390107500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52918861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       444975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53363836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.064308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.057008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.064248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82318.173697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88733.709150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82365.641445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3402948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3428208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 246097789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1991336000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 248089125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.064305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.056767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.064242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72318.997969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78833.570863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72366.999173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     56238212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1207094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          57445306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4656397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       871867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5528264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 392168735497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  87026381999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 479195117496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     60894609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2078961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      62973570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.419376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84221.499047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99816.121036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86680.939531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       443270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       159716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       602986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4213127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       712151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4925278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 323060899500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  67763903002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 390824802502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.069187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.342551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76679.601517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95153.840972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79350.810757                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1561                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          231                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1792                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1854                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2024                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     68833999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4744999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     73578998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3415                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          401                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3816                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.542899                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.423940                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.530398                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37127.291802                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27911.758824                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36353.259881                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1086                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          768                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          865                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17184833                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1977496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19162329                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.224890                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.241895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.226677                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22376.084635                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20386.556701                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22152.981503                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999915                       # Cycle average of tags in use
system.l2.tags.total_refs                   291081627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  58330764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.990191                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.235774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.893426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.045149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.039993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.737141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.378684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.417768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2271193196                       # Number of tag accesses
system.l2.tags.data_accesses               2271193196                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     217788672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     623283968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1616640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     175874560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    989983104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2008546944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    217788672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1616640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     219405312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    653999424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       653999424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3402948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9738812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2748040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15468486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            31383546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10218741                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10218741                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89310650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        255595922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           662951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         72122536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    405971687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823663746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89310650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       662951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89973601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      268191698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            268191698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      268191698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89310650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       255595922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          662951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        72122536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    405971687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091855444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7182838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3402948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6609358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2655126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15370664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015628570750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       435441                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       435441                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            57806391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6774050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    31383548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10218741                       # Number of write requests accepted
system.mem_ctrls.readBursts                  31383548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10218741                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3320192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3035903                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1067982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1063191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1121456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1184330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4391341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4191555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1244632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1245319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1194360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1145897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1132393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1755288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1402251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3314691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1143585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1465085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            404318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            400315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            426491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            420230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            409415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            458996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            472352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            464433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            460184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            433872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           425777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           534646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           584800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           439009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           436106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           411864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 773524304638                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               140316780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1299712229638                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27563.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46313.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21228439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4424656                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              31383548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10218741                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9907684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5876640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4738732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2558154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2041551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1484440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  492996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  376773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  257117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  119163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  88132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  55245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  32151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  67330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  75017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 172867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 302287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 395707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 440243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 458541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 467748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 471502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 473129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 479355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 496036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 471873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 466636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 460262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 450680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 446438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 447857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  27069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9593056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.144194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.963435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.428244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2834374     29.55%     29.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4251721     44.32%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       764508      7.97%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       604129      6.30%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       421198      4.39%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       156698      1.63%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       125983      1.31%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        81402      0.85%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       353043      3.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9593056                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       435441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.448093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.120623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       435440    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        435441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       435441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.495479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.151973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           353267     81.13%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7940      1.82%     82.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39767      9.13%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            19661      4.52%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             8809      2.02%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3538      0.81%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1430      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              649      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              246      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               92      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        435441                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1796054784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               212492288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               459699712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2008547072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            653999424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       736.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    268.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2438552082500                       # Total gap between requests
system.mem_ctrls.avgGap                      58615.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    217788672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    422998912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1616640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    169928064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    983722496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    459699712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89310650.112546324730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173463144.252148121595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 662950.777338625281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69684000.222960993648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 403404340.736770510674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188513386.661682367325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3402948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9738812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2748040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15468488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10218741                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 105841572709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 275430711538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    926758940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 146367692206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 771145494245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 59761626563816                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31102.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28281.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36688.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53262.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49852.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5848237.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          30503200980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16212813045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         89632339860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19451066760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     192496643040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1060931439960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42988051200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1452215554845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.523698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 102417756335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  81428360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2254705968165                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37991311680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20192834475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        110740014840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18043191000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192496643040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1065559962510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39090348000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1484114305545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.604719                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91142255696                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  81428360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2265981468804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23027330601.123596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   111008568498.393539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     93.26%     93.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.25%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 873361509500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   389119661000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2049432423500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35545517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35545517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35545517                       # number of overall hits
system.cpu1.icache.overall_hits::total       35545517                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       452634                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        452634                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       452634                       # number of overall misses
system.cpu1.icache.overall_misses::total       452634                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8172628500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8172628500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8172628500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8172628500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     35998151                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     35998151                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     35998151                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     35998151                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012574                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012574                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012574                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012574                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18055.710574                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18055.710574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18055.710574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18055.710574                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       444943                       # number of writebacks
system.cpu1.icache.writebacks::total           444943                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7659                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7659                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       444975                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       444975                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       444975                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       444975                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7585786000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7585786000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7585786000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7585786000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012361                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012361                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012361                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012361                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17047.667847                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17047.667847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17047.667847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17047.667847                       # average overall mshr miss latency
system.cpu1.icache.replacements                444943                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35545517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35545517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       452634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       452634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8172628500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8172628500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     35998151                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     35998151                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012574                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012574                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18055.710574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18055.710574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       444975                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       444975                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7585786000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7585786000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012361                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012361                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17047.667847                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17047.667847                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995912                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35902260                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           444943                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.689571                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        310146000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995912                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         72441277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        72441277                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     64091733                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        64091733                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     64091733                       # number of overall hits
system.cpu1.dcache.overall_hits::total       64091733                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14397716                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14397716                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14397716                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14397716                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 853460968437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 853460968437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 853460968437                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 853460968437                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78489449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78489449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78489449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78489449                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183435                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183435                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183435                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183435                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59277.524882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59277.524882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59277.524882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59277.524882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4450762                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       159202                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            68077                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1530                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.378351                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   104.053595                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5037261                       # number of writebacks
system.cpu1.dcache.writebacks::total          5037261                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10716748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10716748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10716748                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10716748                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3680968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3680968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3680968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3680968                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 224034961780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 224034961780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 224034961780                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 224034961780                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046898                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046898                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046898                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 60863.056071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60863.056071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 60863.056071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60863.056071                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5037261                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     49049514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       49049514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7890565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7890565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 408615291500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 408615291500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56940079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56940079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 51785.302003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51785.302003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5811289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5811289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2079276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2079276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104693186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104693186000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 50350.788448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50350.788448                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15042219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15042219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6507151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6507151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 444845676937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 444845676937                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21549370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21549370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.301965                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.301965                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68362.587089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68362.587089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4905459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4905459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1601692                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1601692                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 119341775780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 119341775780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.074327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.074327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74509.815732                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74509.815732                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7330000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7330000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46100.628931                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46100.628931                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       486500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       486500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.231441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.231441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4589.622642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4589.622642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       380500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       380500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.231441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.231441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3589.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3589.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438143                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438143                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363443                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363443                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119419844000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119419844000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87586.972099                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87586.972099                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363443                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363443                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118056401000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118056401000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86586.972099                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86586.972099                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.635802                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71572149                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5044293                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.188737                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        310157500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.635802                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169628266                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169628266                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2438552084500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         116338151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33452294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115367860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48109242                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24943831                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22273221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22273220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53363836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     62974316                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3816                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3816                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158756549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    240608042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1334893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15119391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             415818875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6773612032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10265411968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     56954752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    644765184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17740743936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        83286038                       # Total snoops (count)
system.tol2bus.snoopTraffic                 654875328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        221887673                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160765                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              188079377     84.76%     84.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               31944914     14.40%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1863382      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          221887673                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277210076959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120341436676                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80407967518                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7574550716                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         667664095                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4392311227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766528                       # Number of bytes of host memory used
host_op_rate                                   101099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34174.54                       # Real time elapsed on the host
host_tick_rate                               57170018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3435879738                       # Number of instructions simulated
sim_ops                                    3455027986                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.953759                       # Number of seconds simulated
sim_ticks                                1953759142500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.412336                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54248986                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58074756                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8862689                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120238999                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1497675                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1866540                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          368865                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130390838                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       205970                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        287990                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7860851                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  69213214                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26634068                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12184436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      200657555                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           407595897                       # Number of instructions committed
system.cpu0.commit.committedOps             413433590                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2936539793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.140789                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.881386                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2813812548     95.82%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     52021858      1.77%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12025928      0.41%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19219441      0.65%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4934666      0.17%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2327829      0.08%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3692985      0.13%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1870470      0.06%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26634068      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2936539793                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     29739                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2606190                       # Number of function calls committed.
system.cpu0.commit.int_insts                400369177                       # Number of committed integer instructions.
system.cpu0.commit.loads                    141836763                       # Number of loads committed
system.cpu0.commit.membars                    8860909                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8867740      2.14%      2.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       232709630     56.29%     58.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5671977      1.37%     59.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2793923      0.68%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4554      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13663      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2277      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2311      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      142120145     34.38%     94.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21240436      5.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4608      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2310      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        413433590                       # Class of committed instruction
system.cpu0.commit.refs                     163367499                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  407595897                       # Number of Instructions Simulated
system.cpu0.committedOps                    413433590                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.311787                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.311787                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2597705316                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1018367                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42720946                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             662719399                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               149170563                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                190762274                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7911913                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2438432                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22697900                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130390838                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 35968589                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2795322220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1317654                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         7435                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     810154075                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles               13506                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        73990                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17851444                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038488                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         163905093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55746661                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.239135                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2968247966                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.276237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.827319                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2524420303     85.05%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               270518291      9.11%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58749953      1.98%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51007077      1.72%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52774609      1.78%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5795602      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  457465      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  118432      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4406234      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2968247966                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    29369                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   20172                       # number of floating regfile writes
system.cpu0.idleCycles                      419602441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8293093                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82052775                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.170080                       # Inst execution rate
system.cpu0.iew.exec_refs                   265820960                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22518573                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76105737                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            223177061                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4646291                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1537643                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24400463                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          608582990                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            243302387                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5021134                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            576206892                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                826064                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            812859070                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7911913                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            812698323                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10799990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          567883                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6958                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4903                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          729                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81340298                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2869738                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4903                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3824983                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4468110                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457632461                       # num instructions consuming a value
system.cpu0.iew.wb_count                    517415663                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763383                       # average fanout of values written-back
system.cpu0.iew.wb_producers                349348726                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152727                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     519323340                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               751184933                       # number of integer regfile reads
system.cpu0.int_regfile_writes              410890656                       # number of integer regfile writes
system.cpu0.ipc                              0.120311                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.120311                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8932486      1.54%      1.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            292271057     50.29%     51.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8020809      1.38%     53.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2794704      0.48%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                231      0.00%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4554      0.00%     53.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13663      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            857      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2277      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2311      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           246833247     42.47%     96.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22340902      3.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           7260      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          3667      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             581228025                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  34872                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              69744                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        32649                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             40479                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7548511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012987                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1629382     21.59%     21.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 11816      0.16%     21.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    613      0.01%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5595422     74.13%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               311226      4.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               38      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             579809178                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4139998804                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    517383014                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        803696312                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 592574398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                581228025                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16008592                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      195149484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1816020                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3824156                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    117065341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2968247966                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.195815                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.700279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2661580239     89.67%     89.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          161655354      5.45%     95.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           74313552      2.50%     97.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32814342      1.11%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           24536047      0.83%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7699260      0.26%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4269486      0.14%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             792351      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             587335      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2968247966                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.171562                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14386918                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1878145                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           223177061                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24400463                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  82452                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 22821                       # number of misc regfile writes
system.cpu0.numCycles                      3387850407                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   519668445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              913206131                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            318527267                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16657496                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               164620956                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             645400629                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1155445                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            835390545                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625036533                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          496035256                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                195649147                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11101508                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7911913                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            664903797                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               177508056                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            29942                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       835360603                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles    1021956022                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4389096                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                123201584                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4482665                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3523579960                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1259905699                       # The number of ROB writes
system.cpu0.timesIdled                        5201561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                47423                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.977058                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55617837                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60469250                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9171666                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        122146647                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2179134                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2638201                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          459067                       # Number of indirect misses.
system.cpu1.branchPred.lookups              133529342                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       337249                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        260976                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8132644                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  73576329                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27256413                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11921625                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      200083771                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           429448818                       # Number of instructions committed
system.cpu1.commit.committedOps             435150443                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2922919361                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.148875                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.898059                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2790441666     95.47%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56911001      1.95%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14431904      0.49%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     19962828      0.68%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5674334      0.19%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2587229      0.09%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3775537      0.13%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1878449      0.06%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27256413      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2922919361                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    134585                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3804774                       # Number of function calls committed.
system.cpu1.commit.int_insts                422239956                       # Number of committed integer instructions.
system.cpu1.commit.loads                    145536582                       # Number of loads committed
system.cpu1.commit.membars                    8634748                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8665795      1.99%      1.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       247696789     56.92%     58.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5739811      1.32%     60.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2809223      0.65%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20698      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         62094      0.01%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10349      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10349      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145776828     33.50%     94.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24327412      5.59%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20730      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10365      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        435150443                       # Class of committed instruction
system.cpu1.commit.refs                     170135335                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  429448818                       # Number of Instructions Simulated
system.cpu1.committedOps                    435150443                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.110572                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.110572                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2529857494                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1063159                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44478515                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             683872469                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               189429112                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                204730602                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8217500                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2385598                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22580616                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  133529342                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39761738                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2730236306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1683385                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        63237                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     828853902                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles               17828                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        88508                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18541670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038337                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         215138610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57796971                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.237966                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2954815324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.283615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.836525                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2499384121     84.59%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               278993119      9.44%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60714383      2.05%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51225482      1.73%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53228842      1.80%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5908696      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  605446      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  200660      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4554575      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2954815324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   116709                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   84061                       # number of floating regfile writes
system.cpu1.idleCycles                      528260154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8588677                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                86359828                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171479                       # Inst execution rate
system.cpu1.iew.exec_refs                   272333183                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25542585                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               76139272                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226698217                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4569346                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1718423                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27369723                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          629782988                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246790598                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5314370                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            597274406                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                845191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            802751809                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8217500                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            802626050                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10723533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1110203                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8625                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          565                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81161635                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2770970                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3975282                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4613395                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                463841913                       # num instructions consuming a value
system.cpu1.iew.wb_count                    538430946                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.764850                       # average fanout of values written-back
system.cpu1.iew.wb_producers                354769338                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154585                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     540375273                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               778660673                       # number of integer regfile reads
system.cpu1.int_regfile_writes              425269824                       # number of integer regfile writes
system.cpu1.ipc                              0.123296                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123296                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8764363      1.45%      1.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            307044050     50.95%     52.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8034146      1.33%     53.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2811385      0.47%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                144      0.00%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20698      0.00%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              62094      0.01%     54.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            593      0.00%     54.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10349      0.00%     54.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10349      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250401503     41.55%     95.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25395167      4.21%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          22620      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         11315      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             602588776                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 138183                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             276400                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       136594                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            142001                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7974800                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013234                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1706912     21.40%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 14223      0.18%     21.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1884      0.02%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5781380     72.50%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               470380      5.90%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               20      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             601661030                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4169499336                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    538294352                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        824279417                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 614159714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                602588776                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15623274                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      194632545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1808060                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3701649                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    117229048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2954815324                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.713273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2635570176     89.20%     89.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          170111179      5.76%     94.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76212173      2.58%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33697993      1.14%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           25239709      0.85%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8062730      0.27%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4412217      0.15%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             859692      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             649455      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2954815324                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.173005                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14062585                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1729200                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226698217                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27369723                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 235799                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                103490                       # number of misc regfile writes
system.cpu1.numCycles                      3483075478                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   424374553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              902282649                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            333513017                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              16895483                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               204994539                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             633124034                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1107361                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            863454326                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             646722308                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          511002577                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                209415994                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10838029                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8217500                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            652292552                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               177489560                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           117159                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       863337167                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     977612090                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4293558                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                121775707                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4383490                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3530143656                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1302375488                       # The number of ROB writes
system.cpu1.timesIdled                        6929321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        122329695                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               328162                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           125001382                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3200498                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    169955576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     335661166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6898849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      6557697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77593685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     69813169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155255833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       76370866                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          163228575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17594925                       # Transaction distribution
system.membus.trans_dist::CleanEvict        148138860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           187706                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         101759                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6391301                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6385658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     163228576                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    505275399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              505275399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11981386112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11981386112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           230087                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         169927381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               169927381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           169927381                       # Request fanout histogram
system.membus.respLayer1.occupancy       872303663687                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        440922301387                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31192                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15596                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16660811.778661                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   105532131.251111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15596    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5419344000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15596                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1693917122000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 259842020500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     30958485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30958485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     30958485                       # number of overall hits
system.cpu0.icache.overall_hits::total       30958485                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5010086                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5010086                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5010086                       # number of overall misses
system.cpu0.icache.overall_misses::total      5010086                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 323637288413                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 323637288413                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 323637288413                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 323637288413                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     35968571                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35968571                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     35968571                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35968571                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139291                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139291                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139291                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139291                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64597.152307                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64597.152307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64597.152307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64597.152307                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       349338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3808                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.737920                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4657135                       # number of writebacks
system.cpu0.icache.writebacks::total          4657135                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       348339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       348339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       348339                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       348339                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4661747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4661747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4661747                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4661747                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 299509117932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 299509117932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 299509117932                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 299509117932                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129606                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129606                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129606                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129606                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64248.256701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64248.256701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64248.256701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64248.256701                       # average overall mshr miss latency
system.cpu0.icache.replacements               4657135                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     30958485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30958485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5010086                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5010086                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 323637288413                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 323637288413                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     35968571                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35968571                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64597.152307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64597.152307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       348339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       348339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4661747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4661747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 299509117932                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 299509117932                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129606                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129606                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64248.256701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64248.256701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.979974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35620353                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4661778                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.640937                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.979974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999374                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999374                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         76598888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        76598888                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    143450884                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143450884                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    143450884                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143450884                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69773257                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69773257                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69773257                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69773257                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6492186251111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6492186251111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6492186251111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6492186251111                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    213224141                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    213224141                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    213224141                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    213224141                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327230                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327230                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327230                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327230                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93046.914108                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93046.914108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93046.914108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93046.914108                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    818992044                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       124192                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12098668                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1784                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.692745                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.614350                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33009231                       # number of writebacks
system.cpu0.dcache.writebacks::total         33009231                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36610542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36610542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36610542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36610542                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33162715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33162715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33162715                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33162715                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3497406153577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3497406153577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3497406153577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3497406153577                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155530                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155530                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155530                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155530                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105461.997113                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105461.997113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105461.997113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105461.997113                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33009141                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    133569449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      133569449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     61393229                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     61393229                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5826911542000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5826911542000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    194962678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    194962678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.314897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.314897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 94911.305968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94911.305968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     32077384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     32077384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29315845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29315845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3119711926500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3119711926500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.150366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.150366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106417.260922                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106417.260922                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9881435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9881435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8380028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8380028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 665274709111                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 665274709111                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18261463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18261463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.458891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.458891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79388.124850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79388.124850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4533158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4533158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3846870                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3846870                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 377694227077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 377694227077                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.210655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.210655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98182.217511                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98182.217511                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2928465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2928465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       104902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       104902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4056328000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4056328000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3033367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3033367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38667.785171                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38667.785171                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        63470                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        63470                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        41432                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        41432                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    799596500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    799596500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013659                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19299.008013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19299.008013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2925053                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2925053                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        54870                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        54870                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    533291500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    533291500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2979923                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2979923                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018413                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018413                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9719.181702                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9719.181702                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        54562                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        54562                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    478828500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    478828500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8775.860489                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8775.860489                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2283500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2283500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       180407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         180407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       107583                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       107583                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1781644444                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1781644444                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       287990                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       287990                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.373565                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.373565                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16560.650326                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16560.650326                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       107570                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       107570                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1673900944                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1673900944                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.373520                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.373520                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15561.038803                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15561.038803                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.889692                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          182894247                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33195155                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.509667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.889692                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        472245965                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       472245965                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2034740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3862686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2982087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4198495                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13078008                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2034740                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3862686                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2982087                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4198495                       # number of overall hits
system.l2.overall_hits::total                13078008                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2626177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29126534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3432655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28915574                       # number of demand (read+write) misses
system.l2.demand_misses::total               64100940                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2626177                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29126534                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3432655                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28915574                       # number of overall misses
system.l2.overall_misses::total              64100940                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 269857980423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3395499155577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 340989093204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3368161475747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7374507704951                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 269857980423                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3395499155577                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 340989093204                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3368161475747                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7374507704951                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4660917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32989220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6414742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33114069                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77178948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4660917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32989220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6414742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33114069                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77178948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.563446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.882911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.535120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.873211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.830550                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.563446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.882911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.535120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.873211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.830550                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 102756.965895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116577.521911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99336.837872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116482.608153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115045.234983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 102756.965895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116577.521911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99336.837872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116482.608153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115045.234983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9359340                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    266312                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.144267                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 102430967                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17594925                       # number of writebacks
system.l2.writebacks::total                  17594925                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          28577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1933479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          25907                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1907725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3895688                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         28577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1933479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         25907                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1907725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3895688                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2597600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     27193055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3406748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27007849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60205252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2597600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     27193055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3406748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27007849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    114103405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        174308657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 241872157519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2986285421885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 305036557322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2962687165473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6495881302199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 241872157519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2986285421885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 305036557322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2962687165473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10398940370112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16894821672311                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.557315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.824301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.531081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.815600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.780073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.557315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.824301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.531081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.815600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.258500                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 93113.704003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109817.945129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89538.926073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109697.264876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107895.591936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 93113.704003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109817.945129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89538.926073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109697.264876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91136.109129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96924.742368                       # average overall mshr miss latency
system.l2.replacements                      228054906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18475350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18475350                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18475350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18475350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53751881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53751881                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53751881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53751881                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    114103405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      114103405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10398940370112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10398940370112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91136.109129                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91136.109129                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12345                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4654                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16999                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         30940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         16088                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47028                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    330108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    228269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    558377000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        43285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            64027                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.714797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.775624                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10669.295410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14188.774242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11873.288254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           87                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           85                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             172                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30853                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        16003                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         46856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    629175994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    327469990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    956645984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.712787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.771526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.731816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20392.700677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20463.037555                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20416.723237                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4789                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          2385                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7174                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         9295                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6435                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15730                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    154402000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     79030000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    233432000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        14084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22904                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.659969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.729592                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.686780                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16611.296396                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12281.274281                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14839.923713                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           49                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            69                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9246                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15661                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    187414997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    130164487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    317579484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.656490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727324                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.683767                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20269.846096                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20290.644895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20278.365622                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           323412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           381538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                704950                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3486278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3483411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6969689                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 367895084930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 364799649925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  732694734855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3809690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3864949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7674639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.915108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105526.606005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104724.837214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105125.886514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       304355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       292602                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           596957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3181923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3190809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6372732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 314589912967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 312493865947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 627083778914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.835218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98867.858514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97935.622579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98401.090602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       2034740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2982087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5016827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2626177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3432655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6058832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 269857980423                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 340989093204                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 610847073627                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4660917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6414742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11075659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.563446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.535120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 102756.965895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99336.837872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100819.278968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        28577                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        25907                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         54484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2597600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3406748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6004348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 241872157519                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 305036557322                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 546908714841                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.557315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.531081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.542121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 93113.704003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89538.926073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91085.445887                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3539274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3816957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7356231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25640256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25432163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51072419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3027604070647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3003361825822                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6030965896469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29179530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29249120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58428650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.878707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118080.103048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118093.055074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118086.552675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1629124                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1615123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3244247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24011132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     23817040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     47828172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2671695508918                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2650193299526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5321888808444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.822876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.814282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111269.035917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111272.991922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111271.005893                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2137                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         3519                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5656                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4347                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        16297                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           20644                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     99802500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     76118500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    175921000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        19816                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         26300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.670419                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.822416                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.784943                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22958.937198                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4670.706265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8521.652780                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1551                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data         1166                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2717                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2796                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        15131                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17927                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     55409443                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    308602942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    364012385                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.431215                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.763575                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.681635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19817.397353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20395.409557                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20305.259385                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999838                       # Cycle average of tags in use
system.l2.tags.total_refs                   254977662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 228063233                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.118013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.517874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.069603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.160735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.513445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.008831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.729350                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.258092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.023648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.109513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.480146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1424223841                       # Number of tag accesses
system.l2.tags.data_accesses               1424223841                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     166248896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1748023680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     218038528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1736275840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6986723968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        10855310912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    166248896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    218038528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     384287424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1126075200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1126075200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2597639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       27312870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3406852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27129310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    109167562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           169614233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17594925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17594925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85091807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        894697633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        111599492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        888684691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3576041599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5556115222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85091807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    111599492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        196691299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      576363368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            576363368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      576363368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85091807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       894697633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       111599492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       888684691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3576041599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6132478590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17300129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2597612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  26774161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3406809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  26584008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 108602494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233322750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1074974                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1074974                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           226214071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16323378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   169614234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17594925                       # Number of write requests accepted
system.mem_ctrls.readBursts                 169614234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17594925                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1649150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                294796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6496508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7851915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9404330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9696308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8560665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          14435024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12602820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          12846607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10244926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          11804409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10775616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         17295284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10637394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          8433101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9577372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7302805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            780835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1231000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1079169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1644201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1042325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            986650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1149393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            987099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            736626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1141821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           943220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1213432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1443224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           960537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1188271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           772326                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7774152570901                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               839825420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10923497895901                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46284.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65034.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                125062803                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9465335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             169614234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17594925                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9712657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11137687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13205154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                12948745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13863409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13984613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                13049521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                12828527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12219442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11211161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               11618088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12878730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                8571927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4309874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2952260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1728265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1045324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 558572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 119491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  21637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 384069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 706827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 918401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1034269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1096853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1129497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1145151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1153499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1169122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1195292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1173046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1157706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1147494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1138755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1130545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1132897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 204569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  95351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  50144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  28250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50737084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.694467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.548253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.472782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7799218     15.37%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     30564921     60.24%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4520521      8.91%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3956914      7.80%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1445155      2.85%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       673720      1.33%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       545945      1.08%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       320189      0.63%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       910501      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50737084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1074974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     156.250225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    123.117713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.779611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        566467     52.70%     52.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       351982     32.74%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383       101341      9.43%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        33814      3.15%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11462      1.07%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         5076      0.47%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2395      0.22%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1200      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          624      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          320      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          146      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           77      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           32      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1074974                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1074974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.093532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.478670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1027414     95.58%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            12391      1.15%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22541      2.10%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8707      0.81%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2926      0.27%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              770      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              183      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1074974                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10749765376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105545600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1107208256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             10855310976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1126075200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5502.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       566.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5556.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    576.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        47.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1953759108000                       # Total gap between requests
system.mem_ctrls.avgGap                      10436.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    166247168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1713546304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    218035776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1701376512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6950559616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1107208256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85090922.613558545709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 877050945.904914617538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 111598083.539102360606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 870822034.809748768806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3557531460.662121772766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 566706628.219911217690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2597640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     27312870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3406852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27129310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    109167562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17594925                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 133328598983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1849106113546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 163028830448                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1833479336796                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6944555016128                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49281679468185                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     51326.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67700.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47853.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67582.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63613.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2800903.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189474644100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100708176855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        614546283120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        43845165540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154228542000.077423                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     882881802510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6764098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1992448712206.048584                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1019.802630                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10326475207                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65240500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1878192167293                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         172788071400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          91839056925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        584724423780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        46461507840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154228542000.077362                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     884122801950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5719045920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1939883449816.041748                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        992.897951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7610859994                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65240500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1880907782506                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              44196                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        22099                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9603715.213358                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   106821048.173028                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        22099    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8305426000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          22099                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1741526640000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 212232502500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32903124                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32903124                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32903124                       # number of overall hits
system.cpu1.icache.overall_hits::total       32903124                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6858604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6858604                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6858604                       # number of overall misses
system.cpu1.icache.overall_misses::total      6858604                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 413544896888                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 413544896888                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 413544896888                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 413544896888                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39761728                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39761728                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39761728                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39761728                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.172493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.172493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.172493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.172493                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60295.782770                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60295.782770                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60295.782770                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60295.782770                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1201262                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            14237                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.376062                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6411948                       # number of writebacks
system.cpu1.icache.writebacks::total          6411948                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       443197                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       443197                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       443197                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       443197                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6415407                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6415407                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6415407                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6415407                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 383574371395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 383574371395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 383574371395                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 383574371395                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.161346                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.161346                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.161346                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.161346                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59789.561503                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59789.561503                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59789.561503                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59789.561503                       # average overall mshr miss latency
system.cpu1.icache.replacements               6411948                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32903124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32903124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6858604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6858604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 413544896888                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 413544896888                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39761728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39761728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.172493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.172493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60295.782770                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60295.782770                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       443197                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       443197                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6415407                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6415407                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 383574371395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 383574371395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.161346                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.161346                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59789.561503                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59789.561503                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979379                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39406763                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6415439                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.142489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979379                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999356                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         85938863                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        85938863                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    148761084                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       148761084                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    148761084                       # number of overall hits
system.cpu1.dcache.overall_hits::total      148761084                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     70599369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      70599369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     70599369                       # number of overall misses
system.cpu1.dcache.overall_misses::total     70599369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6463429155826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6463429155826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6463429155826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6463429155826                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    219360453                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    219360453                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    219360453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    219360453                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.321842                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.321842                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.321842                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.321842                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91550.806294                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91550.806294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91550.806294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91550.806294                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    812038883                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       127433                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11990685                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1902                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.722476                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.999474                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33193739                       # number of writebacks
system.cpu1.dcache.writebacks::total         33193739                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     37311725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     37311725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     37311725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     37311725                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33287644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33287644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33287644                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33287644                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3470727872851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3470727872851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3470727872851                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3470727872851                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151749                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151749                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104264.749793                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104264.749793                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104264.749793                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104264.749793                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33193739                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    136120296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      136120296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     61817211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     61817211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5797019906500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5797019906500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    197937507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    197937507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.312307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.312307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93776.794726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93776.794726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     32453124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32453124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29364087                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29364087                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3094154152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3094154152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.148350                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.148350                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105372.053710                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105372.053710                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12640788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12640788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8782158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8782158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 666409249326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 666409249326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21422946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21422946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.409942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.409942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75882.174897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75882.174897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4858601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4858601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3923557                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3923557                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 376573720351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 376573720351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.183147                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.183147                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95977.634670                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95977.634670                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2840200                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2840200                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       138309                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       138309                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7985925500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7985925500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2978509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2978509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.046436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.046436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57739.738556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57739.738556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        50933                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        50933                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        87376                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        87376                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5713276500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5713276500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029335                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029335                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65387.251648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65387.251648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2858762                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2858762                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        54548                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        54548                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    427546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    427546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2913310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2913310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018724                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018724                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7837.977561                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7837.977561                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        54535                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        54535                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    373067000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    373067000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018719                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018719                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6840.872834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6840.872834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       643500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       643500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       587500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       587500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       167588                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         167588                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        93388                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        93388                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1124612963                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1124612963                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       260976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       260976                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.357841                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.357841                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12042.371215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12042.371215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          704                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          704                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        92684                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        92684                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1012831964                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1012831964                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355144                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355144                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10927.797290                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10927.797290                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.885892                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          188186881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33382187                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.637344                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.885892                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        484408654                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       484408654                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1953759142500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69885683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36070275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58796660                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       210459981                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        183638346                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          202433                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        108942                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7742389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7742390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11077153                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58808531                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        26300                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        26300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13979798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     99428804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19242097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99879681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232530380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    596355328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4223909632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    820908160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4243706624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9884879744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       412367264                       # Total snoops (count)
system.tol2bus.snoopTraffic                1154847552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        489665731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              406104749     82.94%     82.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1               77001369     15.73%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                6558455      1.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1158      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          489665731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154908574188                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49911275600                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7007593448                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50161410650                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9635357906                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           432153                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
