// Seed: 1579484153
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_4 = 32'd42,
    parameter id_8 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input _id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_7;
  assign id_4 = 1'b0;
  defparam _id_8.id_9 = 1'b0;
  assign id_4 = id_5;
  assign id_4 = {id_2, 1'h0};
  logic id_10;
  always @(posedge 1 or negedge 1) begin
    id_10['b0 : id_4] = 1;
    if (id_8 == 1)
      if (1) id_4 <= #id_11 1 ? id_1 : id_3 * id_6 - 1;
      else id_11 <= id_7;
    else begin
      if (id_5) begin
        if (id_11) begin
          id_1 <= id_8;
          id_1 <= id_1;
        end
      end
    end
  end
  logic id_12 = 1;
  reg   id_13 = id_7;
  assign id_9[1-1'b0-1] = 1;
  always @(id_12[id_8]) begin
    id_5 <= 1;
  end
endmodule
