<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EHAL: /Users/hoan/I-SYST/swdev/EHAL/ARM/Freescale/KL26xx/CMSIS/include/MKL26Z4.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../I-SYST_Logo180.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EHAL
   &#160;<span id="projectnumber">0</span>
   </div>
   <div id="projectbrief">Embedded Hardware Abstraction Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('db/dd8/_m_k_l26_z4_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MKL26Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../db/dd8/_m_k_l26_z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKL26Z128VFM4</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKL26Z64VFM4</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKL26Z32VM4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MKL26Z128VFT4</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**                          MKL26Z64VFT4</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          MKL26Z32VFT4</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          MKL26Z256VLH4</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          MKL26Z128VLH4</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          MKL26Z64VLH4</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          MKL26Z32VLH4</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**                          MKL26Z256VLK4</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**                          MKL26Z256VLL4</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**                          MKL26Z128VLL4</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**                          MKL26Z256VMC4</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**                          MKL26Z128VMC4</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     Compilers:           ARM Compiler</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Reference manual:    KL46P121M48SF4RM, Rev.1 Draft A, Aug 2012</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     Version:             rev. 1.0, 2012-12-12</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MKL26Z4</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     Copyright: 1997 - 2012 Freescale, Inc. All Rights Reserved.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 1.0 (2012-12-12)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if !defined(MKL26Z4_H_)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../db/dd8/_m_k_l26_z4_8h.html#acd90c656b351ffd03cf67385247c60ca">   52</a></span>&#160;<span class="preprocessor">#define MKL26Z4_H_                               </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../db/dd8/_m_k_l26_z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   56</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../db/dd8/_m_k_l26_z4_8h.html#a548743cf2764e560797b15c2a8b82e59">   58</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0000u</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">   71</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   73</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   74</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   75</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   76</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   77</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">   80</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">   81</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">   82</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">   83</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">   84</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a>              = 4,                </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">   85</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a>                    = 5,                </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">   86</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 6,                </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">   87</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a>                     = 7,                </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">   88</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 8,                </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">   89</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 9,                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">   90</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 10,               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">   91</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 11,               </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">   92</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>                   = 12,               </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">   93</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>                   = 13,               </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">   94</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>                   = 14,               </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">   95</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 15,               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">   96</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 16,               </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">   97</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a>                    = 17,               </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">   98</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a>                    = 18,               </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">   99</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a>                    = 19,               </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  100</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  101</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 21,               </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">  102</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a>                     = 22,               </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">  103</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">I2S0_IRQn</a>                    = 23,               </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  104</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  105</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 25,               </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  106</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  107</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 27,               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">  108</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a>                 = 28,               </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">  109</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a>              = 29,               </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  110</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 30,               </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  111</a></span>&#160;  <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 31                </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;} <a class="code" href="../../d5/db6/group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">   -- Cortex M0 Core Configuration</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d0/d99/group___cortex___core___configuration.html#ga2b7180ed347a0e902c5765deb46e650e">  128</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV                  0x0000    </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d0/d99/group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  129</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../d0/d99/group___cortex___core___configuration.html#gaddbae1a1b57539f398eb5546a17de8f6">  130</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1         </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d0/d99/group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  131</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               2         </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../d0/d99/group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  132</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;core_cm0plus.h&quot;              </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;system_MKL26Z4.h&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html">  180</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a2d8e01822be6de68dbf4718196f1d83d">  181</a></span>&#160;  __IO uint32_t SC1[2];                            </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">  182</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                              </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">  183</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                              </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a790459a24adcd854e7d01d2ff34b57f9">  184</a></span>&#160;  __I  uint32_t R[2];                              </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">  185</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a>;                               </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">  186</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a>;                               </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">  187</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">  188</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                               </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">  189</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                               </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">  190</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">PG</a>;                                </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">  191</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">MG</a>;                                </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">  192</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a>;                              </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">  193</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                              </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">  194</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a>;                              </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">  195</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                              </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">  196</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                              </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  197</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                              </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">  198</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                              </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">  200</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a>;                              </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">  201</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a>;                              </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">  202</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a>;                              </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">  203</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a>;                              </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">  204</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a>;                              </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">  205</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a>;                              </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../db/da6/struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">  206</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/da6/struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a>;                              </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <a class="code" href="../../db/da6/struct_a_d_c___type.html">ADC_Type</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="../../db/d7e/group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  368</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="../../db/d7e/group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  370</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="../../db/d7e/group___a_d_c___peripheral___access___layer.html#gae0bfd3c32654e1c2ef2188474f7d7d07">  372</a></span>&#160;<span class="preprocessor">#define ADC_BASES                                { ADC0 }</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html">  389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">  390</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a>;                                </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">  391</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CR1</a>;                                </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">  392</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a>;                                </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">  393</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a>;                                </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">  394</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a>;                              </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="../../d1/dd9/struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">  395</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/dd9/struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a>;                              </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;} <a class="code" href="../../d1/dd9/struct_c_m_p___type.html">CMP_Type</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       0x20u</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      5</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="../../d0/dc4/group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268">  473</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="../../d0/dc4/group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">  475</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="../../d0/dc4/group___c_m_p___peripheral___access___layer.html#gabf206bc1e82fe1a9dea1ccedaf253afb">  477</a></span>&#160;<span class="preprocessor">#define CMP_BASES                                { CMP0 }</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html">  494</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">  496</a></span>&#160;    __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DATL</a>;                               </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">  497</a></span>&#160;    __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DATH</a>;                               </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  } DAT[2];</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">  500</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">SR</a>;                                 </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">  501</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">C0</a>;                                 </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">  502</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">C1</a>;                                 </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="../../d9/d53/struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">  503</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/d53/struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">C2</a>;                                 </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;} <a class="code" href="../../d9/d53/struct_d_a_c___type.html">DAC_Type</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x4u</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     2</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0x1u</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0x10u</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="../../d1/d6e/group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc">  563</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="../../d1/d6e/group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955">  565</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="../../d1/d6e/group___d_a_c___peripheral___access___layer.html#gaad3bd138b185ee4a6897c8e0e39373be">  567</a></span>&#160;<span class="preprocessor">#define DAC_BASES                                { DAC0 }</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html">  584</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;       uint8_t RESERVED_0[256];</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">  587</a></span>&#160;    __IO uint32_t <a class="code" href="../../d7/d9c/struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">SAR</a>;                               </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">  588</a></span>&#160;    __IO uint32_t <a class="code" href="../../d7/d9c/struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">DAR</a>;                               </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">  590</a></span>&#160;      __IO uint32_t <a class="code" href="../../d7/d9c/struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">DSR_BCR</a>;                           </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;             uint8_t RESERVED_0[3];</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">  593</a></span>&#160;        __IO uint8_t <a class="code" href="../../d7/d9c/struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">DSR</a>;                                </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      } DMA_DSR_ACCESS8BIT;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    };</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="../../d7/d9c/struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">  596</a></span>&#160;    __IO uint32_t <a class="code" href="../../d7/d9c/struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">DCR</a>;                               </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  } DMA[4];</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;} <a class="code" href="../../d7/d9c/struct_d_m_a___type.html">DMA_Type</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* SAR Bit Fields */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        0</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SAR_SAR_SHIFT))&amp;DMA_SAR_SAR_MASK)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* DAR Bit Fields */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        0</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DAR_DAR_SHIFT))&amp;DMA_DAR_DAR_MASK)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* DSR_BCR Bit Fields */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     0xFFFFFFu</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    0</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BCR_SHIFT))&amp;DMA_DSR_BCR_BCR_MASK)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    0x1000000u</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   24</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     0x2000000u</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    25</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     0x4000000u</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    26</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     0x10000000u</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    28</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     0x20000000u</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    29</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      0x40000000u</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     30</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* DCR Bit Fields */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        0x3u</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       0</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH2_SHIFT))&amp;DMA_DCR_LCH2_MASK)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        0xCu</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       2</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH1_SHIFT))&amp;DMA_DCR_LCH1_MASK)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      0x30u</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     4</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LINKCC_SHIFT))&amp;DMA_DCR_LINKCC_MASK)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       0x80u</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      7</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        0xF00u</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       8</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DMOD_SHIFT))&amp;DMA_DCR_DMOD_MASK)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        0xF000u</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       12</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SMOD_SHIFT))&amp;DMA_DCR_SMOD_MASK)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       0x10000u</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      16</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       0x60000u</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      17</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DSIZE_SHIFT))&amp;DMA_DCR_DSIZE_MASK)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        0x80000u</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       19</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       0x300000u</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      20</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SSIZE_SHIFT))&amp;DMA_DCR_SSIZE_MASK)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        0x400000u</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       22</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      0x800000u</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     23</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          0x10000000u</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         28</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          0x20000000u</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         29</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         0x40000000u</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        30</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        0x80000000u</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       31</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="../../d4/d2d/group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563">  681</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="../../d4/d2d/group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">  683</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="../../d4/d2d/group___d_m_a___peripheral___access___layer.html#gafbca71aaa985f4b626c194c6323deafd">  685</a></span>&#160;<span class="preprocessor">#define DMA_BASES                                { DMA0 }</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="../../d9/dba/struct_d_m_a_m_u_x___type.html">  702</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="../../d9/dba/struct_d_m_a_m_u_x___type.html#a0279b54399dafc0d96252883dff6ec33">  703</a></span>&#160;  __IO uint8_t CHCFG[4];                           </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="../../d9/dba/struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="../../df/d04/group___d_m_a_m_u_x___peripheral___access___layer.html#ga53dad94854927e3f0d04159ddae91b12">  731</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE                             (0x40021000u)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="../../df/d04/group___d_m_a_m_u_x___peripheral___access___layer.html#gab65f26d32cad2fbb14838d5c831203ec">  733</a></span>&#160;<span class="preprocessor">#define DMAMUX0                                  ((DMAMUX_Type *)DMAMUX0_BASE)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="../../df/d04/group___d_m_a_m_u_x___peripheral___access___layer.html#gab9b186d6c6fff122d6e6403194dcc914">  735</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASES                             { DMAMUX0 }</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">   -- FGPIO Peripheral Access Layer</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html">  752</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041">  753</a></span>&#160;  __IO uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041">PDOR</a>;                              </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c">  754</a></span>&#160;  __O  uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c">PSOR</a>;                              </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a">  755</a></span>&#160;  __O  uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a">PCOR</a>;                              </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524">  756</a></span>&#160;  __O  uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524">PTOR</a>;                              </div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">  757</a></span>&#160;  __I  uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">PDIR</a>;                              </div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="../../da/da7/struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">  758</a></span>&#160;  __IO uint32_t <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">PDDR</a>;                              </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;} <a class="code" href="../../da/da7/struct_f_g_p_i_o___type.html">FGPIO_Type</a>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     0</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDOR_PDO_SHIFT))&amp;FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    0</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PSOR_PTSO_SHIFT))&amp;FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    0</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PCOR_PTCO_SHIFT))&amp;FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    0</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PTOR_PTTO_SHIFT))&amp;FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     0</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDIR_PDI_SHIFT))&amp;FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     0</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDDR_PDD_SHIFT))&amp;FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga0d3a308bab6801f3fdef9192b57f5073">  802</a></span>&#160;<span class="preprocessor">#define FPTA_BASE                                (0xF80FF000u)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga9c9845eecb47533d43682c76b647a418">  804</a></span>&#160;<span class="preprocessor">#define FPTA                                     ((FGPIO_Type *)FPTA_BASE)</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga3c0b29d6098de5c320e08fa1cc178c74">  806</a></span>&#160;<span class="preprocessor">#define FPTB_BASE                                (0xF80FF040u)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga4ce99ecbb3628d6acd2dbf0be768fee6">  808</a></span>&#160;<span class="preprocessor">#define FPTB                                     ((FGPIO_Type *)FPTB_BASE)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga66ece72cf9789384e7e4135fcf987e87">  810</a></span>&#160;<span class="preprocessor">#define FPTC_BASE                                (0xF80FF080u)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#gaf6fba694d82dbc936746eb6bf6ae8a2b">  812</a></span>&#160;<span class="preprocessor">#define FPTC                                     ((FGPIO_Type *)FPTC_BASE)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga51f70becd3123ee39b30c6c8abd28c8a">  814</a></span>&#160;<span class="preprocessor">#define FPTD_BASE                                (0xF80FF0C0u)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga324d413a64bf1fc77a63a5df818d0517">  816</a></span>&#160;<span class="preprocessor">#define FPTD                                     ((FGPIO_Type *)FPTD_BASE)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga7d979b981b5cd0b8d5d0249418393291">  818</a></span>&#160;<span class="preprocessor">#define FPTE_BASE                                (0xF80FF100u)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga25f3a2d3ce42f955528e5cbbf5db412c">  820</a></span>&#160;<span class="preprocessor">#define FPTE                                     ((FGPIO_Type *)FPTE_BASE)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="../../d8/d2f/group___f_g_p_i_o___peripheral___access___layer.html#ga78cacc38400726346777c7d28fc637ab">  822</a></span>&#160;<span class="preprocessor">#define FGPIO_BASES                              { FPTA, FPTB, FPTC, FPTD, FPTE }</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">   -- FTFA Peripheral Access Layer</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html">  839</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4">  840</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4">FSTAT</a>;                              </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0">  841</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0">FCNFG</a>;                              </div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c">  842</a></span>&#160;  __I  uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c">FSEC</a>;                               </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e">  843</a></span>&#160;  __I  uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e">FOPT</a>;                               </div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3">  844</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3">FCCOB3</a>;                             </div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9">  845</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9">FCCOB2</a>;                             </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee">  846</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee">FCCOB1</a>;                             </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980">  847</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980">FCCOB0</a>;                             </div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d">  848</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d">FCCOB7</a>;                             </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458">  849</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458">FCCOB6</a>;                             </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8">  850</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8">FCCOB5</a>;                             </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835">  851</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835">FCCOB4</a>;                             </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7">  852</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FCCOBB</a>;                             </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702">  853</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FCCOBA</a>;                             </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559">  854</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559">FCCOB9</a>;                             </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951">  855</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951">FCCOB8</a>;                             </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5">  856</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5">FPROT3</a>;                             </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357">  857</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357">FPROT2</a>;                             </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">  858</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FPROT1</a>;                             </div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="../../d3/db2/struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf">  859</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf">FPROT0</a>;                             </div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;} <a class="code" href="../../d3/db2/struct_f_t_f_a___type.html">FTFA_Type</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_SEC_SHIFT))&amp;FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_FSLACC_SHIFT))&amp;FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_MEEN_SHIFT))&amp;FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_KEYEN_SHIFT))&amp;FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FOPT_OPT_SHIFT))&amp;FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB3_CCOBn_SHIFT))&amp;FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB2_CCOBn_SHIFT))&amp;FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB1_CCOBn_SHIFT))&amp;FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB0_CCOBn_SHIFT))&amp;FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB7_CCOBn_SHIFT))&amp;FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB6_CCOBn_SHIFT))&amp;FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB5_CCOBn_SHIFT))&amp;FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB4_CCOBn_SHIFT))&amp;FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBB_CCOBn_SHIFT))&amp;FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBA_CCOBn_SHIFT))&amp;FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB9_CCOBn_SHIFT))&amp;FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB8_CCOBn_SHIFT))&amp;FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT3_PROT_SHIFT))&amp;FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT2_PROT_SHIFT))&amp;FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT1_PROT_SHIFT))&amp;FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT0_PROT_SHIFT))&amp;FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="../../df/d97/group___f_t_f_a___peripheral___access___layer.html#gaa2b2cdc953f8c4bfc44977ac97c1ca3a">  980</a></span>&#160;<span class="preprocessor">#define FTFA_BASE                                (0x40020000u)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="../../df/d97/group___f_t_f_a___peripheral___access___layer.html#ga51932e698139405f75ed323a8bc0bbb8">  982</a></span>&#160;<span class="preprocessor">#define FTFA                                     ((FTFA_Type *)FTFA_BASE)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="../../df/d97/group___f_t_f_a___peripheral___access___layer.html#ga46969e3bf286d79fa9fb05d9cfebe439">  984</a></span>&#160;<span class="preprocessor">#define FTFA_BASES                               { FTFA }</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160; <span class="comment">/* end of group FTFA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html"> 1001</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 1002</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                              </div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc"> 1003</a></span>&#160;  __O  uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                              </div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719"> 1004</a></span>&#160;  __O  uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                              </div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de"> 1005</a></span>&#160;  __O  uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                              </div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999"> 1006</a></span>&#160;  __I  uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                              </div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="../../d6/d35/struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5"> 1007</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                              </div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;} <a class="code" href="../../d6/d35/struct_g_p_i_o___type.html">GPIO_Type</a>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 1051</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 1053</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 1055</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 1057</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 1059</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 1061</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 1063</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 1065</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 1067</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 1069</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="../../d3/de7/group___g_p_i_o___peripheral___access___layer.html#ga6dcb35020dceb1c58b30c07906840780"> 1071</a></span>&#160;<span class="preprocessor">#define GPIO_BASES                               { PTA, PTB, PTC, PTD, PTE }</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html"> 1088</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74"> 1089</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a>;                                 </div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20"> 1090</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a>;                                  </div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3"> 1091</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a>;                                 </div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3"> 1092</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">S</a>;                                  </div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0"> 1093</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">D</a>;                                  </div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7"> 1094</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a>;                                 </div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc"> 1095</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a>;                                </div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db"> 1096</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a>;                                 </div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7"> 1097</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a>;                                </div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457"> 1098</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">A2</a>;                                 </div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6"> 1099</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a>;                               </div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="../../df/d38/struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27"> 1100</a></span>&#160;  __IO uint8_t <a class="code" href="../../df/d38/struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a>;                               </div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;} <a class="code" href="../../df/d38/struct_i2_c___type.html">I2C_Type</a>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_MASK                      0x20u</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_SHIFT                     5</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="../../dc/d0c/group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 1226</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="../../dc/d0c/group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 1228</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="../../dc/d0c/group___i2_c___peripheral___access___layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 1230</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="../../dc/d0c/group___i2_c___peripheral___access___layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1232</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="../../dc/d0c/group___i2_c___peripheral___access___layer.html#gacc84a3926704813743d5f61d19ba0779"> 1234</a></span>&#160;<span class="preprocessor">#define I2C_BASES                                { I2C0, I2C1 }</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html"> 1251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7"> 1252</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a>;                              </div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca"> 1254</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a>;                              </div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31"> 1255</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a>;                              </div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df"> 1256</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a>;                              </div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf"> 1257</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a>;                              </div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;       uint8_t RESERVED_1[8];</div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a9eae12b8b4c377a3adf820f320a0a4c0"> 1259</a></span>&#160;  __O  uint32_t TDR[1];                            </div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;       uint8_t RESERVED_2[60];</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1"> 1261</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a>;                               </div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;       uint8_t RESERVED_3[28];</div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96"> 1263</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a>;                              </div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2"> 1265</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a>;                              </div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f"> 1266</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">RCR3</a>;                              </div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac"> 1267</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a>;                              </div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50"> 1268</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a>;                              </div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;       uint8_t RESERVED_5[8];</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a383a8dc5709d2e59678f84347ae95a23"> 1270</a></span>&#160;  __I  uint32_t RDR[1];                            </div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;       uint8_t RESERVED_6[60];</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560"> 1272</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">RMR</a>;                               </div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15"> 1274</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a>;                               </div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="../../df/d78/struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1"> 1275</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d78/struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">MDR</a>;                               </div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;} <a class="code" href="../../df/d78/struct_i2_s___type.html">I2S_Type</a>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define I2S_TCR2_CLKMODE_MASK                    0xC000000u</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define I2S_TCR2_CLKMODE_SHIFT                   26</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define I2S_TCR2_CLKMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_CLKMODE_SHIFT))&amp;I2S_TCR2_CLKMODE_MASK)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0x1u</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x10000u</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0x10000u</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0x3u</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define I2S_RCR2_CLKMODE_MASK                    0xC000000u</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define I2S_RCR2_CLKMODE_SHIFT                   26</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define I2S_RCR2_CLKMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_CLKMODE_SHIFT))&amp;I2S_RCR2_CLKMODE_MASK)</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0x1u</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x10000u</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0x10000u</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0x3u</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/* MDR Bit Fields */</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="../../d1/de0/group___i2_s___peripheral___access___layer.html#ga7441a9fd88c69575185aa87244e12f85"> 1468</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="../../d1/de0/group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877"> 1470</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="../../d1/de0/group___i2_s___peripheral___access___layer.html#gad9dc1dc7ad8c432656058ebd63ef1eab"> 1472</a></span>&#160;<span class="preprocessor">#define I2S_BASES                                { I2S0 }</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160; <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html"> 1489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833"> 1490</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">PE1</a>;                                </div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67"> 1491</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">PE2</a>;                                </div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084"> 1492</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084">PE3</a>;                                </div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f"> 1493</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f">PE4</a>;                                </div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f"> 1494</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">ME</a>;                                 </div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679"> 1495</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">F1</a>;                                 </div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943"> 1496</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943">F2</a>;                                 </div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f"> 1497</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f">F3</a>;                                 </div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159"> 1498</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">FILT1</a>;                              </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="../../d4/dcc/struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea"> 1499</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">FILT2</a>;                              </div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;} <a class="code" href="../../d4/dcc/struct_l_l_w_u___type.html">LLWU_Type</a>;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="../../df/d9c/group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 1657</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="../../df/d9c/group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 1659</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="../../df/d9c/group___l_l_w_u___peripheral___access___layer.html#ga466e35ad6d2ba38c48fbfc6b7f3888be"> 1661</a></span>&#160;<span class="preprocessor">#define LLWU_BASES                               { LLWU }</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="../../d9/dad/struct_l_p_t_m_r___type.html"> 1678</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="../../d9/dad/struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7"> 1679</a></span>&#160;  __IO uint32_t <a class="code" href="../../d9/dad/struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                               </div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="../../d9/dad/struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51"> 1680</a></span>&#160;  __IO uint32_t <a class="code" href="../../d9/dad/struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                               </div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="../../d9/dad/struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 1681</a></span>&#160;  __IO uint32_t <a class="code" href="../../d9/dad/struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                               </div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="../../d9/dad/struct_l_p_t_m_r___type.html#a3a78ce6eb96610b773e9683eb31eb56f"> 1682</a></span>&#160;  __I  uint32_t <a class="code" href="../../d9/dad/struct_l_p_t_m_r___type.html#a3a78ce6eb96610b773e9683eb31eb56f">CNR</a>;                               </div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;} <a class="code" href="../../d9/dad/struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="../../dc/de0/group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 1735</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="../../dc/de0/group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 1737</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="../../dc/de0/group___l_p_t_m_r___peripheral___access___layer.html#ga6268765a66cbad770c74b5db8f2171c0"> 1739</a></span>&#160;<span class="preprocessor">#define LPTMR_BASES                              { LPTMR0 }</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html"> 1756</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1"> 1757</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">C1</a>;                                 </div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609"> 1758</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">C2</a>;                                 </div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38"> 1759</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">C3</a>;                                 </div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db"> 1760</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">C4</a>;                                 </div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992"> 1761</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">C5</a>;                                 </div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b"> 1762</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">C6</a>;                                 </div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768"> 1763</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768">S</a>;                                  </div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564"> 1765</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">SC</a>;                                 </div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7"> 1767</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">ATCVH</a>;                              </div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3"> 1768</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">ATCVL</a>;                              </div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a817afb6d00c67e342392f52248389360"> 1769</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a817afb6d00c67e342392f52248389360">C7</a>;                                 </div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6"> 1770</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6">C8</a>;                                 </div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a741d9e828690788987ec4ea87e5d77a6"> 1771</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a741d9e828690788987ec4ea87e5d77a6">C9</a>;                                 </div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="../../d6/df3/struct_m_c_g___type.html#a011911d042745a9660fde078b5fa954f"> 1772</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/df3/struct_m_c_g___type.html#a011911d042745a9660fde078b5fa954f">C10</a>;                                </div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;} <a class="code" href="../../d6/df3/struct_m_c_g___type.html">MCG_Type</a>;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_MASK                      0x40u</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_SHIFT                     6</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          0x80u</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         7</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="../../d8/d0a/group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 1895</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="../../d8/d0a/group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 1897</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="../../d8/d0a/group___m_c_g___peripheral___access___layer.html#ga462bc560fe3a4fcc406c2a65cdb0da19"> 1899</a></span>&#160;<span class="preprocessor">#define MCG_BASES                                { MCG }</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="../../d1/df8/struct_m_c_m___type.html"> 1916</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="../../d1/df8/struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41"> 1918</a></span>&#160;  __I  uint16_t <a class="code" href="../../d1/df8/struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                             </div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="../../d1/df8/struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92"> 1919</a></span>&#160;  __I  uint16_t <a class="code" href="../../d1/df8/struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                             </div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="../../d1/df8/struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881"> 1920</a></span>&#160;  __IO uint32_t <a class="code" href="../../d1/df8/struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">PLACR</a>;                             </div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="../../d1/df8/struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd"> 1922</a></span>&#160;  __IO uint32_t <a class="code" href="../../d1/df8/struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">CPO</a>;                               </div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;} <a class="code" href="../../d1/df8/struct_m_c_m___type.html">MCM_Type</a>;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      0x400u</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     10</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     0x800u</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    11</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     0x1000u</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    12</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      0x2000u</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     13</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      0x4000u</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     14</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      0x8000u</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     15</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      0x10000u</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     16</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="../../de/ddc/group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 1974</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="../../de/ddc/group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 1976</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="../../de/ddc/group___m_c_m___peripheral___access___layer.html#gae039f166cb08b579c33af9badf297578"> 1978</a></span>&#160;<span class="preprocessor">#define MCM_BASES                                { MCM }</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">   -- MTB Peripheral Access Layer</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html"> 1995</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621"> 1996</a></span>&#160;  __IO uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621">POSITION</a>;                          </div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296"> 1997</a></span>&#160;  __IO uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296">MASTER</a>;                            </div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e"> 1998</a></span>&#160;  __IO uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e">FLOW</a>;                              </div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd"> 1999</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd">BASE</a>;                              </div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;       uint8_t RESERVED_0[3824];</div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e"> 2001</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e">MODECTRL</a>;                          </div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;       uint8_t RESERVED_1[156];</div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695"> 2003</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695">TAGSET</a>;                            </div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c"> 2004</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c">TAGCLEAR</a>;                          </div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705"> 2006</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705">LOCKACCESS</a>;                        </div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586"> 2007</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">LOCKSTAT</a>;                          </div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1"> 2008</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1">AUTHSTAT</a>;                          </div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8"> 2009</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8">DEVICEARCH</a>;                        </div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1"> 2011</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">DEVICECFG</a>;                         </div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97"> 2012</a></span>&#160;  __I  uint32_t <a class="code" href="../../d2/d09/struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97">DEVICETYPID</a>;                       </div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#a0c410e74055ad153703a80b7acc8511f"> 2013</a></span>&#160;  __I  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="../../d2/d09/struct_m_t_b___type.html#af6e5d12df255a8b88055571b48829b5f"> 2014</a></span>&#160;  __I  uint32_t COMPID[4];                         </div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;} <a class="code" href="../../d2/d09/struct_m_t_b___type.html">MTB_Type</a>;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">/* POSITION Bit Fields */</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   0x4u</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  2</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                0xFFFFFFF8u</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               3</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_POINTER_SHIFT))&amp;MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">/* MASTER Bit Fields */</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     0x1Fu</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    0</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_MASK_SHIFT))&amp;MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 0x20u</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                5</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  0x40u</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 6</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 0x80u</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                7</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  0x100u</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 8</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  0x200u</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 9</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       0x80000000u</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      31</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">/* FLOW Bit Fields */</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   0x1u</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  0</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   0x2u</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  1</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  0xFFFFFFF8u</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 3</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_WATERMARK_SHIFT))&amp;MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">/* BASE Bit Fields */</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  0</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_BASE_BASEADDR_SHIFT))&amp;MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/* MODECTRL Bit Fields */</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              0</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MODECTRL_MODECTRL_SHIFT))&amp;MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">/* TAGSET Bit Fields */</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  0</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGSET_TAGSET_SHIFT))&amp;MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/* TAGCLEAR Bit Fields */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              0</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGCLEAR_TAGCLEAR_SHIFT))&amp;MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">/* LOCKACCESS Bit Fields */</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          0</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKACCESS_LOCKACCESS_SHIFT))&amp;MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">/* LOCKSTAT Bit Fields */</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              0</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKSTAT_LOCKSTAT_SHIFT))&amp;MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/* AUTHSTAT Bit Fields */</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   0x1u</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  0</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   0x2u</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  1</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   0x4u</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  2</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   0x8u</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  3</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">/* DEVICEARCH Bit Fields */</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          0</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICEARCH_DEVICEARCH_SHIFT))&amp;MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            0</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        0</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_SHIFT              0</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_PERIPHID_PERIPHID_SHIFT))&amp;MTB_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_COMPID_COMPID_SHIFT))&amp;MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="../../d1/d83/group___m_t_b___peripheral___access___layer.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 2117</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 (0xF0000000u)</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="../../d1/d83/group___m_t_b___peripheral___access___layer.html#ga09636f7f0071f50666d5747d44c6b94e"> 2119</a></span>&#160;<span class="preprocessor">#define MTB                                      ((MTB_Type *)MTB_BASE)</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="../../d1/d83/group___m_t_b___peripheral___access___layer.html#ga0724568d844bb0d51997938f5e951e4b"> 2121</a></span>&#160;<span class="preprocessor">#define MTB_BASES                                { MTB }</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; <span class="comment">/* end of group MTB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">   -- MTBDWT Peripheral Access Layer</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html"> 2138</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0"> 2139</a></span>&#160;  __I  uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0">CTRL</a>;                              </div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb"> 2142</a></span>&#160;    __IO uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb">COMP</a>;                              </div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622"> 2143</a></span>&#160;    __IO uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622">MASK</a>;                              </div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8"> 2144</a></span>&#160;    __IO uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">FCT</a>;                               </div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;         uint8_t RESERVED_0[4];</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;       uint8_t RESERVED_1[448];</div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7"> 2148</a></span>&#160;  __IO uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7">TBCTRL</a>;                            </div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;       uint8_t RESERVED_2[3524];</div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa"> 2150</a></span>&#160;  __I  uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">DEVICECFG</a>;                         </div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3"> 2151</a></span>&#160;  __I  uint32_t <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3">DEVICETYPID</a>;                       </div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a9a6614b460e543f6fe752e4b82b68127"> 2152</a></span>&#160;  __I  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a81223eba8521f8e75c46e7774cc2648f"> 2153</a></span>&#160;  __I  uint32_t COMPID[4];                         </div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;} <a class="code" href="../../d0/dd9/struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a>;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              0xFFFFFFFu</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             0</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  0xF0000000u</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 28</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_NUMCMP_SHIFT))&amp;MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   0</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMP_COMP_SHIFT))&amp;MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    0x1Fu</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   0</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_MASK_MASK_SHIFT))&amp;MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 0xFu</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                0</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_FUNCTION_SHIFT))&amp;MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               0x100u</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              8</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                0xC00u</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               10</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVSIZE_SHIFT))&amp;MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               0xF000u</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              12</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVADDR0_SHIFT))&amp;MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  0x1000000u</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 24</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                0x1u</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               0</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                0x2u</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               1</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               0xF0000000u</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              28</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          0xFFFFFFFFu</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         0</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     0</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_SHIFT           0</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_PERIPHID_PERIPHID_SHIFT))&amp;MTBDWT_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               0</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMPID_COMPID_SHIFT))&amp;MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="../../d3/def/group___m_t_b_d_w_t___peripheral___access___layer.html#ga35706ac7f77d2b8bad31f491675b3f31"> 2226</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE                              (0xF0001000u)</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="../../d3/def/group___m_t_b_d_w_t___peripheral___access___layer.html#ga9727da650f73f6eee83b3886f78b8b7a"> 2228</a></span>&#160;<span class="preprocessor">#define MTBDWT                                   ((MTBDWT_Type *)MTBDWT_BASE)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="../../d3/def/group___m_t_b_d_w_t___peripheral___access___layer.html#gac369c79ac18c4ad1a6f6c20bb163e9a1"> 2230</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASES                             { MTBDWT }</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html"> 2247</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22"> 2248</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">BACKKEY3</a>;                           </div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76"> 2249</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">BACKKEY2</a>;                           </div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#ad90570e3331407893b892cd722c8566c"> 2250</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">BACKKEY1</a>;                           </div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7"> 2251</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">BACKKEY0</a>;                           </div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7"> 2252</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">BACKKEY7</a>;                           </div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930"> 2253</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">BACKKEY6</a>;                           </div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471"> 2254</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">BACKKEY5</a>;                           </div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66"> 2255</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">BACKKEY4</a>;                           </div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347"> 2256</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">FPROT3</a>;                             </div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041"> 2257</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">FPROT2</a>;                             </div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35"> 2258</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">FPROT1</a>;                             </div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e"> 2259</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">FPROT0</a>;                             </div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d"> 2260</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">FSEC</a>;                               </div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="../../db/dc2/struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30"> 2261</a></span>&#160;  __I  uint8_t <a class="code" href="../../db/dc2/struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">FOPT</a>;                               </div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;} <a class="code" href="../../db/dc2/struct_n_v___type.html">NV_Type</a>;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     0x1u</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    0</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               0x8u</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              3</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     0x10u</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    4</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   0x20u</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  5</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="../../d8/dd8/group___n_v___peripheral___access___layer.html#ga1e6dbd99b75dd6c501dddbdbc8141ea7"> 2353</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="../../d8/dd8/group___n_v___peripheral___access___layer.html#gaf75019f28fbe0be805db316ab76bda45"> 2355</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig                         ((NV_Type *)FTFA_FlashConfig_BASE)</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="../../d8/dd8/group___n_v___peripheral___access___layer.html#ga23e4e2db513617e5cf3f40bb5191058c"> 2357</a></span>&#160;<span class="preprocessor">#define NV_BASES                                 { FTFA_FlashConfig }</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="../../d3/dc7/struct_o_s_c___type.html"> 2374</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="../../d3/dc7/struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6"> 2375</a></span>&#160;  __IO uint8_t <a class="code" href="../../d3/dc7/struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">CR</a>;                                 </div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;} <a class="code" href="../../d3/dc7/struct_o_s_c___type.html">OSC_Type</a>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="../../d7/df3/group___o_s_c___peripheral___access___layer.html#ga66f87e82bb3e71235bf89df7149e7be7"> 2408</a></span>&#160;<span class="preprocessor">#define OSC0_BASE                                (0x40065000u)</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="../../d7/df3/group___o_s_c___peripheral___access___layer.html#gafcf06a8b76107b94e802b4db254e8bbc"> 2410</a></span>&#160;<span class="preprocessor">#define OSC0                                     ((OSC_Type *)OSC0_BASE)</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="../../d7/df3/group___o_s_c___peripheral___access___layer.html#gac0832d577b8c96bb29c48e05c5f136a3"> 2412</a></span>&#160;<span class="preprocessor">#define OSC_BASES                                { OSC0 }</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html"> 2429</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0"> 2430</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">MCR</a>;                               </div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;       uint8_t RESERVED_0[220];</div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b"> 2432</a></span>&#160;  __I  uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b">LTMR64H</a>;                           </div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a"> 2433</a></span>&#160;  __I  uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a">LTMR64L</a>;                           </div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224"> 2436</a></span>&#160;    __IO uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">LDVAL</a>;                             </div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9"> 2437</a></span>&#160;    __I  uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">CVAL</a>;                              </div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea"> 2438</a></span>&#160;    __IO uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">TCTRL</a>;                             </div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="../../d6/dde/struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa"> 2439</a></span>&#160;    __IO uint32_t <a class="code" href="../../d6/dde/struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">TFLG</a>;                              </div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;} <a class="code" href="../../d6/dde/struct_p_i_t___type.html">PIT_Type</a>;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/* LTMR64H Bit Fields */</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    0</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64H_LTH_SHIFT))&amp;PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">/* LTMR64L Bit Fields */</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    0</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64L_LTL_SHIFT))&amp;PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="../../d0/d8e/group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 2491</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="../../d0/d8e/group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 2493</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="../../d0/d8e/group___p_i_t___peripheral___access___layer.html#ga0de78c2bccafb17d6b1d1fdad387f4c7"> 2495</a></span>&#160;<span class="preprocessor">#define PIT_BASES                                { PIT }</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="../../d1/d6b/struct_p_m_c___type.html"> 2512</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="../../d1/d6b/struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 2513</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d6b/struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                             </div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="../../d1/d6b/struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea"> 2514</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d6b/struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                             </div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="../../d1/d6b/struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936"> 2515</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d6b/struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                              </div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;} <a class="code" href="../../d1/d6b/struct_p_m_c___type.html">PMC_Type</a>;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="../../d3/d21/group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 2566</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="../../d3/d21/group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 2568</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="../../d3/d21/group___p_m_c___peripheral___access___layer.html#gab60c4d50378b9e17b781670c6c0def9b"> 2570</a></span>&#160;<span class="preprocessor">#define PMC_BASES                                { PMC }</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="../../dc/d48/struct_p_o_r_t___type.html"> 2587</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="../../dc/d48/struct_p_o_r_t___type.html#a1ff5dc350e7bf1f89668d15e100f1dc5"> 2588</a></span>&#160;  __IO uint32_t PCR[32];                           </div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="../../dc/d48/struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655"> 2589</a></span>&#160;  __O  uint32_t <a class="code" href="../../dc/d48/struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                             </div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="../../dc/d48/struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1"> 2590</a></span>&#160;  __O  uint32_t <a class="code" href="../../dc/d48/struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                             </div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="../../dc/d48/struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58"> 2592</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/d48/struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                              </div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;} <a class="code" href="../../dc/d48/struct_p_o_r_t___type.html">PORT_Type</a>;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 2649</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 2651</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 2653</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 2655</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 2657</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 2659</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 2661</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 2663</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 2665</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 2667</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="../../d0/d14/group___p_o_r_t___peripheral___access___layer.html#gad4b98e503f54129f95278e86852e7782"> 2669</a></span>&#160;<span class="preprocessor">#define PORT_BASES                               { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="../../d6/de7/struct_r_c_m___type.html"> 2686</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="../../d6/de7/struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65"> 2687</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/de7/struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">SRS0</a>;                               </div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="../../d6/de7/struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523"> 2688</a></span>&#160;  __I  uint8_t <a class="code" href="../../d6/de7/struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">SRS1</a>;                               </div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="../../d6/de7/struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d"> 2690</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/de7/struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RPFC</a>;                               </div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="../../d6/de7/struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b"> 2691</a></span>&#160;  __IO uint8_t <a class="code" href="../../d6/de7/struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RPFW</a>;                               </div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;} <a class="code" href="../../d6/de7/struct_r_c_m___type.html">RCM_Type</a>;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="../../d7/df7/group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 2745</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="../../d7/df7/group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 2747</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="../../d7/df7/group___r_c_m___peripheral___access___layer.html#ga24bd9f9577aab68de7b0228b74bd5520"> 2749</a></span>&#160;<span class="preprocessor">#define RCM_BASES                                { RCM }</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">   -- ROM Peripheral Access Layer</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html"> 2766</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a5989ed4bd007dd1cbdc1e2b60b7e4b6c"> 2767</a></span>&#160;  __I  uint32_t ENTRY[3];                          </div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9"> 2768</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9">TABLEMARK</a>;                         </div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;       uint8_t RESERVED_0[4028];</div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b"> 2770</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b">SYSACCESS</a>;                         </div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc"> 2771</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc">PERIPHID4</a>;                         </div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19"> 2772</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19">PERIPHID5</a>;                         </div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a"> 2773</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a">PERIPHID6</a>;                         </div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867"> 2774</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867">PERIPHID7</a>;                         </div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb"> 2775</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb">PERIPHID0</a>;                         </div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5"> 2776</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5">PERIPHID1</a>;                         </div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c"> 2777</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c">PERIPHID2</a>;                         </div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2"> 2778</a></span>&#160;  __I  uint32_t <a class="code" href="../../df/d72/struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">PERIPHID3</a>;                         </div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="../../df/d72/struct_r_o_m___type.html#a29c79dc5608f079e4e9c92f29ee268ea"> 2779</a></span>&#160;  __I  uint32_t COMPID[4];                         </div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;} <a class="code" href="../../df/d72/struct_r_o_m___type.html">ROM_Type</a>;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">/* ENTRY Bit Fields */</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    0</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_ENTRY_ENTRY_SHIFT))&amp;ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/* TABLEMARK Bit Fields */</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 0</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_TABLEMARK_MARK_SHIFT))&amp;ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/* SYSACCESS Bit Fields */</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            0</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_SYSACCESS_SYSACCESS_SHIFT))&amp;ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">/* PERIPHID4 Bit Fields */</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID4_PERIPHID_SHIFT))&amp;ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/* PERIPHID5 Bit Fields */</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID5_PERIPHID_SHIFT))&amp;ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">/* PERIPHID6 Bit Fields */</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID6_PERIPHID_SHIFT))&amp;ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">/* PERIPHID7 Bit Fields */</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID7_PERIPHID_SHIFT))&amp;ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* PERIPHID0 Bit Fields */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID0_PERIPHID_SHIFT))&amp;ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">/* PERIPHID1 Bit Fields */</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID1_PERIPHID_SHIFT))&amp;ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/* PERIPHID2 Bit Fields */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID2_PERIPHID_SHIFT))&amp;ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">/* PERIPHID3 Bit Fields */</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID3_PERIPHID_SHIFT))&amp;ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_COMPID_COMPID_SHIFT))&amp;ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="../../d2/d3d/group___r_o_m___peripheral___access___layer.html#ga8a652cff0033969443cc2f6f5389fbd9"> 2847</a></span>&#160;<span class="preprocessor">#define ROM_BASE                                 (0xF0002000u)</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="../../d2/d3d/group___r_o_m___peripheral___access___layer.html#ga408c4c066164afa1b6aa3f804c3d3528"> 2849</a></span>&#160;<span class="preprocessor">#define ROM                                      ((ROM_Type *)ROM_BASE)</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="../../d2/d3d/group___r_o_m___peripheral___access___layer.html#gad92229cd1552dd4cb65cf0aea570b3a6"> 2851</a></span>&#160;<span class="preprocessor">#define ROM_BASES                                { ROM }</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160; <span class="comment">/* end of group ROM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html"> 2868</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6"> 2869</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                               </div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806"> 2870</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                               </div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26"> 2871</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                               </div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17"> 2872</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                               </div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 2873</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                                </div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 2874</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                                </div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05"> 2875</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                                </div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="../../db/dbd/struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 2876</a></span>&#160;  __IO uint32_t <a class="code" href="../../db/dbd/struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                               </div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;} <a class="code" href="../../db/dbd/struct_r_t_c___type.html">RTC_Type</a>;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="../../d6/dff/group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 2971</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="../../d6/dff/group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 2973</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="../../d6/dff/group___r_t_c___peripheral___access___layer.html#ga738e3debaa10128244df5d47fb7634d4"> 2975</a></span>&#160;<span class="preprocessor">#define RTC_BASES                                { RTC }</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html"> 2992</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb"> 2993</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a>;                             </div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145"> 2994</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a>;                          </div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8"> 2996</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a>;                             </div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d"> 2998</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a>;                             </div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63"> 2999</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a>;                             </div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e"> 3001</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a>;                             </div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce"> 3003</a></span>&#160;  __I  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                              </div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;       uint8_t RESERVED_4[12];</div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c"> 3005</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a>;                             </div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2"> 3006</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a>;                             </div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0"> 3007</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a>;                             </div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2"> 3008</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a>;                             </div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d"> 3009</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a>;                           </div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d"> 3011</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                             </div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e"> 3012</a></span>&#160;  __I  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a>;                             </div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124"> 3014</a></span>&#160;  __I  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                             </div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 3015</a></span>&#160;  __I  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                             </div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529"> 3016</a></span>&#160;  __I  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                              </div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;       uint8_t RESERVED_7[156];</div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef"> 3018</a></span>&#160;  __IO uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">COPC</a>;                              </div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="../../dc/df9/struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72"> 3019</a></span>&#160;  __O  uint32_t <a class="code" href="../../dc/df9/struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72">SRVCOP</a>;                            </div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;} <a class="code" href="../../dc/df9/struct_s_i_m___type.html">SIM_Type</a>;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   24</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TPMSRC_SHIFT))&amp;SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_MASK                  0xC000000u</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_SHIFT                 26</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_UART0SRC_SHIFT))&amp;SIM_SOPT2_UART0SRC_MASK)</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM1CH0SRC_SHIFT))&amp;SIM_SOPT4_TPM1CH0SRC_MASK)</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                0x100000u</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0x4u</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0x40u</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                  0x10000u</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT                 16</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_MASK                  0x20000u</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_SHIFT                 17</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_MASK                  0x40000u</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_SHIFT                 18</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   0xF0000u</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  16</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SRAMSIZE_SHIFT))&amp;SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0xF0000000u</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     28</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      0x400000u</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     22</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_MASK                      0x800000u</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_SHIFT                     23</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      0x1000000u</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     24</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      0x2000000u</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     25</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      0x4000000u</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     26</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x100u</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      8</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0x70000u</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x7F0000u</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFu</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">/* COPC Bit Fields */</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       0x1u</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      0</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    0x2u</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   1</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       0xCu</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      2</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPT_SHIFT))&amp;SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">/* SRVCOP Bit Fields */</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   0xFFu</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  0</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SRVCOP_SRVCOP_SHIFT))&amp;SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="../../d6/d60/group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 3235</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="../../d6/d60/group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 3237</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="../../d6/d60/group___s_i_m___peripheral___access___layer.html#gada0163d04c53251fcb36d06c0cc5fab9"> 3239</a></span>&#160;<span class="preprocessor">#define SIM_BASES                                { SIM }</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="../../d2/deb/struct_s_m_c___type.html"> 3256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="../../d2/deb/struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749"> 3257</a></span>&#160;  __IO uint8_t <a class="code" href="../../d2/deb/struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">PMPROT</a>;                             </div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="../../d2/deb/struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97"> 3258</a></span>&#160;  __IO uint8_t <a class="code" href="../../d2/deb/struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">PMCTRL</a>;                             </div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="../../d2/deb/struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc"> 3259</a></span>&#160;  __IO uint8_t <a class="code" href="../../d2/deb/struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">STOPCTRL</a>;                           </div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="../../d2/deb/struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027"> 3260</a></span>&#160;  __I  uint8_t <a class="code" href="../../d2/deb/struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">PMSTAT</a>;                             </div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;} <a class="code" href="../../d2/deb/struct_s_m_c___type.html">SMC_Type</a>;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 0xC0u</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                6</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PSTOPO_SHIFT))&amp;SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="../../d9/de5/group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 3309</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="../../d9/de5/group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d"> 3311</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="../../d9/de5/group___s_m_c___peripheral___access___layer.html#ga3c3dac14aea70e071c763a0fd836963b"> 3313</a></span>&#160;<span class="preprocessor">#define SMC_BASES                                { SMC }</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html"> 3330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#a10981f13e616303d353622ca3d6a4142"> 3331</a></span>&#160;  __I  uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#a10981f13e616303d353622ca3d6a4142">S</a>;                                  </div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb"> 3332</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb">BR</a>;                                 </div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc"> 3333</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc">C2</a>;                                 </div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8"> 3334</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8">C1</a>;                                 </div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#a13e2ba52edc9029e37f3ac7071cf856c"> 3335</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#a13e2ba52edc9029e37f3ac7071cf856c">ML</a>;                                 </div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#a8efcc030fde4911065d47ba28d8777e3"> 3336</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#a8efcc030fde4911065d47ba28d8777e3">MH</a>;                                 </div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#a9265ac45801fabcbd38ca71fa88cbbb8"> 3337</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#a9265ac45801fabcbd38ca71fa88cbbb8">DL</a>;                                 </div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#ae9fdf104383d614e4894d7ab0d70b6d3"> 3338</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#ae9fdf104383d614e4894d7ab0d70b6d3">DH</a>;                                 </div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#ac439fc9fc5835306379df6b326546f1e"> 3340</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#ac439fc9fc5835306379df6b326546f1e">CI</a>;                                 </div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="../../da/de8/struct_s_p_i___type.html#ac520176da85a6959b7f2d3cdb7b3d685"> 3341</a></span>&#160;  __IO uint8_t <a class="code" href="../../da/de8/struct_s_p_i___type.html#ac520176da85a6959b7f2d3cdb7b3d685">C3</a>;                                 </div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;} <a class="code" href="../../da/de8/struct_s_p_i___type.html">SPI_Type</a>;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define SPI_S_RFIFOEF_MASK                       0x1u</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define SPI_S_RFIFOEF_SHIFT                      0</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define SPI_S_TXFULLF_MASK                       0x2u</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define SPI_S_TXFULLF_SHIFT                      1</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define SPI_S_TNEAREF_MASK                       0x4u</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define SPI_S_TNEAREF_SHIFT                      2</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define SPI_S_RNFULLF_MASK                       0x8u</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define SPI_S_RNFULLF_SHIFT                      3</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          0x10u</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         4</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         0x20u</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        5</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          0x40u</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         6</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          0x80u</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         7</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">/* BR Bit Fields */</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          0xFu</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         0</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPR_SHIFT))&amp;SPI_BR_SPR_MASK)</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         0x70u</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        4</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPPR_SHIFT))&amp;SPI_BR_SPPR_MASK)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         0x1u</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        0</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      0x2u</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     1</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       0x4u</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      2</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      0x8u</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     3</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       0x10u</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      4</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       0x20u</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      5</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define SPI_C2_SPIMODE_MASK                      0x40u</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define SPI_C2_SPIMODE_SHIFT                     6</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        0x80u</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       7</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        0x1u</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       0</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         0x2u</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        1</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         0x4u</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        2</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         0x8u</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        3</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         0x10u</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        4</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        0x20u</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       5</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          0x40u</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         6</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         0x80u</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        7</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/* ML Bit Fields */</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define SPI_ML_Bits_MASK                         0xFFu</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define SPI_ML_Bits_SHIFT                        0</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define SPI_ML_Bits(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_ML_Bits_SHIFT))&amp;SPI_ML_Bits_MASK)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">/* MH Bit Fields */</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define SPI_MH_Bits_MASK                         0xFFu</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define SPI_MH_Bits_SHIFT                        0</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define SPI_MH_Bits(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_MH_Bits_SHIFT))&amp;SPI_MH_Bits_MASK)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment">/* DL Bit Fields */</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define SPI_DL_Bits_MASK                         0xFFu</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define SPI_DL_Bits_SHIFT                        0</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define SPI_DL_Bits(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_DL_Bits_SHIFT))&amp;SPI_DL_Bits_MASK)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">/* DH Bit Fields */</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define SPI_DH_Bits_MASK                         0xFFu</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define SPI_DH_Bits_SHIFT                        0</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define SPI_DH_Bits(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_DH_Bits_SHIFT))&amp;SPI_DH_Bits_MASK)</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">/* CI Bit Fields */</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define SPI_CI_SPRFCI_MASK                       0x1u</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define SPI_CI_SPRFCI_SHIFT                      0</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define SPI_CI_SPTEFCI_MASK                      0x2u</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define SPI_CI_SPTEFCI_SHIFT                     1</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define SPI_CI_RNFULLFCI_MASK                    0x4u</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define SPI_CI_RNFULLFCI_SHIFT                   2</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define SPI_CI_TNEAREFCI_MASK                    0x8u</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define SPI_CI_TNEAREFCI_SHIFT                   3</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define SPI_CI_RXFOF_MASK                        0x10u</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define SPI_CI_RXFOF_SHIFT                       4</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define SPI_CI_TXFOF_MASK                        0x20u</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define SPI_CI_TXFOF_SHIFT                       5</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define SPI_CI_RXFERR_MASK                       0x40u</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define SPI_CI_RXFERR_SHIFT                      6</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define SPI_CI_TXFERR_MASK                       0x80u</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define SPI_CI_TXFERR_SHIFT                      7</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define SPI_C3_FIFOMODE_MASK                     0x1u</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define SPI_C3_FIFOMODE_SHIFT                    0</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLIEN_MASK                    0x2u</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLIEN_SHIFT                   1</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define SPI_C3_TNEARIEN_MASK                     0x4u</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define SPI_C3_TNEARIEN_SHIFT                    2</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define SPI_C3_INTCLR_MASK                       0x8u</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define SPI_C3_INTCLR_SHIFT                      3</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLF_MARK_MASK                 0x10u</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define SPI_C3_RNFULLF_MARK_SHIFT                4</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define SPI_C3_TNEAREF_MARK_MASK                 0x20u</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define SPI_C3_TNEAREF_MARK_SHIFT                5</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="../../d6/df3/group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8"> 3465</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x40076000u)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="../../d6/df3/group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5"> 3467</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;</div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="../../d6/df3/group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 3469</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x40077000u)</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="../../d6/df3/group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f"> 3471</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;</div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="../../d6/df3/group___s_p_i___peripheral___access___layer.html#ga10a4758c2218025a1cafc4ab139d074a"> 3473</a></span>&#160;<span class="preprocessor">#define SPI_BASES                                { SPI0, SPI1 }</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">   -- TPM Peripheral Access Layer</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;</div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html"> 3490</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992"> 3491</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992">SC</a>;                                </div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18"> 3492</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18">CNT</a>;                               </div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c"> 3493</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c">MOD</a>;                               </div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b"> 3495</a></span>&#160;    __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b">CnSC</a>;                              </div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9"> 3496</a></span>&#160;    __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">CnV</a>;                               </div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  } CONTROLS[6];</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;       uint8_t RESERVED_0[20];</div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755"> 3499</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755">STATUS</a>;                            </div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="../../df/d87/struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9"> 3501</a></span>&#160;  __IO uint32_t <a class="code" href="../../df/d87/struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9">CONF</a>;                              </div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;} <a class="code" href="../../df/d87/struct_t_p_m___type.html">TPM_Type</a>;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_PS_SHIFT))&amp;TPM_SC_PS_MASK)</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         0x18u</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        3</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CMOD_SHIFT))&amp;TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          0x100u</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         8</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CNT_COUNT_SHIFT))&amp;TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_MOD_MOD_SHIFT))&amp;TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnV_VAL_SHIFT))&amp;TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      0x100u</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     8</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     0x20u</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    5</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    0xC0u</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   6</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DBGMODE_SHIFT))&amp;TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       0x10000u</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      16</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       0x20000u</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      17</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       0x40000u</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      18</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     0xF000000u</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    24</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_TRGSEL_SHIFT))&amp;TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#gafce6fdf5fb48d6c6b77a8c5a86ae50c2"> 3595</a></span>&#160;<span class="preprocessor">#define TPM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#ga255cfcfa3e71e5e8bc0f8eb3272de220"> 3597</a></span>&#160;<span class="preprocessor">#define TPM0                                     ((TPM_Type *)TPM0_BASE)</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#ga563e0e90d795a6083656fd2d61c0f694"> 3599</a></span>&#160;<span class="preprocessor">#define TPM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#ga2e4965bffa80b3aab662e2d60096ae53"> 3601</a></span>&#160;<span class="preprocessor">#define TPM1                                     ((TPM_Type *)TPM1_BASE)</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#gac3255fe3941602acc3b942bb6d885611"> 3603</a></span>&#160;<span class="preprocessor">#define TPM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#ga833a0146c6466718ff4e2ffa215355ea"> 3605</a></span>&#160;<span class="preprocessor">#define TPM2                                     ((TPM_Type *)TPM2_BASE)</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="../../d1/dba/group___t_p_m___peripheral___access___layer.html#gaeb746a3b5c47063cb64409cc6f0ba715"> 3607</a></span>&#160;<span class="preprocessor">#define TPM_BASES                                { TPM0, TPM1, TPM2 }</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160; <span class="comment">/* end of group TPM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="../../d6/daa/struct_t_s_i___type.html"> 3624</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="../../d6/daa/struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5"> 3625</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/daa/struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5">GENCS</a>;                             </div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="../../d6/daa/struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915"> 3626</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/daa/struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915">DATA</a>;                              </div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="../../d6/daa/struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d"> 3627</a></span>&#160;  __IO uint32_t <a class="code" href="../../d6/daa/struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d">TSHD</a>;                              </div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;} <a class="code" href="../../d6/daa/struct_t_s_i___type.html">TSI_Type</a>;</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     0x2u</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    1</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x4u</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     2</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x8u</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    3</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x10u</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      4</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x20u</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     5</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    0x40u</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   6</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0x1F00u</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     8</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0xE000u</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       13</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   0x70000u</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  16</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EXTCHRG_SHIFT))&amp;TSI_GENCS_EXTCHRG_MASK)</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     0x180000u</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    19</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_DVOLT_SHIFT))&amp;TSI_GENCS_DVOLT_MASK)</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   0xE00000u</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  21</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_REFCHRG_SHIFT))&amp;TSI_GENCS_REFCHRG_MASK)</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      0xF000000u</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     24</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_MODE_SHIFT))&amp;TSI_GENCS_MODE_MASK)</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10000000u</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     28</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x80000000u</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   31</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     0xFFFFu</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    0</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICNT_SHIFT))&amp;TSI_DATA_TSICNT_MASK)</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       0x400000u</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      22</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      0x800000u</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     23</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      0xF0000000u</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     28</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICH_SHIFT))&amp;TSI_DATA_TSICH_MASK)</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">/* TSHD Bit Fields */</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     0xFFFFu</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    0</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESL_SHIFT))&amp;TSI_TSHD_THRESL_MASK)</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    16</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESH_SHIFT))&amp;TSI_TSHD_THRESH_MASK)</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="../../d0/d55/group___t_s_i___peripheral___access___layer.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 3702</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;</div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="../../d0/d55/group___t_s_i___peripheral___access___layer.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 3704</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="../../d0/d55/group___t_s_i___peripheral___access___layer.html#gab3df93f976cb67ed5e3c7c67507a7dd7"> 3706</a></span>&#160;<span class="preprocessor">#define TSI_BASES                                { TSI0 }</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160; <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;</div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html"> 3723</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247"> 3724</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a>;                                </div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc"> 3725</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a>;                                </div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af"> 3726</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a>;                                 </div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28"> 3727</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a>;                                 </div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26"> 3728</a></span>&#160;  __I  uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a>;                                 </div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d"> 3729</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">S2</a>;                                 </div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059"> 3730</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">C3</a>;                                 </div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619"> 3731</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">D</a>;                                  </div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="../../d1/d93/struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95"> 3732</a></span>&#160;  __IO uint8_t <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a>;                                 </div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;} <a class="code" href="../../d1/d93/struct_u_a_r_t___type.html">UART_Type</a>;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define UART_D_R0T0_MASK                         0x1u</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define UART_D_R0T0_SHIFT                        0</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define UART_D_R1T1_MASK                         0x2u</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define UART_D_R1T1_SHIFT                        1</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define UART_D_R2T2_MASK                         0x4u</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define UART_D_R2T2_SHIFT                        2</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define UART_D_R3T3_MASK                         0x8u</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define UART_D_R3T3_SHIFT                        3</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define UART_D_R4T4_MASK                         0x10u</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define UART_D_R4T4_SHIFT                        4</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define UART_D_R5T5_MASK                         0x20u</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define UART_D_R5T5_SHIFT                        5</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define UART_D_R6T6_MASK                         0x40u</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define UART_D_R6T6_SHIFT                        6</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define UART_D_R7T7_MASK                         0x80u</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define UART_D_R7T7_SHIFT                        7</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="../../d0/d04/group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46"> 3871</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="../../d0/d04/group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 3873</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="../../d0/d04/group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421"> 3875</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="../../d0/d04/group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 3877</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="../../d0/d04/group___u_a_r_t___peripheral___access___layer.html#ga96431c7046bbe06c387d7c8452f7f86d"> 3879</a></span>&#160;<span class="preprocessor">#define UART_BASES                               { UART1, UART2 }</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">   -- UART0 Peripheral Access Layer</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html"> 3896</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2"> 3897</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2">BDH</a>;                                </div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e"> 3898</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">BDL</a>;                                </div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276"> 3899</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276">C1</a>;                                 </div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486"> 3900</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486">C2</a>;                                 </div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b"> 3901</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b">S1</a>;                                 </div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a"> 3902</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a">S2</a>;                                 </div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717"> 3903</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717">C3</a>;                                 </div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85"> 3904</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85">D</a>;                                  </div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621"> 3905</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621">MA1</a>;                                </div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5"> 3906</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5">MA2</a>;                                </div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc"> 3907</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc">C4</a>;                                 </div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="../../d9/de4/struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db"> 3908</a></span>&#160;  __IO uint8_t <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db">C5</a>;                                 </div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;} <a class="code" href="../../d9/de4/struct_u_a_r_t0___type.html">UART0_Type</a>;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">   -- UART0 Register Masks</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_MASK                       0x1Fu</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_SHIFT                      0</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBR_SHIFT))&amp;UART0_BDH_SBR_MASK)</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_MASK                      0x20u</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_SHIFT                     5</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_MASK                   0x40u</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_SHIFT                  6</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_MASK                    0x80u</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_SHIFT                   7</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_MASK                       0xFFu</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_SHIFT                      0</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDL_SBR_SHIFT))&amp;UART0_BDL_SBR_MASK)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define UART0_C1_PT_MASK                         0x1u</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define UART0_C1_PT_SHIFT                        0</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define UART0_C1_PE_MASK                         0x2u</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define UART0_C1_PE_SHIFT                        1</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_MASK                        0x4u</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_SHIFT                       2</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_MASK                       0x8u</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_SHIFT                      3</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define UART0_C1_M_MASK                          0x10u</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define UART0_C1_M_SHIFT                         4</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_MASK                       0x20u</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_SHIFT                      5</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_MASK                     0x40u</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_SHIFT                    6</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_MASK                      0x80u</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_SHIFT                     7</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_MASK                        0x1u</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_SHIFT                       0</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_MASK                        0x2u</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_SHIFT                       1</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define UART0_C2_RE_MASK                         0x4u</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define UART0_C2_RE_SHIFT                        2</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define UART0_C2_TE_MASK                         0x8u</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define UART0_C2_TE_SHIFT                        3</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_MASK                       0x10u</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_SHIFT                      4</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_MASK                        0x20u</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_SHIFT                       5</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_MASK                       0x40u</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_SHIFT                      6</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_MASK                        0x80u</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_SHIFT                       7</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define UART0_S1_PF_MASK                         0x1u</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define UART0_S1_PF_SHIFT                        0</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define UART0_S1_FE_MASK                         0x2u</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define UART0_S1_FE_SHIFT                        1</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define UART0_S1_NF_MASK                         0x4u</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define UART0_S1_NF_SHIFT                        2</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define UART0_S1_OR_MASK                         0x8u</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define UART0_S1_OR_SHIFT                        3</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_MASK                       0x10u</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_SHIFT                      4</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_MASK                       0x20u</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_SHIFT                      5</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define UART0_S1_TC_MASK                         0x40u</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define UART0_S1_TC_SHIFT                        6</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_MASK                       0x80u</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_SHIFT                      7</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_MASK                        0x1u</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_SHIFT                       0</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_MASK                      0x2u</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_SHIFT                     1</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_MASK                      0x4u</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_SHIFT                     2</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_MASK                      0x8u</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_SHIFT                     3</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_MASK                      0x10u</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_SHIFT                     4</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_MASK                       0x20u</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_SHIFT                      5</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_MASK                    0x40u</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_SHIFT                   6</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_MASK                     0x80u</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_SHIFT                    7</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_MASK                       0x1u</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_SHIFT                      0</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_MASK                       0x2u</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_SHIFT                      1</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_MASK                       0x4u</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_SHIFT                      2</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_MASK                       0x8u</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_SHIFT                      3</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_MASK                      0x10u</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_SHIFT                     4</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_MASK                      0x20u</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_SHIFT                     5</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_MASK                       0x40u</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_SHIFT                      6</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_MASK                       0x80u</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_SHIFT                      7</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_MASK                        0x1u</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_SHIFT                       0</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_MASK                        0x2u</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_SHIFT                       1</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_MASK                        0x4u</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_SHIFT                       2</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_MASK                        0x8u</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_SHIFT                       3</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_MASK                        0x10u</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_SHIFT                       4</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_MASK                        0x20u</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_SHIFT                       5</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_MASK                        0x40u</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_SHIFT                       6</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_MASK                        0x80u</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_SHIFT                       7</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_MASK                        0xFFu</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_SHIFT                       0</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define UART0_MA1_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA1_MA_SHIFT))&amp;UART0_MA1_MA_MASK)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_MASK                        0xFFu</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_SHIFT                       0</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define UART0_MA2_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA2_MA_SHIFT))&amp;UART0_MA2_MA_MASK)</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_MASK                        0x1Fu</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_SHIFT                       0</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define UART0_C4_OSR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_OSR_SHIFT))&amp;UART0_C4_OSR_MASK)</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define UART0_C4_M10_MASK                        0x20u</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define UART0_C4_M10_SHIFT                       5</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_MASK                      0x40u</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_SHIFT                     6</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_MASK                      0x80u</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_SHIFT                     7</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_MASK                  0x1u</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_SHIFT                 0</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_MASK                   0x2u</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_SHIFT                  1</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_MASK                      0x20u</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_SHIFT                     5</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_MASK                      0x80u</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_SHIFT                     7</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160; <span class="comment">/* end of group UART0_Register_Masks */</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="../../df/d3c/group___u_a_r_t0___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba"> 4071</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="../../df/d3c/group___u_a_r_t0___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2"> 4073</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART0_Type *)UART0_BASE)</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;</div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="../../df/d3c/group___u_a_r_t0___peripheral___access___layer.html#ga37649c0d0f19b1fb29da9efb5d82984f"> 4075</a></span>&#160;<span class="preprocessor">#define UART0_BASES                              { UART0 }</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160; <span class="comment">/* end of group UART0_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html"> 4092</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade"> 4093</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade">PERID</a>;                              </div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a"> 4095</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a">IDCOMP</a>;                             </div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1"> 4097</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">REV</a>;                                </div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93"> 4099</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93">ADDINFO</a>;                            </div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be"> 4101</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be">OTGISTAT</a>;                           </div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e"> 4103</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e">OTGICR</a>;                             </div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c"> 4105</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c">OTGSTAT</a>;                            </div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6"> 4107</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6">OTGCTL</a>;                             </div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8"> 4109</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8">ISTAT</a>;                              </div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411"> 4111</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411">INTEN</a>;                              </div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b"> 4113</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b">ERRSTAT</a>;                            </div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7"> 4115</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7">ERREN</a>;                              </div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916"> 4117</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916">STAT</a>;                               </div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35"> 4119</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35">CTL</a>;                                </div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206"> 4121</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206">ADDR</a>;                               </div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3"> 4123</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3">BDTPAGE1</a>;                           </div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802"> 4125</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802">FRMNUML</a>;                            </div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf"> 4127</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf">FRMNUMH</a>;                            </div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065"> 4129</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065">TOKEN</a>;                              </div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24"> 4131</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24">SOFTHLD</a>;                            </div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a"> 4133</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a">BDTPAGE2</a>;                           </div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252"> 4135</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252">BDTPAGE3</a>;                           </div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a"> 4138</a></span>&#160;    __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a">ENDPT</a>;                              </div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c"> 4141</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c">USBCTRL</a>;                            </div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1"> 4143</a></span>&#160;  __I  uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">OBSERVE</a>;                            </div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08"> 4145</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08">CONTROL</a>;                            </div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c"> 4147</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c">USBTRC0</a>;                            </div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;       uint8_t RESERVED_25[7];</div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="../../d4/d36/struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1"> 4149</a></span>&#160;  __IO uint8_t <a class="code" href="../../d4/d36/struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1">USBFRMADJUST</a>;                       </div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;} <a class="code" href="../../d4/d36/struct_u_s_b___type.html">USB_Type</a>;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="../../d4/d88/group___u_s_b___peripheral___access___layer.html#gaa47acf4992407a85e79d911ca1055d17"> 4404</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="../../d4/d88/group___u_s_b___peripheral___access___layer.html#gaea56c015ce8ad0cc88464060fde6d87c"> 4406</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="../../d4/d88/group___u_s_b___peripheral___access___layer.html#ga6deffe292fb1e6e508badb0ab4cd4e5f"> 4408</a></span>&#160;<span class="preprocessor">#define USB_BASES                                { USB0 }</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="comment">/* No backward compatibility issues. */</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MKL26Z4_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="comment">/* MKL26Z4.h, eof. */</span></div><div class="ttc" id="struct_i2_s___type_html_a3a79413b288cefdce2291865b42c6a31"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">I2S_Type::TCR3</a></div><div class="ttdeci">__IO uint32_t TCR3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01255">MKL26Z4.h:1255</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00102">MKL26Z4.h:102</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01756">MKL26Z4.h:1756</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a6c06d0f41da108444a527e8ce5783559"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559">FTFA_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00854">MKL26Z4.h:854</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a39aa00a01f54dd8348854da97790e930"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02253">MKL26Z4.h:2253</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a154424bb0536f6a33640663f13e2b621"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621">UART0_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03905">MKL26Z4.h:3905</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00099">MKL26Z4.h:99</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a7e601051f907649a091973dd0ab2ea27"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01100">MKL26Z4.h:1100</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_af713fff7638ff0895a2f3096c292380b"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00192">MKL26Z4.h:192</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_a3fbf98cd4ed535962519dd5014a37a5b"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b">TPM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03495">MKL26Z4.h:3495</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00180">MKL26Z4.h:180</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_adbc7cbe9425704ce98e9d8485ff2a555"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">DMA_Type::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00588">MKL26Z4.h:588</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a91337041fca47b36ff4f31f29cb273bf"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">I2S_Type::TCR5</a></div><div class="ttdeci">__IO uint32_t TCR5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01257">MKL26Z4.h:1257</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a57e6ec0cad8ae0e723d21531a184b6e7"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01767">MKL26Z4.h:1767</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00097">MKL26Z4.h:97</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a42fdb6887fa68d8210e845e35dd2a3f1"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1">MTB_Type::AUTHSTAT</a></div><div class="ttdeci">__I uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02008">MKL26Z4.h:2008</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_acba0923f8b819e440f2855d6054e42a2"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2">UART0_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03897">MKL26Z4.h:3897</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a29fdcad4635573158769b379244874c6"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6">USB_Type::OTGCTL</a></div><div class="ttdeci">__IO uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04107">MKL26Z4.h:4107</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00085">MKL26Z4.h:85</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac67af627ea8267fe3b9cc6d3f052f06e"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e">MTB_Type::FLOW</a></div><div class="ttdeci">__IO uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01998">MKL26Z4.h:1998</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a3a78ce6eb96610b773e9683eb31eb56f"><div class="ttname"><a href="../../d9/dad/struct_l_p_t_m_r___type.html#a3a78ce6eb96610b773e9683eb31eb56f">LPTMR_Type::CNR</a></div><div class="ttdeci">__I uint32_t CNR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01682">MKL26Z4.h:1682</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html_a0c186c2b608af571b13010c5cb4cb91d"><div class="ttname"><a href="../../d6/daa/struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d">TSI_Type::TSHD</a></div><div class="ttdeci">__IO uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03627">MKL26Z4.h:3627</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_af98efdc8f0866cbaa72e83cfa391cac9"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02437">MKL26Z4.h:2437</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00107">MKL26Z4.h:107</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a458ad3a0f0a3672e6083fd68ded6c357"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357">FTFA_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00857">MKL26Z4.h:857</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a8154e4b234b2abfc630cc6c141a9b83e"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e">MTB_Type::MODECTRL</a></div><div class="ttdeci">__I uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02001">MKL26Z4.h:2001</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00093">MKL26Z4.h:93</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00091">MKL26Z4.h:91</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="../../dc/d48/struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02592">MKL26Z4.h:2592</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aded2b9c734957e9882cefccb5029c51f"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01494">MKL26Z4.h:1494</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="../../d1/d6b/struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02515">MKL26Z4.h:2515</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a0381c5afae0f997f54326c00e494d71c"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04147">MKL26Z4.h:4147</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00584">MKL26Z4.h:584</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00071">MKL26Z4.h:71</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00195">MKL26Z4.h:195</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a9aeb5c5840a95f1a33696f2f72786c19"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19">ROM_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02772">MKL26Z4.h:2772</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00189">MKL26Z4.h:189</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ad1270c76643ff1fe21d13af680be7cb3"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3">FTFA_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00844">MKL26Z4.h:844</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ab085fb9bbfccce5ace6b752d9784ee26"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03728">MKL26Z4.h:3728</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_af4f12c170087f5adb138c07010fc7027"><div class="ttname"><a href="../../d2/deb/struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03260">MKL26Z4.h:3260</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_ad3b41ef02e6bfbe52a8459b45c3e3559"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">FGPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00758">MKL26Z4.h:758</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00110">MKL26Z4.h:110</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8fea9d52f23143b72c9916e66b252d3"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01768">MKL26Z4.h:1768</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02875">MKL26Z4.h:2875</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03003">MKL26Z4.h:3003</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_a6670b1d4c867e10492d42f2dff4c80b9"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9">TPM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03501">MKL26Z4.h:3501</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_a2dee532f44b3946ac4239fe524fdb17a"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a">PIT_Type::LTMR64L</a></div><div class="ttdeci">__I uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02433">MKL26Z4.h:2433</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a44780e402b18ebbbaec13d5a3694e523"><div class="ttname"><a href="../../d6/de7/struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02688">MKL26Z4.h:2688</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a8ffb86dab507f41246546f88dd3b0951"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951">FTFA_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00855">MKL26Z4.h:855</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01004">MKL26Z4.h:1004</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_afff047b66a448cfa17baf6acf33fd58a"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04095">MKL26Z4.h:4095</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa0b1c0ff4681995d0d16f98b1008da72"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72">SIM_Type::SRVCOP</a></div><div class="ttdeci">__O uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03019">MKL26Z4.h:3019</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a817afb6d00c67e342392f52248389360"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a817afb6d00c67e342392f52248389360">MCG_Type::C7</a></div><div class="ttdeci">__I uint8_t C7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01769">MKL26Z4.h:1769</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_ad84d485b61d0a301e766a2b58e0c2b39"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00390">MKL26Z4.h:390</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a7fd146380faf9dd7da4763f061b26564"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01765">MKL26Z4.h:1765</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a29d8c8ea1f1cd3f4f1b34b4a48066b63"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02999">MKL26Z4.h:2999</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ac267d105f56a5a51a2f96ca821c3e4a7"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">I2S_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01252">MKL26Z4.h:1252</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_af139e79fdb6db938e7dee9d61b763755"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755">TPM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03499">MKL26Z4.h:3499</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a6e1b24826eb462af336d49e3a1b9f8db"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01096">MKL26Z4.h:1096</a></div></div>
<div class="ttc" id="struct_n_v___type_html_ade5b560a7ad515e084070fde57ea32d7"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02252">MKL26Z4.h:2252</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ac379c70ba07274b40a71e94e3ac1e55e"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e">FTFA_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00843">MKL26Z4.h:843</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00080">MKL26Z4.h:80</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00083">MKL26Z4.h:83</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_a0f61f3cd5d904066d9050e97aab24734"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00496">MKL26Z4.h:496</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a3739313253d53250920a429e3d9f8c9b"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01762">MKL26Z4.h:1762</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a64796b7af780e1c18ad1e1d3142b46cf"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf">FTFA_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00859">MKL26Z4.h:859</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ae01402cc631b47ce8128465aa287e6df"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">I2S_Type::TCR4</a></div><div class="ttdeci">__IO uint32_t TCR4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01256">MKL26Z4.h:1256</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac8a4d66d82362aab14f46b3a2947a7b7"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00185">MKL26Z4.h:185</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7d2060193a370f0e9a31ccbcc18324af"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">UART_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03726">MKL26Z4.h:3726</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a29f97512ded526be9f3672d7db6793ac"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">I2S_Type::RCR4</a></div><div class="ttdeci">__IO uint32_t RCR4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01267">MKL26Z4.h:1267</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a851ad5e20cdeaac40c36ba02bef85a7b"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b">ROM_Type::SYSACCESS</a></div><div class="ttdeci">__I uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02770">MKL26Z4.h:2770</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00088">MKL26Z4.h:88</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a54025377f3daec606230cd235bd81916"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04117">MKL26Z4.h:4117</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a67c3b478ecf8133701bb898c68d7ebd5"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5">UART0_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03906">MKL26Z4.h:3906</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_af4e20147909cf3d6a8ec04750fc36833"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01490">MKL26Z4.h:1490</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="../../dc/d48/struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02589">MKL26Z4.h:2589</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a19703688796e1c98616467f1f90fb1a4"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4">FTFA_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00840">MKL26Z4.h:840</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_af772e8c5ccda72b23f6460494c12857a"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">DMA_Type::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00587">MKL26Z4.h:587</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a4b1063d3e6b714b02cbcbf2e51a51f20"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01090">MKL26Z4.h:1090</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_a896df1de7ef2d6f21b14125801930b18"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18">TPM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03492">MKL26Z4.h:3492</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a4f154ffd079958033b8aba9bff12d5c9"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9">ROM_Type::TABLEMARK</a></div><div class="ttdeci">__I uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02768">MKL26Z4.h:2768</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_aebfcc05a57aa51e7cdeb38d058ccd5f1"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04097">MKL26Z4.h:4097</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00086">MKL26Z4.h:86</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a2f83ce3789ccc050807d9591035ca622"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622">MTBDWT_Type::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02143">MKL26Z4.h:2143</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00111">MKL26Z4.h:111</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00084">MKL26Z4.h:84</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_a1efb9476e302dfe00faf684173c5b6ea"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02438">MKL26Z4.h:2438</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ad7fc425f1a2a58455a2ad575749d44a5"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5">FTFA_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00856">MKL26Z4.h:856</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00087">MKL26Z4.h:87</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html">MTB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01995">MKL26Z4.h:1995</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_a6d02ec6f721c03aadaab1c0555cd9fdd"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00395">MKL26Z4.h:395</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2c52931453e9fab0bd1fa24a5e771a8c"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00204">MKL26Z4.h:204</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03016">MKL26Z4.h:3016</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a58b9187d7f4a00613210eae025612065"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065">USB_Type::TOKEN</a></div><div class="ttdeci">__IO uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04129">MKL26Z4.h:4129</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2487601e623b6a7c31149b068d9aefca"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00191">MKL26Z4.h:191</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a87e104e8342e5d79465af06775310486"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486">UART0_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03900">MKL26Z4.h:3900</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a7134612756edcce94990b51fcb4d99db"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db">UART0_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03908">MKL26Z4.h:3908</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a7855fccacbda9c6b44aab9545c080458"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458">FTFA_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00849">MKL26Z4.h:849</a></div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01088">MKL26Z4.h:1088</a></div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01251">MKL26Z4.h:1251</a></div></div>
<div class="ttc" id="struct_n_v___type_html_afb5e12b7f518197a87e81432749ba73d"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02260">MKL26Z4.h:2260</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a8705f1ca0cd919f17cdd610a401de206"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04121">MKL26Z4.h:4121</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a2c3bc7398673a5943ed0b834dae36881"><div class="ttname"><a href="../../d1/df8/struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01920">MKL26Z4.h:1920</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_a8efcc030fde4911065d47ba28d8777e3"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#a8efcc030fde4911065d47ba28d8777e3">SPI_Type::MH</a></div><div class="ttdeci">__IO uint8_t MH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03336">MKL26Z4.h:3336</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_aaea8dad14f2d470b66a880384aef09d8"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04109">MKL26Z4.h:4109</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_af4baee4fdddfd3bea47a776541500832"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">DMA_Type::DSR_BCR</a></div><div class="ttdeci">__IO uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00590">MKL26Z4.h:590</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_af54765dd193a93cd7bddf1eb6b0c30fa"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02439">MKL26Z4.h:2439</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a2e5e3896393e567c46fbcfe1ea92bade"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04093">MKL26Z4.h:4093</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a23270f53f190afb3fe05203af6bc0059"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">UART_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03730">MKL26Z4.h:3730</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_ae38659ba2c226f6bbe8618f9a2437ba3"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04123">MKL26Z4.h:4123</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a0c45cd85b1baf3e6a0a3a802e26cbe38"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01759">MKL26Z4.h:1759</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a2e0cf4aaae8993a69589806facbdb943"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01496">MKL26Z4.h:1496</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a2ddc0ba302f2eeb23c02a94fabab1af1"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">I2S_Type::TMR</a></div><div class="ttdeci">__IO uint32_t TMR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01261">MKL26Z4.h:1261</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a139bbc6054a970f8ed4bfddaf5a97dd2"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03006">MKL26Z4.h:3006</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a71da199104a0c6df7a9b6ef58c5e4edb"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02993">MKL26Z4.h:2993</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_aaf8e34a694e7cefc2f3f750ec6947658"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00201">MKL26Z4.h:201</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a3e7dd04bfade7dc646336a69827f8d8f"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01493">MKL26Z4.h:1493</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a3ee5e535bc4b3d1bd61cd9a853173d60"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">FGPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00757">MKL26Z4.h:757</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_a5ba1232e4d84912b6f6110d2b3194cb8"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00393">MKL26Z4.h:393</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3b8cdaa5f3bc728ac9ade1e50a536b18"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00194">MKL26Z4.h:194</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html_a80787b87ff094252f51f10fb1bba3ee5"><div class="ttname"><a href="../../d6/daa/struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5">TSI_Type::GENCS</a></div><div class="ttdeci">__IO uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03625">MKL26Z4.h:3625</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a29f6538d60be550166683242c93649a7"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04115">MKL26Z4.h:4115</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a5f70bda0833af6097b825af5867a35b8"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8">FTFA_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00850">MKL26Z4.h:850</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="../../dc/d48/struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02590">MKL26Z4.h:2590</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a7a06923d73cbfb32196f92cec9832679"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01495">MKL26Z4.h:1495</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00094">MKL26Z4.h:94</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03330">MKL26Z4.h:3330</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_ac520176da85a6959b7f2d3cdb7b3d685"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#ac520176da85a6959b7f2d3cdb7b3d685">SPI_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03341">MKL26Z4.h:3341</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a87b7c165ef9dc4d4b5db9a15ff39b3f1"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00205">MKL26Z4.h:205</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a42567e1697afc977709f14fe6d9f96a8"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02996">MKL26Z4.h:2996</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a9b3bf99f08b8f7b357493c0743cc0ce2"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">ROM_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02778">MKL26Z4.h:2778</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02873">MKL26Z4.h:2873</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a7d0fdec2bab11d450d49677fc0bf729c"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04141">MKL26Z4.h:4141</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="../../d1/df8/struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01918">MKL26Z4.h:1918</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00108">MKL26Z4.h:108</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_afb00f6857479eca5081afacc76b9b621"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00502">MKL26Z4.h:502</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac865168ba21f8b07bc1b89711e31162c"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c">MTB_Type::TAGCLEAR</a></div><div class="ttdeci">__I uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02004">MKL26Z4.h:2004</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00076">MKL26Z4.h:76</a></div></div>
<div class="ttc" id="struct_o_s_c___type_html_afb099b77ea7a74fe342d9bf1335b86a6"><div class="ttname"><a href="../../d3/dc7/struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02375">MKL26Z4.h:2375</a></div></div>
<div class="ttc" id="struct_n_v___type_html_aaabff2875971400e0975d365fd8bdd30"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02261">MKL26Z4.h:2261</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html_a72534b6801402c0bd164b303a6c62915"><div class="ttname"><a href="../../d6/daa/struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915">TSI_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03626">MKL26Z4.h:3626</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="../../dc/d48/struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02587">MKL26Z4.h:2587</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a734d6b60b4597e0e0fdbff02009cca85"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85">UART0_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03904">MKL26Z4.h:3904</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00089">MKL26Z4.h:89</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_a6b39b132b13eaba36b30afc619637992"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992">TPM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03491">MKL26Z4.h:3491</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_ad1329971804f2071ee4684b0513b7cfc"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01095">MKL26Z4.h:1095</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_a10981f13e616303d353622ca3d6a4142"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#a10981f13e616303d353622ca3d6a4142">SPI_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03331">MKL26Z4.h:3331</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a5567027779ec927376c0d8a60d53fb24"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24">USB_Type::SOFTHLD</a></div><div class="ttdeci">__IO uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04131">MKL26Z4.h:4131</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_a6880c80d3b65e0e5831b72371f607224"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02436">MKL26Z4.h:2436</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_ae9fdf104383d614e4894d7ab0d70b6d3"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#ae9fdf104383d614e4894d7ab0d70b6d3">SPI_Type::DH</a></div><div class="ttdeci">__IO uint8_t DH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03338">MKL26Z4.h:3338</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a5f4adcc09ad475b811d37f1462e82c74"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01089">MKL26Z4.h:1089</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a8dc1b42eab0063baa1ddb76888a51bd3"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01091">MKL26Z4.h:1091</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00090">MKL26Z4.h:90</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9e4e331c458808ec57a393932bf91e65"><div class="ttname"><a href="../../d6/de7/struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02687">MKL26Z4.h:2687</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00073">MKL26Z4.h:73</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ac0bdbdf0882c75715cd446c6d677ace2"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">I2S_Type::RCR2</a></div><div class="ttdeci">__IO uint32_t RCR2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01265">MKL26Z4.h:1265</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a741d9e828690788987ec4ea87e5d77a6"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a741d9e828690788987ec4ea87e5d77a6">MCG_Type::C9</a></div><div class="ttdeci">__I uint8_t C9</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01771">MKL26Z4.h:1771</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02874">MKL26Z4.h:2874</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a1636c5dcfb4d992339f7b89a4669106a"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a">ROM_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02773">MKL26Z4.h:2773</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_af158ac4151cbcc7b9b0747775d44ad6d"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d">FTFA_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00848">MKL26Z4.h:848</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_aeb1160606f3387d12dadc263eec7b749"><div class="ttname"><a href="../../d2/deb/struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03257">MKL26Z4.h:3257</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01005">MKL26Z4.h:1005</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_af5e2df4671867807c472469a394c0619"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">UART_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03731">MKL26Z4.h:3731</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a37e2eedfdddb0094778c619167cac252"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04135">MKL26Z4.h:4135</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a31f4fbe840f89695dac13d9541002d5a"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a">UART0_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03902">MKL26Z4.h:3902</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_a13eed556a0b4ba771dbe4cf5ff71d156"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00394">MKL26Z4.h:394</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00193">MKL26Z4.h:193</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a1f090571c050a9c39871c4ecd72fa867"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867">ROM_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02774">MKL26Z4.h:2774</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a64b68e0c2e2c00962c1f6ff05768a247"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03724">MKL26Z4.h:3724</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02871">MKL26Z4.h:2871</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a53e80dc738a9dceaaa230afd667e3fd2"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03008">MKL26Z4.h:3008</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00104">MKL26Z4.h:104</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_a04efcea84d844fdf789652bd42165da8"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8">SPI_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03334">MKL26Z4.h:3334</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02876">MKL26Z4.h:2876</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_a49f8406d0fa0efc705eb2c0c43ecf30c"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00501">MKL26Z4.h:501</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_af3e1c49392d797dfdc81155e0b37a80b"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04113">MKL26Z4.h:4113</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_afa67688eee65935f79df815d47c7e400"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">DMA_Type::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00596">MKL26Z4.h:596</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a95ff50f29c9dd8bb33ab20a0cbb24a67"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01491">MKL26Z4.h:1491</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ab8de577023c8314308dd2cf65e1a7e9c"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c">FTFA_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00842">MKL26Z4.h:842</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01489">MKL26Z4.h:1489</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_ad66155614624c6dbd95f696e1a9f0f35"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04119">MKL26Z4.h:4119</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="../../d9/dad/struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01681">MKL26Z4.h:1681</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_ae31e5076afa4cee3a94c6b57b374426a"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04138">MKL26Z4.h:4138</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00101">MKL26Z4.h:101</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_af0454bfe2e97064f2b6bd616350ec802"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04125">MKL26Z4.h:4125</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00075">MKL26Z4.h:75</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a663dcf8aee5c9dbe5ae363de6fc8d768"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01763">MKL26Z4.h:1763</a></div></div>
<div class="ttc" id="struct_n_v___type_html_ae2121000a273d32aeeaf2f4100ea3471"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02254">MKL26Z4.h:2254</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_ab8623b594bbc8c61e5d223101fc90d97"><div class="ttname"><a href="../../d2/deb/struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03258">MKL26Z4.h:3258</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083aa271069cfa2ba32e9b0ca1712f38145d">I2S0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00103">MKL26Z4.h:103</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_a13e2ba52edc9029e37f3ac7071cf856c"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#a13e2ba52edc9029e37f3ac7071cf856c">SPI_Type::ML</a></div><div class="ttdeci">__IO uint8_t ML</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03335">MKL26Z4.h:3335</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a2a7672cdea44c417e9eaddd438fb3609"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01758">MKL26Z4.h:1758</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a34fb9ec4faa6844853bcf05c48cceb4a"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a">FGPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00755">MKL26Z4.h:755</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a4ebd8e379186d10e7c7afc3fbc5a2586"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">MTB_Type::LOCKSTAT</a></div><div class="ttdeci">__I uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02007">MKL26Z4.h:2007</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a6b4d2cfa69e811091662ca2130eaada8"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8">MTB_Type::DEVICEARCH</a></div><div class="ttdeci">__I uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02009">MKL26Z4.h:2009</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a51987694e33ef0a0d79e45f27621767c"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c">FGPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00754">MKL26Z4.h:754</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a4050bfe335adcde0e5b87823ea26bc28"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">UART_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03727">MKL26Z4.h:3727</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_acf3c819c9e0411d97ea828a9bf8388f0"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0">FTFA_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00841">MKL26Z4.h:841</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a43869c36c7138f235ddd9613abdbdba9"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9">FTFA_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00845">MKL26Z4.h:845</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8c2ac6766d7888e745befae1e0b39db"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01760">MKL26Z4.h:1760</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a3e9f96292f8fdc9b1b74b67e4f9f2b96"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">I2S_Type::RCSR</a></div><div class="ttdeci">__IO uint32_t RCSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01263">MKL26Z4.h:1263</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html">FGPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00752">MKL26Z4.h:752</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="../../d9/dad/struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01679">MKL26Z4.h:1679</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00196">MKL26Z4.h:196</a></div></div>
<div class="ttc" id="struct_n_v___type_html_ab01f94708b68f34fd5b40a18b21c6d76"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02249">MKL26Z4.h:2249</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html">TPM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03490">MKL26Z4.h:3490</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a72de946c106d741e2e5f21c35988a7a1"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01757">MKL26Z4.h:1757</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a7e5029eae45531c7e4f42c65fb3eb823"><div class="ttname"><a href="../../d7/d9c/struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">DMA_Type::DSR</a></div><div class="ttdeci">__IO uint8_t DSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00593">MKL26Z4.h:593</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_ac25ffbac07979e47c70c23e9ef41a0a7"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7">MTBDWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02148">MKL26Z4.h:2148</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03011">MKL26Z4.h:3011</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa8cbc53b1ddc255d7be917ba3fc6b1f1"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04143">MKL26Z4.h:4143</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_ab05b7fdb5e480aad81590f74e965fa3b"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b">UART0_Type::S1</a></div><div class="ttdeci">__IO uint8_t S1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03901">MKL26Z4.h:3901</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00100">MKL26Z4.h:100</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a1cc523ad84714ff9fe3f28a9b2edccf7"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01094">MKL26Z4.h:1094</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a681eb6e0560291b4c2e83e4e85923347"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02256">MKL26Z4.h:2256</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02872">MKL26Z4.h:2872</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03723">MKL26Z4.h:3723</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a4296f35ffa40f96e2695a8ab22177be6"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01099">MKL26Z4.h:1099</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02868">MKL26Z4.h:2868</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8c1d865925f38226c6c93f502abfc32d"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00203">MKL26Z4.h:203</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_a5568adb87a9f1410b3d003f8dc94f36c"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c">TPM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03493">MKL26Z4.h:3493</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a0bc51ff64f2fe752028b0cf769f95f66"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02255">MKL26Z4.h:2255</a></div></div>
<div class="ttc" id="struct_n_v___type_html_ad90570e3331407893b892cd722c8566c"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02250">MKL26Z4.h:2250</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a606a1dfbfff74854ed6d652a221a3fbb"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb">MTBDWT_Type::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02142">MKL26Z4.h:2142</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="../../d1/d6b/struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02512">MKL26Z4.h:2512</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a43f035bc086a6c9959dde3e943d9c71c"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c">ROM_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02777">MKL26Z4.h:2777</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01002">MKL26Z4.h:1002</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_ac63531ec3a52f634997a5f27a938232e"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e">USB_Type::OTGICR</a></div><div class="ttdeci">__IO uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04103">MKL26Z4.h:4103</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a8e1fa8c8e1f8e07b41ca20b51f164daa"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">MTBDWT_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02150">MKL26Z4.h:2150</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a7724cb1bd3cd8f4c9c7923592eef2621"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621">MTB_Type::POSITION</a></div><div class="ttdeci">__IO uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01996">MKL26Z4.h:1996</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ad9178df20b457eace88576a7cb26d75d"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03729">MKL26Z4.h:3729</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_affd777b7e9dafd3fd7185f034aab4b50"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">I2S_Type::RCR5</a></div><div class="ttdeci">__IO uint32_t RCR5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01268">MKL26Z4.h:1268</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a32e51e60eb32b6754162c3e4a9a054e1"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04149">MKL26Z4.h:4149</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a4d721096f492566c33c2354f7630624f"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">I2S_Type::RCR3</a></div><div class="ttdeci">__IO uint32_t RCR3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01266">MKL26Z4.h:1266</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a7687ed151bb22b61df62c1161a7ea041"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041">FGPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00753">MKL26Z4.h:753</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="../../d1/df8/struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01919">MKL26Z4.h:1919</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_afbe12dd614f13edb2741464672b0d411"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04111">MKL26Z4.h:4111</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a5dcd927f581c0770092bd59289fe7145"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02994">MKL26Z4.h:2994</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a0e2e66f23af5bab0a706c769ae32a296"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296">MTB_Type::MASTER</a></div><div class="ttdeci">__IO uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01997">MKL26Z4.h:1997</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_aa9e474c83dfadd1926f68f4fbdb8def3"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3">MTBDWT_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02151">MKL26Z4.h:2151</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html">ROM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02766">MKL26Z4.h:2766</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a068a3cf336bf35add39a93447b9ba980"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980">FTFA_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00847">MKL26Z4.h:847</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a148222c48ca2815cfe85c68a6cff61a7"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01097">MKL26Z4.h:1097</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00197">MKL26Z4.h:197</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00494">MKL26Z4.h:494</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a3aff94600213596777c73f98a5937695"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695">MTB_Type::TAGSET</a></div><div class="ttdeci">__I uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02003">MKL26Z4.h:2003</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3c2b3bd7317c8347410247700bff991f"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00190">MKL26Z4.h:190</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00109">MKL26Z4.h:109</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00389">MKL26Z4.h:389</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02869">MKL26Z4.h:2869</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_aee418d504db9fdd71aa4d1bb05677eeb"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb">ROM_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02775">MKL26Z4.h:2775</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aa94a3a9f881724ef6ed7658e387aa159"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01498">MKL26Z4.h:1498</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_ade4cb987285cb3307821b43d904adcb6"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01770">MKL26Z4.h:1770</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="../../d1/df8/struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01916">MKL26Z4.h:1916</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00187">MKL26Z4.h:187</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a4134a86cc4b66d8d7e59fed43bf833ca"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">I2S_Type::TCR2</a></div><div class="ttdeci">__IO uint32_t TCR2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01254">MKL26Z4.h:1254</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_aba427ecdff61ac2f17df50b49bbdaaf7"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FTFA_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00852">MKL26Z4.h:852</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a4614ee4350368662de4415d1ec90f2ee"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee">FTFA_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00846">MKL26Z4.h:846</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a25bd966a745df11edd849836e17a2457"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01098">MKL26Z4.h:1098</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_ad8322a8c7a81901521c43219cb6fbca6"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00497">MKL26Z4.h:497</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00183">MKL26Z4.h:183</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47763017202bec732ed0b9fe089f0820"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00391">MKL26Z4.h:391</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a7a188471da28d30cc94dacf6ad1bf9bc"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc">UART0_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03907">MKL26Z4.h:3907</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac85f7345e54aeacd03e3c5ad6c1530d1"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">MTB_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02011">MKL26Z4.h:2011</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_ad0261f1d5010d46de000a3a9714b4c6d"><div class="ttname"><a href="../../d6/de7/struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02690">MKL26Z4.h:2690</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_aee846649aa640625ebda22e421a8b276"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276">UART0_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03899">MKL26Z4.h:3899</a></div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="../../d3/dc7/struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02374">MKL26Z4.h:2374</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00092">MKL26Z4.h:92</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01006">MKL26Z4.h:1006</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00081">MKL26Z4.h:81</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_ab6c4f843fc2730530f66b1c6ce835fbc"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc">SPI_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03333">MKL26Z4.h:3333</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00077">MKL26Z4.h:77</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a545035e76e1c914229d2a60cce227fa0"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01093">MKL26Z4.h:1093</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_aae7ce3860f0e8c664e2e345e8936dbdc"><div class="ttname"><a href="../../d2/deb/struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03259">MKL26Z4.h:3259</a></div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02247">MKL26Z4.h:2247</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7354e8844f8eabbe072fd015e5f321a6"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00200">MKL26Z4.h:200</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a093d9b4052a399ff21b6694034333f08"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04145">MKL26Z4.h:4145</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a84e62b140feac9fcae8b251607c814e7"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02251">MKL26Z4.h:2251</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_adb73c0ed8ec05b05499d164fee6a6d9c"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c">USB_Type::OTGSTAT</a></div><div class="ttdeci">__IO uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04105">MKL26Z4.h:4105</a></div></div>
<div class="ttc" id="struct_i2_c___type_html_a162318256d0b1b10410f02ffee1faeb3"><div class="ttname"><a href="../../df/d38/struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01092">MKL26Z4.h:1092</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a33ddb4989093727ebbeaabdcbb30a9be"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be">USB_Type::OTGISTAT</a></div><div class="ttdeci">__IO uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04101">MKL26Z4.h:4101</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01003">MKL26Z4.h:1003</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_af2c91cae21a7dc71675b828c242ff14a"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04133">MKL26Z4.h:4133</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_a011911d042745a9660fde078b5fa954f"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#a011911d042745a9660fde078b5fa954f">MCG_Type::C10</a></div><div class="ttdeci">__I uint8_t C10</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01772">MKL26Z4.h:1772</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04092">MKL26Z4.h:4092</a></div></div>
<div class="ttc" id="struct_t_s_i___type_html"><div class="ttname"><a href="../../d6/daa/struct_t_s_i___type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03624">MKL26Z4.h:3624</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aaefdf66d5b1fa972353e74c01dbbfa95"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">UART_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03732">MKL26Z4.h:3732</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a99c28a1d24b507ca392b62abd7326c22"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02248">MKL26Z4.h:2248</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02429">MKL26Z4.h:2429</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a7271c06f949d448fa10196e2bb10bd93"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04099">MKL26Z4.h:4099</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="../../d9/dba/struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00702">MKL26Z4.h:702</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a6a16a2d49b11f46bd5874de212f1899e"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03012">MKL26Z4.h:3012</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_ab4f3c8fc7eb6fb38c3c00dd08257938e"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">UART0_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03898">MKL26Z4.h:3898</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="../../db/dbd/struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02870">MKL26Z4.h:2870</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_aca49bcd5d7bc64184e106decf4e7f750"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00186">MKL26Z4.h:186</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="../../d1/d6b/struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02514">MKL26Z4.h:2514</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8700ba0357efc8ee2066ff4906a196b2"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00206">MKL26Z4.h:206</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="../../d9/dad/struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01680">MKL26Z4.h:1680</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3427fbd07b693e2c8d95a79d481b694d"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03009">MKL26Z4.h:3009</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_ac2befe5f01ae11bccda33a84cff453b0"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02430">MKL26Z4.h:2430</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ab35fe0b2593c29a2fd320cf4a667094c"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03005">MKL26Z4.h:3005</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_aec34525af6f820dc003963ede5542ef1"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">I2S_Type::MDR</a></div><div class="ttdeci">__IO uint32_t MDR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01275">MKL26Z4.h:1275</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00082">MKL26Z4.h:82</a></div></div>
<div class="ttc" id="struct_t_p_m___type_html_ab8cfe6651f0ed5a39fa66ae9748046f9"><div class="ttname"><a href="../../df/d87/struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">TPM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03496">MKL26Z4.h:3496</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a449e78f6ff13d0f186b722a140027d6b"><div class="ttname"><a href="../../d6/de7/struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02691">MKL26Z4.h:2691</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02138">MKL26Z4.h:2138</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00096">MKL26Z4.h:96</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_afe7bedcfac80b29f0b39bbdb79b4d1ef"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">SIM_Type::COPC</a></div><div class="ttdeci">__IO uint32_t COPC</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03018">MKL26Z4.h:3018</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03014">MKL26Z4.h:3014</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="../../d9/dad/struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01678">MKL26Z4.h:1678</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a82d811085ff9f014e2412f0306ca99cc"><div class="ttname"><a href="../../d1/d93/struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03725">MKL26Z4.h:3725</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_a9265ac45801fabcbd38ca71fa88cbbb8"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#a9265ac45801fabcbd38ca71fa88cbbb8">SPI_Type::DL</a></div><div class="ttdeci">__IO uint8_t DL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03337">MKL26Z4.h:3337</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47d6d877c8d3ddc7febc7314cf1a0376"><div class="ttname"><a href="../../d1/dd9/struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00392">MKL26Z4.h:392</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="../../d2/deb/struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03256">MKL26Z4.h:3256</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_acee3e246d2964c0a7165755319ad8d72"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00500">MKL26Z4.h:500</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03015">MKL26Z4.h:3015</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_aae963e17256f95d94a6c785401e2a717"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717">UART0_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03903">MKL26Z4.h:3903</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html_ab94b0f073b5f69bc2cdfa61f7fd0a992"><div class="ttname"><a href="../../d6/df3/struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">MCG_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01761">MKL26Z4.h:1761</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html_ae9ce421fcde49cce87a5aa9982a8515b"><div class="ttname"><a href="../../d6/dde/struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b">PIT_Type::LTMR64H</a></div><div class="ttdeci">__I uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02432">MKL26Z4.h:2432</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a8874f5653f83f5f1b0fdbf0b7caf28d2"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FTFA_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00858">MKL26Z4.h:858</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a3a234e91bd3ead336096d430edb11b97"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97">MTB_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02012">MKL26Z4.h:2012</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a5736205996ff7fc8e4eba49f8f0e44ea"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01499">MKL26Z4.h:1499</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a0a1513e86bf3647e0179fc0f547a9b1e"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02259">MKL26Z4.h:2259</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00198">MKL26Z4.h:198</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a4e85ed3eff018d579013a9e26e987f35"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02258">MKL26Z4.h:2258</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="../../d1/d6b/struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02513">MKL26Z4.h:2513</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00105">MKL26Z4.h:105</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a9ded7fd61aa303451e9e9ebbb9b714f8"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">MTBDWT_Type::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02144">MKL26Z4.h:2144</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a55cdb59f7fc85152196f0dcb1bd67835"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835">FTFA_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00851">MKL26Z4.h:851</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_a235e8c943594532e8e0a5bbb97b4e7e5"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5">ROM_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02776">MKL26Z4.h:2776</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html">FTFA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00839">MKL26Z4.h:839</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_acf5d10bb5b9bcea4c60a1b30b7499f2e"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03001">MKL26Z4.h:3001</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00095">MKL26Z4.h:95</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae5a5b0377261f6593f1ad3f51a4681ad"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00202">MKL26Z4.h:202</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00106">MKL26Z4.h:106</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_ab348a25b07589bffba2e65b94448a0fd"><div class="ttname"><a href="../../d1/df8/struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01922">MKL26Z4.h:1922</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_ac439fc9fc5835306379df6b326546f1e"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#ac439fc9fc5835306379df6b326546f1e">SPI_Type::CI</a></div><div class="ttdeci">__IO uint8_t CI</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03340">MKL26Z4.h:3340</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae14fa2f76246338c738acd9a19e5e2f0"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03007">MKL26Z4.h:3007</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html_a4128157a759ed11a7ac5b3daf56cd7d2"><div class="ttname"><a href="../../d9/d53/struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00503">MKL26Z4.h:503</a></div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_ac4d469435865de374da0405520c9f524"><div class="ttname"><a href="../../da/da7/struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524">FGPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00756">MKL26Z4.h:756</a></div></div>
<div class="ttc" id="struct_r_o_m___type_html_aaec55198466664fa61b28364e5c48ffc"><div class="ttname"><a href="../../df/d72/struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc">ROM_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02771">MKL26Z4.h:2771</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a3c0a1985283644dfd4d68600e899b55f"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01497">MKL26Z4.h:1497</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00098">MKL26Z4.h:98</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00188">MKL26Z4.h:188</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01001">MKL26Z4.h:1001</a></div></div>
<div class="ttc" id="struct_n_v___type_html_a4d8b08ba5cfdb89cf82724db412bc041"><div class="ttname"><a href="../../db/dc2/struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02257">MKL26Z4.h:2257</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="../../d6/de7/struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02686">MKL26Z4.h:2686</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a44b7f87f2a822cb3f8f1275f478e485d"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02998">MKL26Z4.h:2998</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a38c78b00a36beca209818b64977139dd"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd">MTB_Type::BASE</a></div><div class="ttdeci">__I uint32_t BASE</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01999">MKL26Z4.h:1999</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html_aa2adfd805d46b25e2cc5291efbfd03cb"><div class="ttname"><a href="../../da/de8/struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb">SPI_Type::BR</a></div><div class="ttdeci">__IO uint8_t BR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03332">MKL26Z4.h:3332</a></div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html"><div class="ttname"><a href="../../d9/de4/struct_u_a_r_t0___type.html">UART0_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l03896">MKL26Z4.h:3896</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="../../dc/df9/struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02992">MKL26Z4.h:2992</a></div></div>
<div class="ttc" id="struct_m_t_b___type_html_a23b4bdeea8d376228577c482c7876705"><div class="ttname"><a href="../../d2/d09/struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705">MTB_Type::LOCKACCESS</a></div><div class="ttdeci">__I uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02006">MKL26Z4.h:2006</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="../../d5/db6/group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00074">MKL26Z4.h:74</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a5d81326ef75b015cfa68f73b9c8434bf"><div class="ttname"><a href="../../d4/d36/struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l04127">MKL26Z4.h:4127</a></div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a13dfc5d9fbdc00a935502a4bbc74d702"><div class="ttname"><a href="../../d3/db2/struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FTFA_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00853">MKL26Z4.h:853</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="../../d6/d35/struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01007">MKL26Z4.h:1007</a></div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a944b36ca890ba583beaef371a6de59d0"><div class="ttname"><a href="../../d0/dd9/struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0">MTBDWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l02139">MKL26Z4.h:2139</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_a1120f8317764b1cd8d7b624175c13a15"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">I2S_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01274">MKL26Z4.h:1274</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="../../db/da6/struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l00182">MKL26Z4.h:182</a></div></div>
<div class="ttc" id="struct_i2_s___type_html_ab2b55d0a250082bacc98cb3845769560"><div class="ttname"><a href="../../df/d78/struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">I2S_Type::RMR</a></div><div class="ttdeci">__IO uint32_t RMR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01272">MKL26Z4.h:1272</a></div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aea83255d229cf9f16973c2e2c289d084"><div class="ttname"><a href="../../d4/dcc/struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd8/_m_k_l26_z4_8h_source.html#l01492">MKL26Z4.h:1492</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_a257c1611ce2cc498c92d530b3878049.html">ARM</a></li><li class="navelem"><a class="el" href="../../dir_3dcaa09c39876423993eca0ae176c1a8.html">Freescale</a></li><li class="navelem"><a class="el" href="../../dir_dd834ac30b57cbf283996901ee4272bf.html">KL26xx</a></li><li class="navelem"><a class="el" href="../../dir_494f6874980a0de532de60a8cff75d46.html">CMSIS</a></li><li class="navelem"><a class="el" href="../../dir_7e3ed1f3e29e50376b071a149d270845.html">include</a></li><li class="navelem"><a class="el" href="../../db/dd8/_m_k_l26_z4_8h.html">MKL26Z4.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
