Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 13:09:15 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_uart_timing_summary_routed.rpt -pb system_uart_timing_summary_routed.pb -rpx system_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : system_uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: the_uart/sp_tx/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: the_uart/tx_handler/cplt_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.989        0.000                      0                   84        0.106        0.000                      0                   84        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.989        0.000                      0                   84        0.106        0.000                      0                   84        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 the_uart/tx_handler/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.995ns (26.791%)  route 2.719ns (73.209%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.556     5.077    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.419     5.496 f  the_uart/tx_handler/clk_cnt_reg[5]/Q
                         net (fo=3, routed)           1.019     6.515    the_uart/tx_handler/clk_cnt_reg[5]
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.299     6.814 r  the_uart/tx_handler/FSM_sequential_state[2]_inv_i_3/O
                         net (fo=1, routed)           0.279     7.093    the_uart/tx_handler/FSM_sequential_state[2]_inv_i_3_n_0
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.217 r  the_uart/tx_handler/FSM_sequential_state[2]_inv_i_2/O
                         net (fo=18, routed)          1.039     8.255    the_uart/tx_handler/FSM_sequential_state[2]_inv_i_2_n_0
    SLICE_X50Y88         LUT5 (Prop_lut5_I1_O)        0.153     8.408 r  the_uart/tx_handler/idx[1]_i_1/O
                         net (fo=1, routed)           0.382     8.791    the_uart/tx_handler/idx[1]_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  the_uart/tx_handler/idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.439    14.780    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  the_uart/tx_handler/idx_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y88         FDRE (Setup_fdre_C_D)       -0.223    14.780    the_uart/tx_handler/idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.731%)  route 2.390ns (74.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.692     8.365    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.731%)  route 2.390ns (74.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.692     8.365    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.731%)  route 2.390ns (74.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.692     8.365    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.731%)  route 2.390ns (74.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.692     8.365    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 the_uart/tx_handler/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.228ns (34.398%)  route 2.342ns (65.602%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.556     5.077    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  the_uart/tx_handler/clk_cnt_reg[5]/Q
                         net (fo=3, routed)           0.897     6.393    the_uart/tx_handler/clk_cnt_reg[5]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.299     6.692 f  the_uart/tx_handler/clk_cnt[9]_i_2/O
                         net (fo=5, routed)           0.650     7.341    the_uart/tx_handler/clk_cnt[9]_i_2_n_0
    SLICE_X48Y88         LUT4 (Prop_lut4_I2_O)        0.152     7.493 r  the_uart/tx_handler/clk_cnt[10]_i_4/O
                         net (fo=1, routed)           0.796     8.289    the_uart/tx_handler/clk_cnt[10]_i_4_n_0
    SLICE_X48Y88         LUT4 (Prop_lut4_I0_O)        0.358     8.647 r  the_uart/tx_handler/clk_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     8.647    the_uart/tx_handler/clk_cnt[10]
    SLICE_X48Y88         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.438    14.779    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[10]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.075    15.091    the_uart/tx_handler/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.032%)  route 2.235ns (72.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.537     8.210    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.032%)  route 2.235ns (72.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.537     8.210    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.032%)  route 2.235ns (72.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.537     8.210    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.032%)  route 2.235ns (72.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.460    cdd/counter_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.584 r  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.421     7.005    cdd/counter[0]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.420     7.549    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.537     8.210    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 the_uart/tx_handler/tx_enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.444    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  the_uart/tx_handler/tx_enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  the_uart/tx_handler/tx_enb_reg/Q
                         net (fo=1, routed)           0.054     1.639    the_uart/tx_handler/tx_enb
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.684 r  the_uart/tx_handler/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.684    the_uart/tx_handler/state__0[0]
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121     1.578    the_uart/tx_handler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/sp_tx/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.444    nolabel_line33/genblk1[0].the_switch/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/Q
                         net (fo=1, routed)           0.087     1.672    nolabel_line33/genblk1[0].the_switch/the_uart/sp_tx/in_prev
    SLICE_X50Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.717 r  nolabel_line33/genblk1[0].the_switch/out_i_1/O
                         net (fo=1, routed)           0.000     1.717    the_uart/sp_tx/out_reg_0
    SLICE_X50Y87         FDRE                                         r  the_uart/sp_tx/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    the_uart/sp_tx/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  the_uart/sp_tx/out_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.120     1.577    the_uart/sp_tx/out_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    nolabel_line33/genblk1[0].the_switch/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/Q
                         net (fo=2, routed)           0.125     1.733    nolabel_line33/genblk1[0].the_switch/sig_write
    SLICE_X51Y87         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    nolabel_line33/genblk1[0].the_switch/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]/C
                         clock pessimism             -0.499     1.459    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.070     1.529    nolabel_line33/genblk1[0].the_switch/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.432%)  route 0.132ns (41.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    cdd/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  cdd/counter_reg[18]/Q
                         net (fo=3, routed)           0.132     1.739    cdd/counter_reg[18]
    SLICE_X62Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  cdd/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.784    cdd/clk_out_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    cdd/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 the_uart/tx_handler/cplt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/cplt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.444    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/cplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  the_uart/tx_handler/cplt_reg/Q
                         net (fo=2, routed)           0.149     1.757    the_uart/tx_handler/cplt
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  the_uart/tx_handler/cplt_i_1/O
                         net (fo=1, routed)           0.000     1.802    the_uart/tx_handler/cplt_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/cplt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/cplt_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121     1.565    the_uart/tx_handler/cplt_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 the_uart/tx_handler/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.703%)  route 0.173ns (45.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.444    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  the_uart/tx_handler/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  the_uart/tx_handler/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.173     1.781    the_uart/tx_handler/state[0]
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  the_uart/tx_handler/idx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    the_uart/tx_handler/idx[0]_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  the_uart/tx_handler/idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.960    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  the_uart/tx_handler/idx_reg[0]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.120     1.581    the_uart/tx_handler/idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 the_uart/tx_handler/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  the_uart/tx_handler/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           0.116     1.689    the_uart/tx_handler/clk_cnt_reg_n_0_[3]
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.098     1.787 r  the_uart/tx_handler/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    the_uart/tx_handler/clk_cnt[4]
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.959    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092     1.537    the_uart/tx_handler/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 the_uart/tx_handler/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/tx_handler/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.190ns (50.295%)  route 0.188ns (49.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  the_uart/tx_handler/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.188     1.774    the_uart/tx_handler/clk_cnt_reg_n_0_[0]
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.049     1.823 r  the_uart/tx_handler/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    the_uart/tx_handler/clk_cnt[3]
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.959    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  the_uart/tx_handler/clk_cnt_reg[3]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.107     1.568    the_uart/tx_handler/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cdd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cdd/counter_reg[15]/Q
                         net (fo=3, routed)           0.117     1.726    cdd/counter_reg[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  cdd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    cdd/counter_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cdd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.470    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cdd/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.730    cdd/counter_reg[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  cdd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.838    cdd/counter_reg[0]_i_2_n_4
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.983    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   rdata_tx_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   rdata_tx_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   cdd/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   cdd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   cdd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   cdd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   rdata_tx_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   rdata_tx_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   rdata_tx_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   rdata_tx_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   rdata_tx_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   rdata_tx_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   rdata_tx_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   rdata_tx_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   rdata_tx_reg[7]_lopt_replica_4/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.316ns (59.354%)  route 2.956ns (40.646%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.890     1.346    main_display/seg_OBUF[3]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.154     1.500 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     3.566    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.271 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.271    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.324ns (60.994%)  route 2.765ns (39.006%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.845     1.301    main_display/hex7seg/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.154     1.455 r  main_display/hex7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920     3.375    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.089 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.089    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 4.320ns (61.434%)  route 2.712ns (38.566%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.852     1.308    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.460 r  main_display/hex7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.320    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.033 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.033    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.111ns (58.548%)  route 2.911ns (41.452%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.850     1.306    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.430 r  main_display/hex7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     3.491    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.022 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.022    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.339ns (62.253%)  route 2.631ns (37.747%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.689     1.145    main_display/seg_OBUF[3]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     1.297 r  main_display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.942     3.239    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     6.970 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.970    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.343ns (62.876%)  route 2.564ns (37.124%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.890     1.346    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.150     1.496 r  main_display/hex7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.170    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     6.907 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.907    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 4.320ns (63.093%)  route 2.527ns (36.907%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.690     1.146    main_display/seg_OBUF[3]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     1.298 r  main_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.837     3.135    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.847 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.847    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 4.109ns (60.374%)  route 2.697ns (39.626%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.890     1.346    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.470 r  main_display/hex7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.277    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.806 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.806    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 4.100ns (61.505%)  route 2.566ns (38.495%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.852     1.308    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.432 r  main_display/hex7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     3.146    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.666 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.666    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.079ns (61.239%)  route 2.582ns (38.761%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.690     1.146    main_display/seg_OBUF[3]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.270 r  main_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.162    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.661 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.661    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 the_uart/del_tx/tmp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            the_uart/del_tx/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE                         0.000     0.000 r  the_uart/del_tx/tmp_reg/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  the_uart/del_tx/tmp_reg/Q
                         net (fo=1, routed)           0.184     0.325    the_uart/del_tx/tmp
    SLICE_X48Y87         FDRE                                         r  the_uart/del_tx/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            stat_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  stat_reg/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  stat_reg/Q
                         net (fo=2, routed)           0.177     0.341    led_OBUF[15]
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  stat_i_1/O
                         net (fo=1, routed)           0.000     0.386    stat_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  stat_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_display/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.536%)  route 0.310ns (62.464%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.194     0.335    main_display/q_reg_n_0_[0]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.380 r  main_display/q[0]_i_1/O
                         net (fo=1, routed)           0.116     0.496    main_display/an1
    SLICE_X65Y23         FDRE                                         r  main_display/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_display/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.298%)  route 0.341ns (64.702%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.225     0.366    main_display/q_reg_n_0_[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  main_display/q[1]_i_1/O
                         net (fo=1, routed)           0.116     0.527    main_display/p_0_in[1]
    SLICE_X65Y23         FDRE                                         r  main_display/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stat_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.386ns (80.200%)  route 0.342ns (19.800%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  stat_reg/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  stat_reg/Q
                         net (fo=2, routed)           0.342     0.506    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.729 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.729    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.377ns (77.845%)  route 0.392ns (22.155%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.392     0.533    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.769 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.769    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.386ns (68.245%)  route 0.645ns (31.755%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.192     0.333    main_display/q_reg_n_0_[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.378 r  main_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.454     0.831    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.031 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.031    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.456ns (70.262%)  route 0.616ns (29.738%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.192     0.333    main_display/q_reg_n_0_[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.042     0.375 r  main_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     0.799    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.073 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.073    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.407ns (67.092%)  route 0.690ns (32.908%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[1]/Q
                         net (fo=12, routed)          0.332     0.473    main_display/hex7seg/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.518 r  main_display/hex7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.876    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.097 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.097    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.475ns (69.437%)  route 0.649ns (30.563%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[0]/Q
                         net (fo=7, routed)           0.194     0.335    main_display/q_reg_n_0_[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.043     0.378 r  main_display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.456     0.833    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     2.124 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.124    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 3.986ns (50.013%)  route 3.984ns (49.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  rdata_tx_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  rdata_tx_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.984     9.580    rdata_tx_reg[7]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.110 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.110    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 3.957ns (50.066%)  route 3.946ns (49.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  rdata_tx_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           3.946     9.546    rdata_tx_reg[7]_lopt_replica_4_1
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.047 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.047    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 the_uart/tx_handler/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsRx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 3.967ns (51.530%)  route 3.731ns (48.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.555     5.076    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  the_uart/tx_handler/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  the_uart/tx_handler/tx_serial_reg/Q
                         net (fo=1, routed)           3.731     9.263    RsRx_OBUF
    B18                  OBUF (Prop_obuf_I_O)         3.511    12.774 r  RsRx_OBUF_inst/O
                         net (fo=0)                   0.000    12.774    RsRx
    B18                                                               r  RsRx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 3.965ns (53.322%)  route 3.471ns (46.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  rdata_tx_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           3.471     9.071    rdata_tx_reg[7]_lopt_replica_3_1
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.580 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.580    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 3.957ns (53.366%)  route 3.458ns (46.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  rdata_tx_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           3.458     9.058    rdata_tx_reg[7]_lopt_replica_2_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.559 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.559    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 4.324ns (61.279%)  route 2.732ns (38.721%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.812     6.413    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.154     6.567 r  main_display/hex7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920     8.487    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    12.201 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.201    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.111ns (58.868%)  route 2.873ns (41.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.812     6.413    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  main_display/hex7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.598    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.129 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.129    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.345ns (63.611%)  route 2.486ns (36.389%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.812     6.413    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.152     6.565 r  main_display/hex7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.239    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    11.976 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.976    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.318ns (63.827%)  route 2.447ns (36.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.587     6.188    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.150     6.338 r  main_display/hex7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.199    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    11.911 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.911    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.109ns (61.080%)  route 2.618ns (38.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.812     6.413    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  main_display/hex7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.344    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.873 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.873    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_uart/del_tx/tmp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.503ns  (logic 0.252ns (16.797%)  route 1.250ns (83.203%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.619     1.503    the_uart/del_tx/clk_IBUF_BUFG
    SLICE_X48Y87         FDRE                                         r  the_uart/del_tx/tmp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.407ns (71.485%)  route 0.561ns (28.515%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.203     1.812    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  main_display/hex7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.215    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.436 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.436    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.459ns (70.227%)  route 0.618ns (29.773%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.203     1.812    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  main_display/hex7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.272    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.545 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.545    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.416ns (67.610%)  route 0.678ns (32.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.287     1.896    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  main_display/hex7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.332    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.563 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.563    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.483ns (70.697%)  route 0.615ns (29.303%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.287     1.896    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.044     1.940 r  main_display/hex7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.268    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.566 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.566    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.418ns (64.350%)  route 0.786ns (35.650%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.288     1.897    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  main_display/hex7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.440    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.672 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.672    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.461ns (65.686%)  route 0.763ns (34.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  rdata_tx_reg[7]/Q
                         net (fo=6, routed)           0.288     1.897    main_display/hex7seg/led_OBUF[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.043     1.940 r  main_display/hex7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.415    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.692 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.692    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 the_uart/tx_handler/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsRx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.353ns (51.341%)  route 1.282ns (48.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  the_uart/tx_handler/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  the_uart/tx_handler/tx_serial_reg/Q
                         net (fo=1, routed)           1.282     2.869    RsRx_OBUF
    B18                  OBUF (Prop_obuf_I_O)         1.212     4.081 r  RsRx_OBUF_inst/O
                         net (fo=0)                   0.000     4.081    RsRx
    B18                                                               r  RsRx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.343ns (51.344%)  route 1.273ns (48.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rdata_tx_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.273     2.881    rdata_tx_reg[7]_lopt_replica_2_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.083 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.083    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.351ns (51.236%)  route 1.286ns (48.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rdata_tx_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.286     2.894    rdata_tx_reg[7]_lopt_replica_3_1
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.104 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.104    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.907ns  (logic 1.441ns (24.401%)  route 4.465ns (75.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           4.465     5.907    nolabel_line33/genblk1[0].the_switch/btnC_IBUF
    SLICE_X50Y85         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.437     4.778    nolabel_line33/genblk1[0].the_switch/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.525ns  (logic 1.565ns (28.331%)  route 3.960ns (71.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.238     4.679    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.722     5.525    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.336ns  (logic 1.565ns (29.336%)  route 3.770ns (70.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.238     4.679    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.533     5.336    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.565ns (29.532%)  route 3.735ns (70.468%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.238     4.679    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.497     5.300    rdata_tx[7]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.565ns (30.380%)  route 3.587ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.238     4.679    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.349     5.152    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 1.565ns (32.590%)  route 3.238ns (67.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.238     4.679    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.803 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.000     4.803    rdata_tx[7]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  rdata_tx_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  rdata_tx_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 the_uart/del_tx/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            the_uart/tx_handler/tx_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.456ns (56.970%)  route 0.344ns (43.030%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE                         0.000     0.000 r  the_uart/del_tx/out_reg/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  the_uart/del_tx/out_reg/Q
                         net (fo=1, routed)           0.344     0.800    the_uart/tx_handler/sig_tx_delay
    SLICE_X51Y87         FDRE                                         r  the_uart/tx_handler/tx_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.438     4.779    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  the_uart/tx_handler/tx_enb_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 the_uart/del_tx/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            the_uart/tx_handler/tx_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.527%)  route 0.122ns (46.473%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE                         0.000     0.000 r  the_uart/del_tx/out_reg/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  the_uart/del_tx/out_reg/Q
                         net (fo=1, routed)           0.122     0.263    the_uart/tx_handler/sig_tx_delay
    SLICE_X51Y87         FDRE                                         r  the_uart/tx_handler/tx_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    the_uart/tx_handler/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  the_uart/tx_handler/tx_enb_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.255ns (14.329%)  route 1.522ns (85.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.522     1.731    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.000     1.776    rdata_tx[7]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  rdata_tx_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  rdata_tx_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.255ns (13.343%)  route 1.653ns (86.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.522     1.731    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.131     1.908    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.255ns (12.973%)  route 1.707ns (87.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.522     1.731    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.186     1.962    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.255ns (12.942%)  route 1.712ns (87.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.522     1.731    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.190     1.967    rdata_tx[7]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rdata_tx_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rdata_tx_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.255ns (12.586%)  route 1.768ns (87.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.522     1.731    btnC_IBUF
    SLICE_X58Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rdata_tx[7]_i_1/O
                         net (fo=5, routed)           0.246     2.022    rdata_tx[7]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rdata_tx_reg[7]_lopt_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.210ns (9.737%)  route 1.942ns (90.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.942     2.152    nolabel_line33/genblk1[0].the_switch/btnC_IBUF
    SLICE_X50Y85         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.957    nolabel_line33/genblk1[0].the_switch/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  nolabel_line33/genblk1[0].the_switch/tmp1_reg[0]/C





