create_clock -period 20.000 -name clk -waveform {0.000 10.000} [get_ports clk]
create_generated_clock -name {ex_mem0/mem_aluop_i[0]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[0]/Q}]
create_generated_clock -name {ex_mem0/mem_aluop_i[1]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[1]/Q}]
create_generated_clock -name {ex_mem0/mem_aluop_i[2]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[2]/Q}]
create_generated_clock -name {ex_mem0/mem_aluop_i[3]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[3]/Q}]
create_generated_clock -name {ex_mem0/mem_aluop_i[4]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[4]/Q}]
create_generated_clock -name {ex_mem0/mem_aluop_i[5]} -source [get_ports clk] -divide_by 1 [get_pins {ex_mem0/mem_aluop_reg[5]/Q}]
create_generated_clock -name {id_ex0/Q[0]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_waddr_reg[0]/Q}]
create_generated_clock -name {id_ex0/Q[1]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_waddr_reg[1]/Q}]
create_generated_clock -name {id_ex0/Q[2]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_waddr_reg[2]/Q}]
create_generated_clock -name {id_ex0/Q[3]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_waddr_reg[3]/Q}]
create_generated_clock -name {id_ex0/Q[4]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_waddr_reg[4]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_i[1]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[1]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[1]_rep_0} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[1]_rep/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[7]_0[0]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[0]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[7]_0[1]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[2]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[7]_0[2]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[3]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[7]_0[3]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[4]/Q}]
create_generated_clock -name {id_ex0/ex_aluop_reg[7]_0[4]} -source [get_ports clk] -divide_by 1 [get_pins {id_ex0/ex_aluop_reg[7]/Q}]
create_generated_clock -name id_ex0/is_nullified_i -source [get_ports clk] -divide_by 1 [get_pins id_ex0/is_nullified_o_reg/Q]
create_generated_clock -name {if_id0/id_inst_i[19]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[19]/Q}]
create_generated_clock -name {if_id0/id_inst_i[20]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[20]/Q}]
create_generated_clock -name {if_id0/id_inst_i[21]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[21]/Q}]
create_generated_clock -name {if_id0/id_inst_i[22]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[22]/Q}]
create_generated_clock -name {if_id0/id_inst_i[23]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[23]/Q}]
create_generated_clock -name {if_id0/id_inst_i[24]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[24]/Q}]
create_generated_clock -name {if_id0/id_inst_i[25]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[25]/Q}]
create_generated_clock -name {if_id0/id_inst_i[29]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[29]/Q}]
create_generated_clock -name {if_id0/id_inst_i[30]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[30]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[0]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[0]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[1]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[1]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[2]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[2]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[3]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[3]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[4]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[4]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[5]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[5]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[6]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[6]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[7]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[7]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[8]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[8]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[9]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[9]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[10]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[10]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[16]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[16]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[17]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[17]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[18]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[18]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[19]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[26]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[20]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[27]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[21]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[28]/Q}]
create_generated_clock -name {if_id0/id_inst_reg[31]_0[22]} -source [get_ports clk] -divide_by 1 [get_pins {if_id0/id_inst_reg[31]/Q}]
create_generated_clock -name mul0/mul_ready -source [get_ports clk] -divide_by 1 [get_pins mul0/ready_o_reg/Q]
