#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x273c810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2744870 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x272c570 .functor NOT 1, L_0x2772e30, C4<0>, C4<0>, C4<0>;
L_0x272cbe0 .functor XOR 1, L_0x2772a90, L_0x2772bf0, C4<0>, C4<0>;
L_0x272cf70 .functor XOR 1, L_0x272cbe0, L_0x2772cc0, C4<0>, C4<0>;
v0x27715e0_0 .net "A", 0 0, v0x27700d0_0;  1 drivers
v0x27716a0_0 .net "B", 0 0, v0x2770170_0;  1 drivers
v0x2771760_0 .net "C", 0 0, v0x2770210_0;  1 drivers
v0x2771800_0 .net "S", 0 0, v0x27702b0_0;  1 drivers
v0x27718a0_0 .net "Z_dut", 0 0, v0x2770fc0_0;  1 drivers
v0x2771990_0 .net "Z_ref", 0 0, L_0x2772850;  1 drivers
v0x2771a30_0 .net *"_ivl_10", 0 0, L_0x2772cc0;  1 drivers
v0x2771ad0_0 .net *"_ivl_12", 0 0, L_0x272cf70;  1 drivers
v0x2771b70_0 .net *"_ivl_2", 0 0, L_0x27729c0;  1 drivers
v0x2771ce0_0 .net *"_ivl_4", 0 0, L_0x2772a90;  1 drivers
v0x2771dc0_0 .net *"_ivl_6", 0 0, L_0x2772bf0;  1 drivers
v0x2771ea0_0 .net *"_ivl_8", 0 0, L_0x272cbe0;  1 drivers
v0x2771f80_0 .var "clk", 0 0;
v0x2772020_0 .net "enable", 0 0, v0x2770440_0;  1 drivers
v0x27720c0_0 .var/2u "stats1", 159 0;
v0x27721a0_0 .var/2u "strobe", 0 0;
v0x2772260_0 .net "tb_match", 0 0, L_0x2772e30;  1 drivers
v0x2772430_0 .net "tb_mismatch", 0 0, L_0x272c570;  1 drivers
v0x27724f0_0 .net "wavedrom_enable", 0 0, v0x2770510_0;  1 drivers
v0x2772590_0 .net "wavedrom_title", 511 0, v0x27705b0_0;  1 drivers
L_0x27729c0 .concat [ 1 0 0 0], L_0x2772850;
L_0x2772a90 .concat [ 1 0 0 0], L_0x2772850;
L_0x2772bf0 .concat [ 1 0 0 0], v0x2770fc0_0;
L_0x2772cc0 .concat [ 1 0 0 0], L_0x2772850;
L_0x2772e30 .cmp/eeq 1, L_0x27729c0, L_0x272cf70;
S_0x2744a00 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x2744870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x272c0a0_0 .net "A", 0 0, v0x27700d0_0;  alias, 1 drivers
v0x272c390_0 .net "B", 0 0, v0x2770170_0;  alias, 1 drivers
v0x272c680_0 .net "C", 0 0, v0x2770210_0;  alias, 1 drivers
v0x272ccf0_0 .net "S", 0 0, v0x27702b0_0;  alias, 1 drivers
v0x272d080_0 .net "Z", 0 0, L_0x2772850;  alias, 1 drivers
v0x272d410_0 .net *"_ivl_0", 2 0, L_0x2772630;  1 drivers
v0x272d7a0_0 .net "clk", 0 0, v0x2771f80_0;  1 drivers
v0x276f710_0 .net "enable", 0 0, v0x2770440_0;  alias, 1 drivers
v0x276f7d0_0 .var "q", 7 0;
E_0x273b610 .event posedge, v0x272d7a0_0;
L_0x2772630 .concat [ 1 1 1 0], v0x2770210_0, v0x2770170_0, v0x27700d0_0;
L_0x2772850 .part/v v0x276f7d0_0, L_0x2772630, 1;
S_0x276f990 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x2744870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x27700d0_0 .var "A", 0 0;
v0x2770170_0 .var "B", 0 0;
v0x2770210_0 .var "C", 0 0;
v0x27702b0_0 .var "S", 0 0;
v0x2770350_0 .net "clk", 0 0, v0x2771f80_0;  alias, 1 drivers
v0x2770440_0 .var "enable", 0 0;
v0x2770510_0 .var "wavedrom_enable", 0 0;
v0x27705b0_0 .var "wavedrom_title", 511 0;
E_0x273a660/0 .event negedge, v0x272d7a0_0;
E_0x273a660/1 .event posedge, v0x272d7a0_0;
E_0x273a660 .event/or E_0x273a660/0, E_0x273a660/1;
E_0x27229f0 .event negedge, v0x272d7a0_0;
S_0x276fbd0 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x276f990;
 .timescale -12 -12;
v0x276fdd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x276fed0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x276f990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2770720 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x2744870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x27709f0_0 .net "A", 0 0, v0x27700d0_0;  alias, 1 drivers
v0x2770b00_0 .net "ABC", 2 0, L_0x27728f0;  1 drivers
v0x2770be0_0 .net "B", 0 0, v0x2770170_0;  alias, 1 drivers
v0x2770cd0_0 .net "C", 0 0, v0x2770210_0;  alias, 1 drivers
v0x2770dc0_0 .var "Q", 7 0;
v0x2770ed0_0 .net "S", 0 0, v0x27702b0_0;  alias, 1 drivers
v0x2770fc0_0 .var "Z", 0 0;
v0x2771080_0 .net "clk", 0 0, v0x2771f80_0;  alias, 1 drivers
v0x2771170_0 .net "enable", 0 0, v0x2770440_0;  alias, 1 drivers
E_0x27522c0 .event anyedge, v0x2770b00_0;
L_0x27728f0 .concat [ 1 1 1 0], v0x2770210_0, v0x2770170_0, v0x27700d0_0;
S_0x27713c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x2744870;
 .timescale -12 -12;
E_0x2751fa0 .event anyedge, v0x27721a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27721a0_0;
    %nor/r;
    %assign/vec4 v0x27721a0_0, 0;
    %wait E_0x2751fa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x276f990;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2770440_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x27229f0;
    %wait E_0x273b610;
    %wait E_0x273b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2770440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2770440_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x27702b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %wait E_0x273b610;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %wait E_0x27229f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x276fed0;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x273a660;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27702b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2770170_0, 0;
    %assign/vec4 v0x27700d0_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x2770440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2744a00;
T_4 ;
    %wait E_0x273b610;
    %load/vec4 v0x276f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x276f7d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x272ccf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x276f7d0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2770720;
T_5 ;
    %wait E_0x273b610;
    %load/vec4 v0x2771170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x2770ed0_0;
    %load/vec4 v0x2770dc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2770dc0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2770720;
T_6 ;
    %wait E_0x27522c0;
    %load/vec4 v0x2770b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x2770dc0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x2770fc0_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2744870;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2771f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27721a0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2744870;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x2771f80_0;
    %inv;
    %store/vec4 v0x2771f80_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2744870;
T_9 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2770350_0, v0x2772430_0, v0x2771f80_0, v0x2772020_0, v0x2771800_0, v0x27715e0_0, v0x27716a0_0, v0x2771760_0, v0x2771990_0, v0x27718a0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2744870;
T_10 ;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2744870;
T_11 ;
    %wait E_0x273a660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27720c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27720c0_0, 4, 32;
    %load/vec4 v0x2772260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27720c0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27720c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27720c0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x2771990_0;
    %load/vec4 v0x2771990_0;
    %load/vec4 v0x27718a0_0;
    %xor;
    %load/vec4 v0x2771990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27720c0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x27720c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27720c0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/ece241_2013_q12/iter6/response0/top_module.sv";
