// Seed: 4084128399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @* begin : LABEL_0
    fork
      logic [1 : 1] id_13;
      id_14(1, -1);
    join
  end
endmodule
module module_1 #(
    parameter id_37 = 32'd21,
    parameter id_38 = 32'd19,
    parameter id_60 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output supply0 id_10;
  output wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_9,
      id_9,
      id_6,
      id_4,
      id_6,
      id_6,
      id_7,
      id_4,
      id_4
  );
  input wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_11 = 1'b0, id_12 = -1, id_13 = 1;
  assign id_10 = id_6 ? 1 : 1 - 1;
  wire id_14;
  supply1  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  _id_37  ,  _id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  _id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ;
  wire [{  -1  {  -1  }  } : 1] id_87;
  wire [id_38 : 1] id_88;
  assign id_45 = id_15 == -1 * id_31 * id_52;
  wire [1 : id_60] id_89;
  assign id_21 = id_77 ? -1'h0 : 1;
  wire id_90;
  assign id_77 = id_89 - id_62;
  wire id_91;
  assign id_54 = id_5[id_37];
  wire id_92;
  assign #id_93 id_17 = 1;
  logic id_94, id_95;
endmodule
