{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477763784495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477763784496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 15:56:23 2016 " "Processing started: Sat Oct 29 15:56:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477763784496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1477763784496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1477763784496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1477763787010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1477763787011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrensync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrensync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WrenSync-behav " "Found design unit 1: WrenSync-behav" {  } { { "WrenSync.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/WrenSync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844756 ""} { "Info" "ISGN_ENTITY_NAME" "1 WrenSync " "Found entity 1: WrenSync" {  } { { "WrenSync.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/WrenSync.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "vga_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/vga_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844767 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/vga_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_achandoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_achandoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_AchandoPonto-behav " "Found design unit 1: Top_AchandoPonto-behav" {  } { { "Top_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_AchandoPonto " "Found entity 1: Top_AchandoPonto" {  } { { "Top_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT_4-rtl " "Found design unit 1: SEG7_LUT_4-rtl" {  } { { "seg7_lut_4.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/seg7_lut_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844782 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_4 " "Found entity 1: SEG7_LUT_4" {  } { { "seg7_lut_4.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/seg7_lut_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "seg7_lut.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/seg7_lut.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844790 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/seg7_lut.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sccb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sccb-Behavioral " "Found design unit 1: sccb-Behavioral" {  } { { "sccb.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/sccb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844802 ""} { "Info" "ISGN_ENTITY_NAME" "1 sccb " "Found entity 1: sccb" {  } { { "sccb.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/sccb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project1_top-rtl " "Found design unit 1: Project1_top-rtl" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project1_top " "Found entity 1: Project1_top" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posicaoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file posicaoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PosicaoPonto-behav " "Found design unit 1: PosicaoPonto-behav" {  } { { "PosicaoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/PosicaoPonto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844824 ""} { "Info" "ISGN_ENTITY_NAME" "1 PosicaoPonto " "Found entity 1: PosicaoPonto" {  } { { "PosicaoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/PosicaoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_registers-Behavioral " "Found design unit 1: OV7670_registers-Behavioral" {  } { { "OV7670_registers.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844834 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_registers " "Found entity 1: OV7670_registers" {  } { { "OV7670_registers.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_registers.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_driver-Behavioral " "Found design unit 1: ov7670_driver-Behavioral" {  } { { "OV7670_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_driver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_driver " "Found entity 1: ov7670_driver" {  } { { "OV7670_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV7670_capture-Behavioral " "Found design unit 1: OV7670_capture-Behavioral" {  } { { "OV7670_capture.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_capture.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844850 ""} { "Info" "ISGN_ENTITY_NAME" "1 OV7670_capture " "Found entity 1: OV7670_capture" {  } { { "OV7670_capture.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_capture.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_achandoponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_achandoponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_AchandoPonto-behav " "Found design unit 1: FSM_AchandoPonto-behav" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844856 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_AchandoPonto " "Found entity 1: FSM_AchandoPonto" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebuffer-SYN " "Found design unit 1: framebuffer-SYN" {  } { { "framebuffer.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/framebuffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844867 ""} { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/framebuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desenhaquadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desenhaquadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesenhaQuadrado-behav " "Found design unit 1: DesenhaQuadrado-behav" {  } { { "DesenhaQuadrado.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844872 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesenhaQuadrado " "Found entity 1: DesenhaQuadrado" {  } { { "DesenhaQuadrado.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844879 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparadores-behav " "Found design unit 1: Comparadores-behav" {  } { { "Comparadores.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Comparadores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparadores " "Found entity 1: Comparadores" {  } { { "Comparadores.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Comparadores.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUDIO_DAC-Behavioral " "Found design unit 1: AUDIO_DAC-Behavioral" {  } { { "audio_dac.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/audio_dac.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844897 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "audio_dac.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/audio_dac.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_audio-SYN " "Found design unit 1: altpll_audio-SYN" {  } { { "altpll_audio.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/altpll_audio.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844906 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio " "Found entity 1: altpll_audio" {  } { { "altpll_audio.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/altpll_audio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador7Seg-behavior " "Found design unit 1: Decodificador7Seg-behavior" {  } { { "Decodificador7Seg.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Decodificador7Seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844915 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "Decodificador7Seg.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Decodificador7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centroponto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file centroponto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 centroPonto-behav " "Found design unit 1: centroPonto-behav" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844921 ""} { "Info" "ISGN_ENTITY_NAME" "1 centroPonto " "Found entity 1: centroPonto" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_geral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_geral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_geral-behav " "Found design unit 1: top_geral-behav" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844927 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_geral " "Found entity 1: top_geral" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763844927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763844927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_geral " "Elaborating entity \"top_geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1477763845253 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR top_geral.vhd(12) " "VHDL Signal Declaration warning at top_geral.vhd(12): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1477763845259 "|top_geral"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r top_geral.vhd(53) " "Verilog HDL or VHDL warning at top_geral.vhd(53): object \"r\" assigned a value but never read" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845260 "|top_geral"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g top_geral.vhd(53) " "Verilog HDL or VHDL warning at top_geral.vhd(53): object \"g\" assigned a value but never read" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845260 "|top_geral"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b top_geral.vhd(53) " "Verilog HDL or VHDL warning at top_geral.vhd(53): object \"b\" assigned a value but never read" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845260 "|top_geral"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hs top_geral.vhd(54) " "Verilog HDL or VHDL warning at top_geral.vhd(54): object \"hs\" assigned a value but never read" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845260 "|top_geral"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vs top_geral.vhd(54) " "Verilog HDL or VHDL warning at top_geral.vhd(54): object \"vs\" assigned a value but never read" {  } { { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845260 "|top_geral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Project1_top Project1_top:top_comp " "Elaborating entity \"Project1_top\" for hierarchy \"Project1_top:top_comp\"" {  } { { "top_geral.vhd" "top_comp" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/top_geral.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mSEG7 Project1_top.vhd(205) " "Verilog HDL or VHDL warning at Project1_top.vhd(205): object \"mSEG7\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max Project1_top.vhd(208) " "Verilog HDL or VHDL warning at Project1_top.vhd(208): object \"max\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newframe Project1_top.vhd(211) " "Verilog HDL or VHDL warning at Project1_top.vhd(211): object \"newframe\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left Project1_top.vhd(218) " "Verilog HDL or VHDL warning at Project1_top.vhd(218): object \"left\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LG Project1_top.vhd(226) " "Verilog HDL or VHDL warning at Project1_top.vhd(226): object \"LG\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LR Project1_top.vhd(227) " "Verilog HDL or VHDL warning at Project1_top.vhd(227): object \"LR\" assigned a value but never read" {  } { { "Project1_top.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845273 "|top_geral|Project1_top:top_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_driver Project1_top:top_comp\|ov7670_driver:ovdr " "Elaborating entity \"ov7670_driver\" for hierarchy \"Project1_top:top_comp\|ov7670_driver:ovdr\"" {  } { { "Project1_top.vhd" "ovdr" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845276 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cam_address OV7670_driver.vhd(50) " "VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal \"cam_address\" because signal was never assigned a value" {  } { { "OV7670_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_driver.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1477763845280 "|top_geral|Project1_top:top_comp|ov7670_driver:ovdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb Project1_top:top_comp\|ov7670_driver:ovdr\|sccb:rw " "Elaborating entity \"sccb\" for hierarchy \"Project1_top:top_comp\|ov7670_driver:ovdr\|sccb:rw\"" {  } { { "OV7670_driver.vhd" "rw" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_driver.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_registers Project1_top:top_comp\|ov7670_driver:ovdr\|OV7670_registers:ovreg " "Elaborating entity \"OV7670_registers\" for hierarchy \"Project1_top:top_comp\|ov7670_driver:ovdr\|OV7670_registers:ovreg\"" {  } { { "OV7670_driver.vhd" "ovreg" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_driver.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Project1_top:top_comp\|ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1 " "Elaborating entity \"debounce\" for hierarchy \"Project1_top:top_comp\|ov7670_driver:ovdr\|OV7670_registers:ovreg\|debounce:b1\"" {  } { { "OV7670_registers.vhd" "b1" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_registers.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver Project1_top:top_comp\|vga_driver:vgadr " "Elaborating entity \"vga_driver\" for hierarchy \"Project1_top:top_comp\|vga_driver:vgadr\"" {  } { { "Project1_top.vhd" "vgadr" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845321 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "newframe vga_driver.vhd(26) " "VHDL Signal Declaration warning at vga_driver.vhd(26): used implicit default value for signal \"newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/vga_driver.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1477763845337 "|Project1_top|vga_driver:vgadr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempbuff vga_driver.vhd(50) " "Verilog HDL or VHDL warning at vga_driver.vhd(50): object \"tempbuff\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/vga_driver.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1477763845338 "|Project1_top|vga_driver:vgadr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_capture Project1_top:top_comp\|OV7670_capture:ovcap " "Elaborating entity \"OV7670_capture\" for hierarchy \"Project1_top:top_comp\|OV7670_capture:ovcap\"" {  } { { "Project1_top.vhd" "ovcap" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max OV7670_capture.vhd(70) " "VHDL Process Statement warning at OV7670_capture.vhd(70): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OV7670_capture.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/OV7670_capture.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845355 "|top_geral|Project1_top:top_comp|OV7670_capture:ovcap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_AchandoPonto Project1_top:top_comp\|Top_AchandoPonto:achandoPonto " "Elaborating entity \"Top_AchandoPonto\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\"" {  } { { "Project1_top.vhd" "achandoPonto" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_AchandoPonto Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|FSM_AchandoPonto:FSM " "Elaborating entity \"FSM_AchandoPonto\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|FSM_AchandoPonto:FSM\"" {  } { { "Top_AchandoPonto.vhd" "FSM" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "contaPretosNoPonto FSM_AchandoPonto.vhd(22) " "VHDL Signal Declaration warning at FSM_AchandoPonto.vhd(22): used implicit default value for signal \"contaPretosNoPonto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1477763845373 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrIgualZero FSM_AchandoPonto.vhd(41) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(41): signal \"addrIgualZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845373 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fimDaImagem FSM_AchandoPonto.vhd(46) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(46): signal \"fimDaImagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845374 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pontoTerminou FSM_AchandoPonto.vhd(48) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(48): signal \"pontoTerminou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845375 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(50) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845376 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(50) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845376 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845376 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845377 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "achou FSM_AchandoPonto.vhd(52) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal \"achou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845378 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845379 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixelPreto FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"pixelPreto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845393 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "achou FSM_AchandoPonto.vhd(54) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal \"achou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845394 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fimDaImagem FSM_AchandoPonto.vhd(68) " "VHDL Process Statement warning at FSM_AchandoPonto.vhd(68): signal \"fimDaImagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1477763845394 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ativarQuad FSM_AchandoPonto.vhd(97) " "Inferred latch for \"ativarQuad\" at FSM_AchandoPonto.vhd(97)" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845397 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "achou FSM_AchandoPonto.vhd(93) " "Inferred latch for \"achou\" at FSM_AchandoPonto.vhd(93)" {  } { { "FSM_AchandoPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845397 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparadores Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|Comparadores:Comparador " "Elaborating entity \"Comparadores\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|Comparadores:Comparador\"" {  } { { "Top_AchandoPonto.vhd" "Comparador" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845437 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminou Comparadores.vhd(41) " "Inferred latch for \"terminou\" at Comparadores.vhd(41)" {  } { { "Comparadores.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Comparadores.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845444 "|Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrenSync Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|WrenSync:Sync_Escrita " "Elaborating entity \"WrenSync\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|WrenSync:Sync_Escrita\"" {  } { { "Top_AchandoPonto.vhd" "Sync_Escrita" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosicaoPonto Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto " "Elaborating entity \"PosicaoPonto\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|PosicaoPonto:PosPonto\"" {  } { { "Top_AchandoPonto.vhd" "PosPonto" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesenhaQuadrado Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect " "Elaborating entity \"DesenhaQuadrado\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|DesenhaQuadrado:DrawRect\"" {  } { { "Top_AchandoPonto.vhd" "DrawRect" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centroPonto Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|centroPonto:Coordenadas " "Elaborating entity \"centroPonto\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|centroPonto:Coordenadas\"" {  } { { "Top_AchandoPonto.vhd" "Coordenadas" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845528 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[0\] centroPonto.vhd(41) " "Inferred latch for \"y2\[0\]\" at centroPonto.vhd(41)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[1\] centroPonto.vhd(41) " "Inferred latch for \"y2\[1\]\" at centroPonto.vhd(41)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[2\] centroPonto.vhd(41) " "Inferred latch for \"y2\[2\]\" at centroPonto.vhd(41)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[3\] centroPonto.vhd(41) " "Inferred latch for \"y2\[3\]\" at centroPonto.vhd(41)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[0\] centroPonto.vhd(40) " "Inferred latch for \"y1\[0\]\" at centroPonto.vhd(40)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[1\] centroPonto.vhd(40) " "Inferred latch for \"y1\[1\]\" at centroPonto.vhd(40)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[2\] centroPonto.vhd(40) " "Inferred latch for \"y1\[2\]\" at centroPonto.vhd(40)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845535 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[3\] centroPonto.vhd(40) " "Inferred latch for \"y1\[3\]\" at centroPonto.vhd(40)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[0\] centroPonto.vhd(37) " "Inferred latch for \"x2\[0\]\" at centroPonto.vhd(37)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[1\] centroPonto.vhd(37) " "Inferred latch for \"x2\[1\]\" at centroPonto.vhd(37)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[2\] centroPonto.vhd(37) " "Inferred latch for \"x2\[2\]\" at centroPonto.vhd(37)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[3\] centroPonto.vhd(37) " "Inferred latch for \"x2\[3\]\" at centroPonto.vhd(37)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[0\] centroPonto.vhd(36) " "Inferred latch for \"x1\[0\]\" at centroPonto.vhd(36)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[1\] centroPonto.vhd(36) " "Inferred latch for \"x1\[1\]\" at centroPonto.vhd(36)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[2\] centroPonto.vhd(36) " "Inferred latch for \"x1\[2\]\" at centroPonto.vhd(36)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845536 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[3\] centroPonto.vhd(36) " "Inferred latch for \"x1\[3\]\" at centroPonto.vhd(36)" {  } { { "centroPonto.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1477763845537 "|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|centroPonto:Coordenadas\|Decodificador7Seg:dec_X1 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Project1_top:top_comp\|Top_AchandoPonto:achandoPonto\|centroPonto:Coordenadas\|Decodificador7Seg:dec_X1\"" {  } { { "centroPonto.vhd" "dec_X1" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/centroPonto.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer Project1_top:top_comp\|framebuffer:fb " "Elaborating entity \"framebuffer\" for hierarchy \"Project1_top:top_comp\|framebuffer:fb\"" {  } { { "Project1_top.vhd" "fb" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/Project1_top.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component\"" {  } { { "framebuffer.vhd" "altsyncram_component" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component\"" {  } { { "framebuffer.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1477763845741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component " "Instantiated megafunction \"Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845743 ""}  } { { "framebuffer.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/framebuffer.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1477763845743 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 597 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1477763845900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqr1 " "Found entity 1: altsyncram_vqr1" {  } { { "db/altsyncram_vqr1.tdf" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763845902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1477763845902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqr1 Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated " "Elaborating entity \"altsyncram_vqr1\" for hierarchy \"Project1_top:top_comp\|framebuffer:fb\|altsyncram:altsyncram_component\|altsyncram_vqr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1477763845903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477763847095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 15:57:27 2016 " "Processing ended: Sat Oct 29 15:57:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477763847095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477763847095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477763847095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1477763847095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477763871115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477763871138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 15:57:50 2016 " "Processing started: Sat Oct 29 15:57:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477763871138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1477763871138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Projeto80x60 -c Project1_top --netlist_type=sgate " "Command: quartus_npp Projeto80x60 -c Project1_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1477763871138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1477763871849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477763872605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 15:57:52 2016 " "Processing ended: Sat Oct 29 15:57:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477763872605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477763872605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477763872605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1477763872605 ""}
