Total IO  : 84
Total Pin : 40/7
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 22MB (22MB)
Warn: Can not find verilog file .\\app.v, create an empty one.
Warn: Can not find SDC file .\\app.sdc, create a empty one.
Warn: Can not find ASF file ./app.asf, create a empty one.
Info: Can not find ASF file ./app.pre.asf, create a empty one.
Info: Can not find ASF file ./app.post.asf, create a empty one.

Setup done...
Next, compile with quartus using one of following 2 approaches:
 1) Command line base, run 'quartus_sh -t af_quartus.tcl'
 2) GUI base, start quartus GUI, open project app,
    select Tools->Tcl Scripts..., load af_quartus.tcl and run
Then, run 'af_run' to generate app bit-stream files

Total 0 fatals, 0 errors, 3 warnings, 2 infos.
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct 20 21:16:38 2021
Info: Command: quartus_sh -t af_ip.tcl
Info (125068): Revision "app" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File C:/Remote/app/app_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/remote/altera/quartus/bin/assignment_defaults.qdf
Warning (125096): Overriding device family setting Cyclone IV GX -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name DEVICE EP4CE75F23C8
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Oct 20 21:16:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off app -c app
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file app.v
    Info (12023): Found entity 1: app
Info (12021): Found 51 design units, including 51 entities, in source file /remote/supra-2021.06.b0-66adbd53-win32-all/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice
    Info (12023): Found entity 2: alta_clkenctrl_rst
    Info (12023): Found entity 3: alta_clkenctrl
    Info (12023): Found entity 4: alta_asyncctrl
    Info (12023): Found entity 5: alta_syncctrl
    Info (12023): Found entity 6: alta_io_gclk
    Info (12023): Found entity 7: alta_gclksel
    Info (12023): Found entity 8: alta_gclkgen
    Info (12023): Found entity 9: alta_gclkgen0
    Info (12023): Found entity 10: alta_gclkgen2
    Info (12023): Found entity 11: alta_io
    Info (12023): Found entity 12: alta_rio
    Info (12023): Found entity 13: alta_srff
    Info (12023): Found entity 14: alta_dff
    Info (12023): Found entity 15: alta_ufm_gddd
    Info (12023): Found entity 16: alta_dff_stall
    Info (12023): Found entity 17: alta_srlat
    Info (12023): Found entity 18: alta_dio
    Info (12023): Found entity 19: alta_ufms
    Info (12023): Found entity 20: alta_ufms_sim
    Info (12023): Found entity 21: alta_pll
    Info (12023): Found entity 22: alta_pllx
    Info (12023): Found entity 23: pll_clk_trim
    Info (12023): Found entity 24: alta_pllv
    Info (12023): Found entity 25: alta_pllve
    Info (12023): Found entity 26: alta_sram
    Info (12023): Found entity 27: alta_dpram16x4
    Info (12023): Found entity 28: alta_spram16x4
    Info (12023): Found entity 29: alta_wram
    Info (12023): Found entity 30: alta_bram_pulse_generator
    Info (12023): Found entity 31: alta_bram
    Info (12023): Found entity 32: alta_ram4k
    Info (12023): Found entity 33: alta_boot
    Info (12023): Found entity 34: alta_osc
    Info (12023): Found entity 35: alta_ufml
    Info (12023): Found entity 36: alta_jtag
    Info (12023): Found entity 37: alta_mult
    Info (12023): Found entity 38: alta_dff_en
    Info (12023): Found entity 39: alta_multm_add
    Info (12023): Found entity 40: alta_multm
    Info (12023): Found entity 41: alta_i2c
    Info (12023): Found entity 42: alta_spi
    Info (12023): Found entity 43: alta_irda
    Info (12023): Found entity 44: alta_bram9k
    Info (12023): Found entity 45: alta_ram9k
    Info (12023): Found entity 46: alta_mcu
    Info (12023): Found entity 47: alta_mcu_m3
    Info (12023): Found entity 48: alta_remote
    Info (12023): Found entity 49: alta_saradc
    Info (12023): Found entity 50: alta_gclksw
    Info (12023): Found entity 51: alta_rv32
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for "outreg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for "outreg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for "oe_reg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for "oe_reg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for "dffOut"
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "app" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at app.v(31): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at app.v(39): truncated value with size 32 to match size of target (25)
Error (12006): Node instance "pll_inst" instantiates undefined entity "inpll" File: C:/Remote/app/app.v Line: 25
Info (144001): Generated suppressed messages file C:/Remote/app/quartus_logs/app.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 12 warnings
    Error: Peak virtual memory: 357 megabytes
    Error: Processing ended: Wed Oct 20 21:16:40 2021
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct 20 21:16:37 2021
Info: Command: quartus_sh -t af_quartus.tcl
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Oct 20 21:16:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off app -c app
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file app.v
    Info (12023): Found entity 1: app
Info (12021): Found 51 design units, including 51 entities, in source file /remote/supra-2021.06.b0-66adbd53-win32-all/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice
    Info (12023): Found entity 2: alta_clkenctrl_rst
    Info (12023): Found entity 3: alta_clkenctrl
    Info (12023): Found entity 4: alta_asyncctrl
    Info (12023): Found entity 5: alta_syncctrl
    Info (12023): Found entity 6: alta_io_gclk
    Info (12023): Found entity 7: alta_gclksel
    Info (12023): Found entity 8: alta_gclkgen
    Info (12023): Found entity 9: alta_gclkgen0
    Info (12023): Found entity 10: alta_gclkgen2
    Info (12023): Found entity 11: alta_io
    Info (12023): Found entity 12: alta_rio
    Info (12023): Found entity 13: alta_srff
    Info (12023): Found entity 14: alta_dff
    Info (12023): Found entity 15: alta_ufm_gddd
    Info (12023): Found entity 16: alta_dff_stall
    Info (12023): Found entity 17: alta_srlat
    Info (12023): Found entity 18: alta_dio
    Info (12023): Found entity 19: alta_ufms
    Info (12023): Found entity 20: alta_ufms_sim
    Info (12023): Found entity 21: alta_pll
    Info (12023): Found entity 22: alta_pllx
    Info (12023): Found entity 23: pll_clk_trim
    Info (12023): Found entity 24: alta_pllv
    Info (12023): Found entity 25: alta_pllve
    Info (12023): Found entity 26: alta_sram
    Info (12023): Found entity 27: alta_dpram16x4
    Info (12023): Found entity 28: alta_spram16x4
    Info (12023): Found entity 29: alta_wram
    Info (12023): Found entity 30: alta_bram_pulse_generator
    Info (12023): Found entity 31: alta_bram
    Info (12023): Found entity 32: alta_ram4k
    Info (12023): Found entity 33: alta_boot
    Info (12023): Found entity 34: alta_osc
    Info (12023): Found entity 35: alta_ufml
    Info (12023): Found entity 36: alta_jtag
    Info (12023): Found entity 37: alta_mult
    Info (12023): Found entity 38: alta_dff_en
    Info (12023): Found entity 39: alta_multm_add
    Info (12023): Found entity 40: alta_multm
    Info (12023): Found entity 41: alta_i2c
    Info (12023): Found entity 42: alta_spi
    Info (12023): Found entity 43: alta_irda
    Info (12023): Found entity 44: alta_bram9k
    Info (12023): Found entity 45: alta_ram9k
    Info (12023): Found entity 46: alta_mcu
    Info (12023): Found entity 47: alta_mcu_m3
    Info (12023): Found entity 48: alta_remote
    Info (12023): Found entity 49: alta_saradc
    Info (12023): Found entity 50: alta_gclksw
    Info (12023): Found entity 51: alta_rv32
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for "outreg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for "outreg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for "oe_reg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for "oe_reg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for "dffOut"
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "app" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at app.v(31): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at app.v(39): truncated value with size 32 to match size of target (25)
Error (12006): Node instance "pll_inst" instantiates undefined entity "inpll" File: C:/Remote/app/app.v Line: 25
Info (144001): Generated suppressed messages file C:/Remote/app/quartus_logs/app.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 12 warnings
    Error: Peak virtual memory: 357 megabytes
    Error: Processing ended: Wed Oct 20 21:16:43 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01
Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 12 warnings
Error (23031): Evaluation of Tcl script af_quartus.tcl unsuccessful
Error: Quartus II 32-bit Shell was unsuccessful. 8 errors, 13 warnings
    Error: Peak virtual memory: 186 megabytes
    Error: Processing ended: Wed Oct 20 21:16:44 2021
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:01
Wed Oct 20 21:16:44 2021
Using pre-ASF file app.pre.asf.
Total IO  : 84
Total Pin : 40/7
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 22MB (22MB)
Loading route table...
## CPU time: 0:0:1, REAL time: 0:0:2
## Memory Usage: 71MB (71MB)
while evaluationg {./af_run.tcl:190 if { $LOAD_DB } {
  load_db -top ${TOP_MODULE}
  set sdc "./${DESIGN}.adc"
  if { ! [file exists $sdc] } { set sdc "./${DESIGN}.sdc"; }
  if { [file exists $sdc] } { read_sdc $sdc; }

} elseif { $MODE == "QUARTUS" } {
  set verilog ${DESIGN}.vo
  set is_migrated false
  if { ! [file exists $verilog] } {
    set verilog "./simulation/modelsim/${DESIGN}.vo"
    set is_migrated true
  }
  if { ! [file exists $verilog] } {
    error "Can not find design verilog file $verilog"
  }
  alta::tcl_highlight "Using design verilog file $verilog.\n"
  set ret [read_design -top ${TOP_MODULE} -ve $VE_FILE -qsf $ORIGINAL_QSF $verilog -hierachy 1]
  if { !$ret } { exit -1; }

  set sdc "./${DESIGN}.adc"
  if { ! [file exists $sdc] } { set sdc "./${DESIGN}.sdc"; }
  if { ! [file exists $sdc] } {
    alta::tcl_warn "Can not find design SDC file $sdc"
  } else {
    alta::tcl_highlight "Using design SDC file $sdc.\n"
    read_sdc $sdc
  }

} elseif { $MODE == "SYNPLICITY" || $MODE == "NATIVE" } {
  set db_gclk_assignment_level 2
  set verilog ${DESIGN}.vqm
  set is_migrated false
  if { ! [file exists $verilog] } {
    error "Can not find design verilog file $verilog"
  }

  set sdc "./${DESIGN}.adc"
  if { ! [file exists $sdc] } { set sdc "./${DESIGN}.sdc"; }
  alta::tcl_highlight "Using design verilog file $verilog.\n"
  if { ! [file exists $sdc] } {
    alta::tcl_warn "Can not find design SDC file $sdc"
    set ret [read_design_and_pack -sdc $sdc  -top ${TOP_MODULE} $verilog]
  } else {
    alta::tcl_highlight "Using design SDC file $sdc.\n"
    set ret [read_design_and_pack -top ${TOP_MODULE} $verilog]
  }
  if { !$ret } { exit -1; }

} else {
  error "Unsupported mode $MODE"
}}
