INTSTYLE=ise
INFILE=D:\GitHub\VHDL_Modules\Design_concepts\FIFO.ncd
OUTFILE=D:\GitHub\VHDL_Modules\Design_concepts\FIFO.bit
FAMILY=Spartan3E
PART=xc3s500e-5vq100
WORKINGDIR=D:\GitHub\VHDL_Modules\Design_concepts
LICENSE=WebPack
USER_INFO=__0_0_0
