 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -transition_time
Design : ascon_datapath
Version: R-2020.09-SP2
Date   : Fri Sep 12 16:36:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][26]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[218] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[218] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[218] (net)                                          0.00       0.13 r
  U6664/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7643 (net)                                   1                   0.00       0.26 r
  U6663/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8193 (net)                                   3                   0.00       0.36 r
  U5829/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8197 (net)                                   1                   0.00       0.50 r
  U10403/ZN (MUX3ND0LVT)                                  0.09      0.03       0.54 f
  n8497 (net)                                   4                   0.00       0.54 f
  U6414/ZN (NR2XD0LVT)                                    0.04      0.04       0.58 r
  n8199 (net)                                   1                   0.00       0.58 r
  U5680/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n8201 (net)                                   1                   0.00       0.61 f
  U7168/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4503 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[218] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[218] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U321/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.77 r
  gen_state_regs[0].state_reg_share/n1168 (net)
                                                1                   0.00       0.77 r
  gen_state_regs[0].state_reg_share/U320/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1056 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][26]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][46]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][46]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[238] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[238] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[238] (net)                                          0.00       0.13 r
  U6694/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7618 (net)                                   1                   0.00       0.26 r
  U6693/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8177 (net)                                   3                   0.00       0.36 r
  U6116/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8181 (net)                                   1                   0.00       0.50 r
  U10398/ZN (MUX3ND0LVT)                                  0.12      0.03       0.54 f
  n8457 (net)                                   4                   0.00       0.54 f
  U6910/ZN (NR2XD0LVT)                                    0.04      0.04       0.58 r
  n8183 (net)                                   1                   0.00       0.58 r
  U5681/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n8185 (net)                                   1                   0.00       0.61 f
  U7188/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4483 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[238] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[238] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U378/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.77 r
  gen_state_regs[0].state_reg_share/n1164 (net)
                                                1                   0.00       0.77 r
  gen_state_regs[0].state_reg_share/U376/ZN (OAI211D0LVT)
                                                          0.08      0.06       0.83 f
  gen_state_regs[0].state_reg_share/n1036 (net)
                                                1                   0.00       0.83 f
  gen_state_regs[0].state_reg_share/state_reg[3][46]/D (DFCNQD1LVT)
                                                          0.08      0.00       0.83 f
  data arrival time                                                            0.83

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][46]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.01       0.99
  data required time                                                           0.99
  ------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.83
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][48]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][48]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[240] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[240] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[240] (net)                                          0.00       0.13 r
  U6698/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7988 (net)                                   1                   0.00       0.25 r
  U6697/ZN (XNR3D0LVT)                                    0.07      0.11       0.36 r
  n8069 (net)                                   3                   0.00       0.36 r
  U6096/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8034 (net)                                   1                   0.00       0.50 r
  U10348/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8487 (net)                                   4                   0.00       0.53 f
  U6882/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8036 (net)                                   1                   0.00       0.57 r
  U5717/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n8038 (net)                                   1                   0.00       0.61 f
  U7173/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4498 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[223] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[223] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U336/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.77 r
  gen_state_regs[0].state_reg_share/n811 (net)
                                                1                   0.00       0.77 r
  gen_state_regs[0].state_reg_share/U334/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1051 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][31]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][31]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][38]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][38]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[230] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[230] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[230] (net)                                          0.00       0.13 r
  U6685/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7666 (net)                                   1                   0.00       0.26 r
  U6684/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8070 (net)                                   3                   0.00       0.36 r
  U5835/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8074 (net)                                   1                   0.00       0.50 r
  U10363/ZN (MUX3ND0LVT)                                  0.09      0.03       0.54 f
  n8473 (net)                                   4                   0.00       0.54 f
  U6421/ZN (NR2XD0LVT)                                    0.04      0.04       0.58 r
  n8076 (net)                                   1                   0.00       0.58 r
  U5721/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n8079 (net)                                   1                   0.00       0.61 f
  U7180/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4491 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[230] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[230] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U881/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.77 r
  gen_state_regs[0].state_reg_share/n1141 (net)
                                                1                   0.00       0.77 r
  gen_state_regs[0].state_reg_share/U353/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1044 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][38]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][38]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][27]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][27]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[219] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[219] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[219] (net)                                          0.00       0.13 r
  U6666/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7500 (net)                                   1                   0.00       0.25 r
  U6665/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8146 (net)                                   3                   0.00       0.35 r
  U6088/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8059 (net)                                   1                   0.00       0.50 r
  U10358/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8495 (net)                                   4                   0.00       0.53 f
  U6871/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8060 (net)                                   1                   0.00       0.57 r
  U5725/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8062 (net)                                   1                   0.00       0.60 f
  U7169/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4502 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[219] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[219] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U324/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n817 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U322/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1055 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][27]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][27]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][25]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][25]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[217] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[217] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[217] (net)                                          0.00       0.13 r
  U6662/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7785 (net)                                   1                   0.00       0.26 r
  U6661/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7959 (net)                                   3                   0.00       0.36 r
  U6070/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7964 (net)                                   1                   0.00       0.50 r
  U10323/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8519 (net)                                   4                   0.00       0.53 f
  U6855/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7966 (net)                                   1                   0.00       0.57 r
  U5711/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7968 (net)                                   1                   0.00       0.60 f
  U7157/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4514 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[207] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[207] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U291/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n794 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U289/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1067 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][15]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][15]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][52]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][52]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[244] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[244] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[244] (net)                                          0.00       0.13 r
  U6703/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7691 (net)                                   1                   0.00       0.25 r
  U6702/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8161 (net)                                   3                   0.00       0.35 r
  U6109/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8165 (net)                                   1                   0.00       0.50 r
  U10393/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8465 (net)                                   4                   0.00       0.53 f
  U6899/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8167 (net)                                   1                   0.00       0.57 r
  U5677/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8169 (net)                                   1                   0.00       0.60 f
  U7184/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4487 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[234] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[234] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U366/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1161 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U364/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1040 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][42]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][42]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][35]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][35]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[227] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[227] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[227] (net)                                          0.00       0.13 r
  U6679/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7786 (net)                                   1                   0.00       0.25 r
  U6678/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8132 (net)                                   3                   0.00       0.35 r
  U6101/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8135 (net)                                   1                   0.00       0.50 r
  U10384/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8479 (net)                                   4                   0.00       0.53 f
  U6889/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8137 (net)                                   1                   0.00       0.57 r
  U5685/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8139 (net)                                   1                   0.00       0.60 f
  U7177/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4494 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[227] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[227] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U347/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1153 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U345/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1047 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][35]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][35]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][29]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][29]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[221] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[221] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[221] (net)                                          0.00       0.13 r
  U6670/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7547 (net)                                   1                   0.00       0.26 r
  U6669/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n7871 (net)                                   3                   0.00       0.35 r
  U6078/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7874 (net)                                   1                   0.00       0.50 r
  U10286/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8511 (net)                                   4                   0.00       0.53 f
  U6863/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7876 (net)                                   1                   0.00       0.57 r
  U5707/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7878 (net)                                   1                   0.00       0.60 f
  U7161/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4510 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[211] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[211] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U303/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n776 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U301/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1063 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][19]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][19]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][30]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][30]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[222] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[222] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[222] (net)                                          0.00       0.13 r
  U6672/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7433 (net)                                   1                   0.00       0.26 r
  U6671/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n8103 (net)                                   3                   0.00       0.35 r
  U6094/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8107 (net)                                   1                   0.00       0.50 r
  U10373/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8489 (net)                                   4                   0.00       0.53 f
  U6879/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8109 (net)                                   1                   0.00       0.57 r
  U5684/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8111 (net)                                   1                   0.00       0.60 f
  U7172/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4499 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[222] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[222] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U333/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1147 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U331/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1052 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][30]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][30]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][47]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][47]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[239] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[239] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[239] (net)                                          0.00       0.13 r
  U6696/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n8003 (net)                                   1                   0.00       0.25 r
  U6695/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8102 (net)                                   3                   0.00       0.35 r
  U6117/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8007 (net)                                   1                   0.00       0.50 r
  U10338/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8455 (net)                                   4                   0.00       0.53 f
  U6912/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8008 (net)                                   1                   0.00       0.57 r
  U5700/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8010 (net)                                   1                   0.00       0.60 f
  U7189/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4482 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[239] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[239] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U381/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n804 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U379/ZN (OAI211D0LVT)
                                                          0.08      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1035 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][47]/D (DFCNQD1LVT)
                                                          0.08      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][47]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.01       0.99
  data required time                                                           0.99
  ------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][10]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][10]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[202] (net)
                                               11                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[202] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[202] (net)                                          0.00       0.13 r
  U6717/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7490 (net)                                   1                   0.00       0.25 r
  U6716/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8147 (net)                                   3                   0.00       0.35 r
  U6065/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n8151 (net)                                   1                   0.00       0.49 r
  U10389/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8529 (net)                                   4                   0.00       0.53 f
  U6849/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8153 (net)                                   1                   0.00       0.57 r
  U5679/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8155 (net)                                   1                   0.00       0.60 f
  U7152/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4519 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[202] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[202] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U277/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1158 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U275/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1072 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][10]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][10]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.16


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][49]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][49]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[241] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[241] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[241] (net)                                          0.00       0.13 r
  U10109/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7536 (net)                                   1                   0.00       0.26 f
  U6699/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n7974 (net)                                   3                   0.00       0.35 r
  U6104/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7978 (net)                                   1                   0.00       0.49 r
  U10327/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8471 (net)                                   4                   0.00       0.53 f
  U6891/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7980 (net)                                   1                   0.00       0.57 r
  U5669/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7982 (net)                                   1                   0.00       0.60 f
  U7181/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4490 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[231] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[231] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U357/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n798 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U355/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1043 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][39]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][39]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][33]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][33]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[225] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[225] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[225] (net)                                          0.00       0.13 r
  U10163/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7630 (net)                                   1                   0.00       0.26 f
  U6676/ZN (XNR3D0LVT)                                    0.05      0.10       0.36 r
  n7846 (net)                                   3                   0.00       0.36 r
  U5827/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7850 (net)                                   1                   0.00       0.49 r
  U10276/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8503 (net)                                   4                   0.00       0.53 f
  U6409/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7852 (net)                                   1                   0.00       0.57 r
  U5704/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7854 (net)                                   1                   0.00       0.60 f
  U7165/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4506 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[215] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[215] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U313/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n771 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U923/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1059 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][23]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][23]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][34]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][34]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[226] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[226] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[226] (net)                                          0.00       0.13 r
  U10086/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7501 (net)                                   1                   0.00       0.26 f
  U6677/ZN (XNR3D0LVT)                                    0.05      0.10       0.36 r
  n7933 (net)                                   3                   0.00       0.36 r
  U6099/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7936 (net)                                   1                   0.00       0.50 r
  U10312/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8481 (net)                                   4                   0.00       0.53 f
  U6887/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7938 (net)                                   1                   0.00       0.57 r
  U5703/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7940 (net)                                   1                   0.00       0.60 f
  U7176/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4495 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[226] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[226] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U344/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n789 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U342/ZN (OAI211D0LVT)
                                                          0.08      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1048 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][34]/D (DFCNQD1LVT)
                                                          0.08      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][34]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.01       0.99
  data required time                                                           0.99
  ------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][63]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][63]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[255] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[255] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[255] (net)                                          0.00       0.13 r
  U6750/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7514 (net)                                   1                   0.00       0.25 r
  U6749/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8176 (net)                                   3                   0.00       0.35 r
  U10291/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7886 (net)                                   1                   0.00       0.49 r
  U10293/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8443 (net)                                   4                   0.00       0.53 f
  U6764/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7888 (net)                                   1                   0.00       0.57 r
  U5706/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7890 (net)                                   1                   0.00       0.60 f
  U6427/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4476 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[245] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[245] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U397/ZN (AOI22D0LVT)
                                                          0.07      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n779 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U395/ZN (OAI211D0LVT)
                                                          0.11      0.05       0.81 f
  gen_state_regs[0].state_reg_share/n1029 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][53]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][53]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][35]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][35]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[227] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[227] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[227] (net)                                          0.00       0.13 r
  U6679/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7786 (net)                                   1                   0.00       0.25 r
  U6678/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8132 (net)                                   3                   0.00       0.35 r
  U6076/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n8020 (net)                                   1                   0.00       0.49 r
  U10343/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8513 (net)                                   4                   0.00       0.53 f
  U6860/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8022 (net)                                   1                   0.00       0.57 r
  U5666/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8024 (net)                                   1                   0.00       0.60 f
  U7160/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4511 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[210] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[210] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U300/ZN (AOI22D0LVT)
                                                          0.07      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n808 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U298/ZN (OAI211D0LVT)
                                                          0.11      0.05       0.81 f
  gen_state_regs[0].state_reg_share/n1064 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][18]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][18]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][25]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][25]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[217] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[217] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[217] (net)                                          0.00       0.13 r
  U6662/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7785 (net)                                   1                   0.00       0.26 r
  U6661/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7959 (net)                                   3                   0.00       0.36 r
  U6086/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7788 (net)                                   1                   0.00       0.50 r
  U10245/ZN (MUX3ND0LVT)                                  0.09      0.03       0.54 f
  n8499 (net)                                   4                   0.00       0.54 f
  U6869/ZN (NR2XD0LVT)                                    0.04      0.04       0.58 r
  n7789 (net)                                   1                   0.00       0.58 r
  U5698/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n7791 (net)                                   1                   0.00       0.61 f
  U7167/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4504 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[217] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[217] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U319/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.76 r
  gen_state_regs[0].state_reg_share/n758 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U317/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1057 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][25]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][25]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][37]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][37]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[229] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[229] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[229] (net)                                          0.00       0.13 r
  U6683/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7774 (net)                                   1                   0.00       0.26 r
  U6682/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8055 (net)                                   3                   0.00       0.36 r
  U5833/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n8045 (net)                                   1                   0.00       0.50 r
  U10353/ZN (MUX3ND0LVT)                                  0.09      0.03       0.54 f
  n8475 (net)                                   4                   0.00       0.54 f
  U6420/ZN (NR2XD0LVT)                                    0.04      0.04       0.58 r
  n8046 (net)                                   1                   0.00       0.58 r
  U5667/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n8048 (net)                                   1                   0.00       0.61 f
  U7179/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4492 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[229] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[229] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U352/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.76 r
  gen_state_regs[0].state_reg_share/n814 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U924/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1045 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][37]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][37]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][43]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][43]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[235] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[235] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[235] (net)                                          0.00       0.13 r
  U10164/Z (XOR4D0LVT)                                    0.04      0.12       0.25 f
  n7631 (net)                                   1                   0.00       0.25 f
  U6690/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n8191 (net)                                   3                   0.00       0.35 r
  U6110/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n8122 (net)                                   1                   0.00       0.49 r
  U10379/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8463 (net)                                   4                   0.00       0.53 f
  U6902/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n8123 (net)                                   1                   0.00       0.57 r
  U5683/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8125 (net)                                   1                   0.00       0.60 f
  U7185/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4486 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[235] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[235] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U369/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1150 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U367/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.82 f
  gen_state_regs[0].state_reg_share/n1039 (net)
                                                1                   0.00       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][43]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.82 f
  data arrival time                                                            0.82

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][43]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][7]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][7]/Q (DFCNQD1LVT)
                                                          0.06      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[199] (net)
                                               10                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[199] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[199] (net)                                          0.00       0.13 r
  U6738/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7606 (net)                                   1                   0.00       0.25 r
  U6737/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8087 (net)                                   3                   0.00       0.35 r
  U10367/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n8091 (net)                                   1                   0.00       0.49 r
  U10369/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8441 (net)                                   4                   0.00       0.53 f
  U6921/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n8093 (net)                                   1                   0.00       0.56 r
  U5671/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n8095 (net)                                   1                   0.00       0.60 f
  U7195/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4475 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[246] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[246] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U400/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n1144 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U398/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1028 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][54]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][54]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][22]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][22]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[214] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[214] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[214] (net)                                          0.00       0.13 r
  U10035/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7423 (net)                                   1                   0.00       0.26 f
  U6658/ZN (XNR3D0LVT)                                    0.04      0.09       0.35 r
  n7752 (net)                                   3                   0.00       0.35 r
  U6082/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7754 (net)                                   1                   0.00       0.49 r
  U10230/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8505 (net)                                   4                   0.00       0.52 f
  U6867/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7756 (net)                                   1                   0.00       0.56 r
  U5658/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7758 (net)                                   1                   0.00       0.60 f
  U7164/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4507 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[214] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[214] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U311/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n751 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U309/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1060 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][22]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][22]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][4]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][4]/Q (DFCNQD1LVT)
                                                          0.06      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[196] (net)
                                               10                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[196] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[196] (net)                                          0.00       0.13 r
  U6720/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7526 (net)                                   1                   0.00       0.25 r
  U6719/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n7919 (net)                                   3                   0.00       0.35 r
  U5838/Z (XOR3D0LVT)                                     0.03      0.15       0.49 r
  n7922 (net)                                   1                   0.00       0.49 r
  U10307/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8447 (net)                                   4                   0.00       0.53 f
  U6423/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7924 (net)                                   1                   0.00       0.56 r
  U5702/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7926 (net)                                   1                   0.00       0.60 f
  U7193/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4478 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[243] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[243] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U391/ZN (AOI22D0LVT)
                                                          0.07      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n786 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U925/ZN (OAI211D0LVT)
                                                          0.11      0.05       0.81 f
  gen_state_regs[0].state_reg_share/n1031 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][51]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][51]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][13]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][13]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[205] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[205] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[205] (net)                                          0.00       0.13 r
  U6731/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7432 (net)                                   1                   0.00       0.26 r
  U6730/ZN (XNR3D0LVT)                                    0.04      0.09       0.35 r
  n7586 (net)                                   3                   0.00       0.35 r
  U6058/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7588 (net)                                   1                   0.00       0.49 r
  U10137/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8543 (net)                                   4                   0.00       0.52 f
  U6843/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7590 (net)                                   1                   0.00       0.56 r
  U5724/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7592 (net)                                   1                   0.00       0.59 f
  U7145/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4526 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[195] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[195] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U258/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n717 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U256/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1079 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][3]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][3]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][17]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][17]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[209] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[209] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[209] (net)                                          0.00       0.13 r
  U6653/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7489 (net)                                   1                   0.00       0.26 r
  U6652/ZN (XNR3D0LVT)                                    0.04      0.09       0.35 r
  n7655 (net)                                   3                   0.00       0.35 r
  U6063/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7657 (net)                                   1                   0.00       0.49 r
  U10178/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8535 (net)                                   4                   0.00       0.52 f
  U6848/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7659 (net)                                   1                   0.00       0.56 r
  U5709/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7661 (net)                                   1                   0.00       0.59 f
  U7149/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4522 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[199] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[199] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U270/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n733 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U268/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1075 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][7]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][7]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][14]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][14]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[206] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[206] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[206] (net)                                          0.00       0.13 r
  U6736/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7525 (net)                                   1                   0.00       0.26 r
  U6735/ZN (XNR3D0LVT)                                    0.04      0.09       0.35 r
  n7798 (net)                                   3                   0.00       0.35 r
  U10151/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7609 (net)                                   1                   0.00       0.49 r
  U10153/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8427 (net)                                   4                   0.00       0.52 f
  U6434/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7610 (net)                                   1                   0.00       0.56 r
  U5722/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7612 (net)                                   1                   0.00       0.59 f
  U7202/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4468 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[253] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[253] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U419/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n723 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U418/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1021 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][61]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][61]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][48]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][48]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[240] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[240] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[240] (net)                                          0.00       0.13 r
  U6698/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7988 (net)                                   1                   0.00       0.25 r
  U6697/ZN (XNR3D0LVT)                                    0.07      0.11       0.36 r
  n8069 (net)                                   3                   0.00       0.36 r
  U10331/ZN (XNR3D0LVT)                                   0.03      0.14       0.50 r
  n7993 (net)                                   1                   0.00       0.50 r
  U10332/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8453 (net)                                   4                   0.00       0.53 f
  U6915/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7995 (net)                                   1                   0.00       0.57 r
  U5670/ZN (AOI211XD0LVT)                                 0.07      0.03       0.61 f
  n7997 (net)                                   1                   0.00       0.61 f
  U7190/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4481 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[240] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[240] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U384/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.76 r
  gen_state_regs[0].state_reg_share/n800 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U382/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1034 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][48]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][48]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][14]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][14]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[206] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[206] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[206] (net)                                          0.00       0.13 r
  U6736/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7525 (net)                                   1                   0.00       0.26 r
  U6735/ZN (XNR3D0LVT)                                    0.04      0.09       0.35 r
  n7798 (net)                                   3                   0.00       0.35 r
  U5823/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7801 (net)                                   1                   0.00       0.49 r
  U10250/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8521 (net)                                   4                   0.00       0.52 f
  U6398/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7803 (net)                                   1                   0.00       0.56 r
  U5653/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7805 (net)                                   1                   0.00       0.59 f
  U7156/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4515 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[206] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[206] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U288/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n760 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U287/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1068 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][14]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][14]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][10]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][10]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[202] (net)
                                               11                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[202] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[202] (net)                                          0.00       0.13 r
  U6717/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7490 (net)                                   1                   0.00       0.25 r
  U6716/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8147 (net)                                   3                   0.00       0.35 r
  U10216/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7731 (net)                                   1                   0.00       0.49 r
  U10218/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8435 (net)                                   4                   0.00       0.52 f
  U6927/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7732 (net)                                   1                   0.00       0.56 r
  U5723/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7734 (net)                                   1                   0.00       0.59 f
  U7198/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4472 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[249] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[249] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U408/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.76 r
  gen_state_regs[0].state_reg_share/n746 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U406/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1025 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][57]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][57]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][37]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][37]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[229] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[229] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[229] (net)                                          0.00       0.13 r
  U6683/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7774 (net)                                   1                   0.00       0.26 r
  U6682/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8055 (net)                                   3                   0.00       0.36 r
  U5825/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7776 (net)                                   1                   0.00       0.50 r
  U10240/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8509 (net)                                   4                   0.00       0.53 f
  U6405/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7777 (net)                                   1                   0.00       0.57 r
  U5665/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7779 (net)                                   1                   0.00       0.60 f
  U7162/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4509 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[212] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[212] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U878/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n755 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U304/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1062 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][20]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][20]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][50]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][50]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[242] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[242] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[242] (net)                                          0.00       0.13 r
  U10165/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7632 (net)                                   1                   0.00       0.26 f
  U6700/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7946 (net)                                   3                   0.00       0.36 r
  U6105/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7949 (net)                                   1                   0.00       0.50 r
  U10318/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8469 (net)                                   4                   0.00       0.53 f
  U6894/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7950 (net)                                   1                   0.00       0.57 r
  U5673/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7952 (net)                                   1                   0.00       0.60 f
  U7182/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4489 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[232] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[232] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U360/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.76 r
  gen_state_regs[0].state_reg_share/n792 (net)
                                                1                   0.00       0.76 r
  gen_state_regs[0].state_reg_share/U358/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1042 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][40]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][40]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][28]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][28]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[220] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[220] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[220] (net)                                          0.00       0.13 r
  U6668/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7560 (net)                                   1                   0.00       0.25 r
  U6667/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n8017 (net)                                   3                   0.00       0.35 r
  U6067/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7562 (net)                                   1                   0.00       0.49 r
  U10122/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8527 (net)                                   4                   0.00       0.52 f
  U6850/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7563 (net)                                   1                   0.00       0.56 r
  U5726/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7565 (net)                                   1                   0.00       0.59 f
  U7153/Z (AO211D0LVT)                                    0.04      0.10       0.69 f
  n4518 (net)                                   1                   0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[203] (state_register_5)
                                                                    0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[203] (net)              0.00       0.69 f
  gen_state_regs[0].state_reg_share/U280/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n713 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U278/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1071 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][11]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][11]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][25]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][25]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[217] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[217] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[217] (net)                                          0.00       0.13 r
  U6662/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7785 (net)                                   1                   0.00       0.26 r
  U6661/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7959 (net)                                   3                   0.00       0.36 r
  U5819/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7863 (net)                                   1                   0.00       0.50 r
  U10281/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8533 (net)                                   4                   0.00       0.53 f
  U6392/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7864 (net)                                   1                   0.00       0.57 r
  U5678/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7866 (net)                                   1                   0.00       0.60 f
  U7150/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4521 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[200] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[200] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U876/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n774 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U271/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1074 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][8]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][8]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][46]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][46]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[238] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[238] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[238] (net)                                          0.00       0.13 r
  U6694/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7618 (net)                                   1                   0.00       0.26 r
  U6693/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8177 (net)                                   3                   0.00       0.36 r
  U6092/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7621 (net)                                   1                   0.00       0.50 r
  U10159/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8491 (net)                                   4                   0.00       0.53 f
  U6876/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7622 (net)                                   1                   0.00       0.57 r
  U5701/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7624 (net)                                   1                   0.00       0.60 f
  U7171/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4500 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[221] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[221] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U330/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n726 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U328/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1053 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][29]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][29]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][26]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[218] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[218] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[218] (net)                                          0.00       0.13 r
  U6664/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7643 (net)                                   1                   0.00       0.26 r
  U6663/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8193 (net)                                   3                   0.00       0.36 r
  U6072/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7765 (net)                                   1                   0.00       0.50 r
  U10235/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8517 (net)                                   4                   0.00       0.53 f
  U6858/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7766 (net)                                   1                   0.00       0.57 r
  U5661/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7768 (net)                                   1                   0.00       0.60 f
  U7158/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4513 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[208] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[208] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U294/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n753 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U292/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1066 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][16]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][16]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][6]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][6]/Q (DFCNQD1LVT)
                                                          0.06      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[198] (net)
                                               10                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[198] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[198] (net)                                          0.00       0.13 r
  U6733/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7477 (net)                                   1                   0.00       0.25 r
  U6732/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n7884 (net)                                   3                   0.00       0.35 r
  U10269/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7837 (net)                                   1                   0.00       0.49 r
  U10270/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8537 (net)                                   4                   0.00       0.52 f
  U6847/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7839 (net)                                   1                   0.00       0.56 r
  U5682/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7841 (net)                                   1                   0.00       0.59 f
  U7148/Z (AO211D0LVT)                                    0.04      0.10       0.69 f
  n4523 (net)                                   1                   0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[198] (state_register_5)
                                                                    0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[198] (net)              0.00       0.69 f
  gen_state_regs[0].state_reg_share/U267/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n768 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U265/ZN (OAI211D0LVT)
                                                          0.11      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1076 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][6]/D (DFCNQD1LVT)
                                                          0.11      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][6]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][50]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][50]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[242] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[242] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[242] (net)                                          0.00       0.13 r
  U10165/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7632 (net)                                   1                   0.00       0.26 f
  U6700/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7946 (net)                                   3                   0.00       0.36 r
  U5836/Z (XOR3D0LVT)                                     0.03      0.13       0.49 r
  n7898 (net)                                   1                   0.00       0.49 r
  U10298/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8449 (net)                                   4                   0.00       0.52 f
  U6422/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7900 (net)                                   1                   0.00       0.56 r
  U5674/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7902 (net)                                   1                   0.00       0.59 f
  U7192/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4479 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[242] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[242] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U883/ZN (AOI22D0LVT)
                                                          0.08      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n782 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U388/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1032 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][50]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][50]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][36]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][36]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[228] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[228] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[228] (net)                                          0.00       0.13 r
  U6681/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7706 (net)                                   1                   0.00       0.25 r
  U6680/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8192 (net)                                   3                   0.00       0.35 r
  U6102/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7709 (net)                                   1                   0.00       0.50 r
  U10203/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8477 (net)                                   4                   0.00       0.53 f
  U6890/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7710 (net)                                   1                   0.00       0.57 r
  U5705/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7712 (net)                                   1                   0.00       0.60 f
  U7178/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4493 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[228] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[228] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U350/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n742 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U348/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1046 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][36]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][36]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][33]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][33]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[225] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[225] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[225] (net)                                          0.00       0.13 r
  U10163/Z (XOR4D0LVT)                                    0.04      0.12       0.26 f
  n7630 (net)                                   1                   0.00       0.26 f
  U6676/ZN (XNR3D0LVT)                                    0.05      0.10       0.36 r
  n7846 (net)                                   3                   0.00       0.36 r
  U10166/ZN (XNR3D0LVT)                                   0.03      0.14       0.50 r
  n7634 (net)                                   1                   0.00       0.50 r
  U10168/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8483 (net)                                   4                   0.00       0.53 f
  U6884/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7635 (net)                                   1                   0.00       0.57 r
  U5699/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7637 (net)                                   1                   0.00       0.60 f
  U7175/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4496 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[225] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[225] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U341/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n728 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U339/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1049 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][33]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][33]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][51]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][51]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[243] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[243] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[243] (net)                                          0.00       0.13 r
  U10255/Z (XOR4D0LVT)                                    0.04      0.12       0.25 f
  n7811 (net)                                   1                   0.00       0.25 f
  U6701/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n7932 (net)                                   3                   0.00       0.36 r
  U6107/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7814 (net)                                   1                   0.00       0.50 r
  U10257/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8467 (net)                                   4                   0.00       0.53 f
  U6896/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7815 (net)                                   1                   0.00       0.57 r
  U5655/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7817 (net)                                   1                   0.00       0.60 f
  U7183/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4488 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[233] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[233] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U363/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n763 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U361/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1041 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][41]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][41]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][38]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][38]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[230] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[230] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[230] (net)                                          0.00       0.13 r
  U6685/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7666 (net)                                   1                   0.00       0.26 r
  U6684/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8070 (net)                                   3                   0.00       0.36 r
  U6080/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7669 (net)                                   1                   0.00       0.50 r
  U10183/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8507 (net)                                   4                   0.00       0.53 f
  U6864/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7671 (net)                                   1                   0.00       0.57 r
  U5710/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7673 (net)                                   1                   0.00       0.60 f
  U7163/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4508 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[213] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[213] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U308/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n736 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U306/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1061 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][21]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][21]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][26]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[218] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[218] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[218] (net)                                          0.00       0.13 r
  U6664/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7643 (net)                                   1                   0.00       0.26 r
  U6663/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8193 (net)                                   3                   0.00       0.36 r
  U5821/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7647 (net)                                   1                   0.00       0.50 r
  U10172/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8531 (net)                                   4                   0.00       0.53 f
  U6393/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7648 (net)                                   1                   0.00       0.57 r
  U5708/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7650 (net)                                   1                   0.00       0.60 f
  U7151/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4520 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[201] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[201] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U274/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n730 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U922/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1073 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][9]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][9]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][38]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][38]/Q (DFCNQD1LVT)
                                                          0.08      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[230] (net)
                                               13                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[230] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[230] (net)                                          0.00       0.13 r
  U6685/ZN (XNR4D0LVT)                                    0.04      0.12       0.26 r
  n7666 (net)                                   1                   0.00       0.26 r
  U6684/ZN (XNR3D0LVT)                                    0.06      0.10       0.36 r
  n8070 (net)                                   3                   0.00       0.36 r
  U6090/ZN (XNR3D0LVT)                                    0.03      0.14       0.50 r
  n7909 (net)                                   1                   0.00       0.50 r
  U10303/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8493 (net)                                   4                   0.00       0.53 f
  U6874/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7910 (net)                                   1                   0.00       0.57 r
  U5675/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7912 (net)                                   1                   0.00       0.60 f
  U7170/Z (AO211D0LVT)                                    0.04      0.10       0.71 f
  n4501 (net)                                   1                   0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[220] (state_register_5)
                                                                    0.00       0.71 f
  gen_state_regs[0].state_reg_share/data_in[220] (net)              0.00       0.71 f
  gen_state_regs[0].state_reg_share/U327/ZN (AOI22D0LVT)
                                                          0.08      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n784 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U325/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1054 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][28]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][28]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][4]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][4]/Q (DFCNQD1LVT)
                                                          0.06      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[196] (net)
                                               10                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[196] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[196] (net)                                          0.00       0.13 r
  U6720/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7526 (net)                                   1                   0.00       0.25 r
  U6719/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n7919 (net)                                   3                   0.00       0.35 r
  U10262/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7825 (net)                                   1                   0.00       0.49 r
  U10264/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8433 (net)                                   4                   0.00       0.52 f
  U6930/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7827 (net)                                   1                   0.00       0.56 r
  U5654/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7829 (net)                                   1                   0.00       0.59 f
  U7199/Z (AO211D0LVT)                                    0.04      0.10       0.69 f
  n4471 (net)                                   1                   0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[250] (state_register_5)
                                                                    0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[250] (net)              0.00       0.69 f
  gen_state_regs[0].state_reg_share/U411/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n765 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U409/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1024 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][58]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][58]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.17


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][32]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][32]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[224] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[224] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[224] (net)                                          0.00       0.13 r
  U10188/Z (XOR4D0LVT)                                    0.04      0.12       0.25 f
  n7679 (net)                                   1                   0.00       0.25 f
  U6675/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n7958 (net)                                   3                   0.00       0.35 r
  U5831/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7682 (net)                                   1                   0.00       0.49 r
  U10190/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8485 (net)                                   4                   0.00       0.53 f
  U6415/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7683 (net)                                   1                   0.00       0.57 r
  U5652/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7685 (net)                                   1                   0.00       0.60 f
  U7174/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4497 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[224] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[224] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U880/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n738 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U337/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1050 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][32]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][32]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][16]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][16]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[208] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[208] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[208] (net)                                          0.00       0.13 r
  U6748/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7512 (net)                                   1                   0.00       0.25 r
  U6747/ZN (XNR3D0LVT)                                    0.04      0.09       0.34 r
  n7835 (net)                                   3                   0.00       0.34 r
  U10093/Z (XOR3D0LVT)                                    0.03      0.14       0.49 r
  n7516 (net)                                   1                   0.00       0.49 r
  U10096/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8423 (net)                                   4                   0.00       0.52 f
  U6765/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7517 (net)                                   1                   0.00       0.56 r
  U5718/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7519 (net)                                   1                   0.00       0.59 f
  U6438/Z (AO211D0LVT)                                    0.04      0.10       0.69 f
  n4466 (net)                                   1                   0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[255] (state_register_5)
                                                                    0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[255] (net)              0.00       0.69 f
  gen_state_regs[0].state_reg_share/U425/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n704 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U423/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1019 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][63]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][63]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][44]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][44]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[236] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[236] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[236] (net)                                          0.00       0.13 r
  U10223/Z (XOR4D0LVT)                                    0.04      0.12       0.25 f
  n7740 (net)                                   1                   0.00       0.25 f
  U6691/ZN (XNR3D0LVT)                                    0.05      0.10       0.35 r
  n8054 (net)                                   3                   0.00       0.35 r
  U6112/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7743 (net)                                   1                   0.00       0.49 r
  U10225/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8461 (net)                                   4                   0.00       0.53 f
  U6904/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7744 (net)                                   1                   0.00       0.57 r
  U5662/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7746 (net)                                   1                   0.00       0.60 f
  U7186/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4485 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[236] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[236] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U372/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n749 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U370/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1038 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][44]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][44]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][59]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][59]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[251] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[251] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[251] (net)                                          0.00       0.13 r
  U6725/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7398 (net)                                   1                   0.00       0.25 r
  U6724/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8160 (net)                                   3                   0.00       0.35 r
  U6119/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7538 (net)                                   1                   0.00       0.49 r
  U10111/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8451 (net)                                   4                   0.00       0.53 f
  U6918/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7539 (net)                                   1                   0.00       0.57 r
  U5715/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7541 (net)                                   1                   0.00       0.60 f
  U7191/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4480 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[241] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[241] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U387/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n709 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U385/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1033 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][49]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][49]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][27]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][27]/Q (DFCNQD1LVT)
                                                          0.07      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[219] (net)
                                               12                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[219] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[219] (net)                                          0.00       0.13 r
  U6666/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7500 (net)                                   1                   0.00       0.25 r
  U6665/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n8146 (net)                                   3                   0.00       0.35 r
  U6074/ZN (XNR3D0LVT)                                    0.03      0.14       0.49 r
  n7503 (net)                                   1                   0.00       0.49 r
  U10087/ZN (MUX3ND0LVT)                                  0.09      0.03       0.53 f
  n8515 (net)                                   4                   0.00       0.53 f
  U6859/ZN (NR2XD0LVT)                                    0.04      0.04       0.57 r
  n7504 (net)                                   1                   0.00       0.57 r
  U5716/ZN (AOI211XD0LVT)                                 0.07      0.03       0.60 f
  n7506 (net)                                   1                   0.00       0.60 f
  U7159/Z (AO211D0LVT)                                    0.04      0.10       0.70 f
  n4512 (net)                                   1                   0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[209] (state_register_5)
                                                                    0.00       0.70 f
  gen_state_regs[0].state_reg_share/data_in[209] (net)              0.00       0.70 f
  gen_state_regs[0].state_reg_share/U297/ZN (AOI22D0LVT)
                                                          0.10      0.05       0.75 r
  gen_state_regs[0].state_reg_share/n702 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U295/ZN (OAI211D0LVT)
                                                          0.09      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1065 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][17]/D (DFCNQD1LVT)
                                                          0.09      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][17]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.02       0.98
  data required time                                                           0.98
  ------------------------------------------------------------------------------------
  data required time                                                           0.98
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc
  shareCreator       ZeroWireload          tcbn65lplvttc

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][8]/CP (DFCNQD1LVT)
                                                          0.00      0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][8]/Q (DFCNQD1LVT)
                                                          0.06      0.13       0.13 r
  gen_state_regs[0].state_reg_share/out_shifted_dplus1[200] (net)
                                               10                   0.00       0.13 r
  gen_state_regs[0].state_reg_share/data_out[200] (state_register_5)
                                                                    0.00       0.13 r
  state_reg_out[200] (net)                                          0.00       0.13 r
  U6743/ZN (XNR4D0LVT)                                    0.04      0.12       0.25 r
  n7410 (net)                                   1                   0.00       0.25 r
  U6742/ZN (XNR3D0LVT)                                    0.06      0.10       0.35 r
  n7860 (net)                                   3                   0.00       0.35 r
  U10142/ZN (XNR3D0LVT)                                   0.03      0.14       0.49 r
  n7597 (net)                                   1                   0.00       0.49 r
  U10144/ZN (MUX3ND0LVT)                                  0.09      0.03       0.52 f
  n8425 (net)                                   4                   0.00       0.52 f
  U6939/ZN (NR2XD0LVT)                                    0.04      0.04       0.56 r
  n7598 (net)                                   1                   0.00       0.56 r
  U5672/ZN (AOI211XD0LVT)                                 0.07      0.03       0.59 f
  n7600 (net)                                   1                   0.00       0.59 f
  U7203/Z (AO211D0LVT)                                    0.04      0.10       0.69 f
  n4467 (net)                                   1                   0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[254] (state_register_5)
                                                                    0.00       0.69 f
  gen_state_regs[0].state_reg_share/data_in[254] (net)              0.00       0.69 f
  gen_state_regs[0].state_reg_share/U422/ZN (AOI22D0LVT)
                                                          0.09      0.06       0.75 r
  gen_state_regs[0].state_reg_share/n720 (net)
                                                1                   0.00       0.75 r
  gen_state_regs[0].state_reg_share/U420/ZN (OAI211D0LVT)
                                                          0.08      0.06       0.81 f
  gen_state_regs[0].state_reg_share/n1020 (net)
                                                1                   0.00       0.81 f
  gen_state_regs[0].state_reg_share/state_reg[3][62]/D (DFCNQD1LVT)
                                                          0.08      0.00       0.81 f
  data arrival time                                                            0.81

  clock clk (rise edge)                                             1.00       1.00
  clock network delay (ideal)                                       0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][62]/CP (DFCNQD1LVT)
                                                                    0.00       1.00 r
  library setup time                                               -0.01       0.99
  data required time                                                           0.99
  ------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.18


1
