v 20040710 1
P 0 1100 300 1100 1 0 0
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=2
T 200 1050 5 8 0 1 0 8 1
pinseq=1
T 350 1100 5 8 0 1 0 2 1
pintype=in
T 350 1100 9 8 0 1 0 0 1
pinlabel=A
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=3
T 200 750 5 8 0 1 0 8 1
pinseq=2
T 350 800 5 8 0 1 0 2 1
pintype=in
T 350 800 9 8 0 1 0 0 1
pinlabel=B
}
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6 1
pinnumber=4
T 200 350 5 8 0 1 0 8 1
pinseq=3
T 350 400 5 8 0 1 0 2 1
pintype=in
T 350 400 9 8 0 1 0 0 1
pinlabel=C
}
P 0 100 300 100 1 0 0
{
T 200 150 5 8 1 1 0 6 1
pinnumber=5
T 200 50 5 8 0 1 0 8 1
pinseq=4
T 350 100 5 8 0 1 0 2 1
pintype=in
T 350 100 9 8 0 1 0 0 1
pinlabel=D
}
T 1800 700 5 10 0 0 0 0 1
net=VDD:14
T 1800 900 5 10 0 0 0 0 1
net=VSS:7
T 1800 1300 5 10 0 0 0 0 1
numslots=2
T 1800 1500 5 10 0 0 0 0 1
slotdef=1:2,3,4,5,1
T 1800 1700 5 10 0 0 0 0 1
slotdef=2:12,11,10,9,13
V 1050 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1100 5 10 0 0 0 0 1
device=4012
T 1800 1900 5 10 0 0 0 0 1
slot=1
T 1800 2300 5 10 0 0 0 0 1
footprint=DIP14
T 1800 2100 5 10 0 0 0 0 1
description=2 NAND-gates with 2 inputs
T 400 100 9 8 1 0 0 0 1
4012
T 1800 2500 5 10 0 0 0 0 1
symversion=1.0
T 400 1000 8 10 1 1 0 0 1
refdes=U?
L 300 300 300 900 3 0 0 0 -1 -1
L 300 900 700 900 3 0 0 0 -1 -1
L 300 300 700 300 3 0 0 0 -1 -1
A 700 600 300 270 180 3 0 0 0 -1 -1
L 300 300 300 100 3 0 0 0 -1 -1
L 300 1100 300 900 3 0 0 0 -1 -1
L 300 1100 300 1200 3 0 0 0 -1 -1
L 300 0 300 100 3 0 0 0 -1 -1
P 1300 600 1100 600 1 0 0
{
T 1150 650 5 8 1 1 0 0 1
pinnumber=1
T 1150 550 5 8 0 1 0 2 1
pinseq=5
T 1000 600 5 8 0 1 0 8 1
pintype=out
T 1000 600 9 8 0 1 0 6 1
pinlabel=Y
}
