// Seed: 1896249650
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output tri id_13
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri id_9
);
  wire  id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_2,
      id_8,
      id_6,
      id_4,
      id_5,
      id_9,
      id_6,
      id_0,
      id_0,
      id_1,
      id_5,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
