
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001216                       # Number of seconds simulated
sim_ticks                                  1215842500                       # Number of ticks simulated
final_tick                               2255657338000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30698875                       # Simulator instruction rate (inst/s)
host_op_rate                                 30698803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              380916978                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.19                       # Real time elapsed on the host
sim_insts                                    97986787                       # Number of instructions simulated
sim_ops                                      97986787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       454656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1000704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1455360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       454656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        454656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       606208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          606208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    373943171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    823053973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1196997144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    373943171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        373943171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       498590895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498590895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       498590895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    373943171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    823053973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1695588039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22740                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1452096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  604544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1455360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               606208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              506                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1215811000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.048524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.063950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.731061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3686     46.10%     46.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1937     24.22%     70.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          682      8.53%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          330      4.13%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          201      2.51%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      1.90%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          137      1.71%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      1.20%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          775      9.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.957045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.034193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.460876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             38      6.53%      6.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           175     30.07%     36.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            74     12.71%     49.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            71     12.20%     61.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            61     10.48%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            47      8.08%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            32      5.50%     85.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      3.09%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            22      3.78%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      1.72%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.37%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.86%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      1.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.69%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.34%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.52%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              519     89.18%     89.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.69%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48      8.25%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.72%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           582                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    412829250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               838248000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18195.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36945.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1194.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37744.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29937600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16335000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86322600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37525680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            800344980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26892000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1076693220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            886.229259                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     39595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1134773750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30497040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16640250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90519000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23567760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            807556905                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             20565750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1068682065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            879.635254                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     29588000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1144780750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1104555000     90.99%     90.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1416000      0.12%     91.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               107999000      8.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1213970000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          879437000     72.44%     72.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            334526000     27.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18282                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.917569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.676171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.323829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.048196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1188410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1188410                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133454                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58724                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2229                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2229                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2375                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2375                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192178                       # number of overall hits
system.cpu.dcache.overall_hits::total          192178                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27820                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67522                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          405                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          405                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        95342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        95342                       # number of overall misses
system.cpu.dcache.overall_misses::total         95342                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1714635501                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1714635501                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5006202144                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5006202144                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29431000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29431000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        60001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        60001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6720837645                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6720837645                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6720837645                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6720837645                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287520                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172501                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534845                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.153759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.153759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.331601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.331601                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.331601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.331601                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61633.195579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61633.195579                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74141.792956                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74141.792956                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 72669.135802                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72669.135802                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 20000.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 20000.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70491.888622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70491.888622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70491.888622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70491.888622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       395615                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7547                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.420167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11005                       # number of writebacks
system.cpu.dcache.writebacks::total             11005                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18848                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58422                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58422                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          182                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77270                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9100                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18072                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    651664250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    651664250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    776210025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    776210025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        55499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        55499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1427874275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1427874275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1427874275                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1427874275                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084662                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084662                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062855                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72633.108560                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72633.108560                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85297.804945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85297.804945                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 73311.659193                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73311.659193                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 18499.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 18499.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79010.307382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79010.307382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79010.307382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79010.307382                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10457                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.719514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.735966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.771049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.948465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.042522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.956931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            340452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           340452                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152510                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152510                       # number of overall hits
system.cpu.icache.overall_hits::total          152510                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12480                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12480                       # number of overall misses
system.cpu.icache.overall_misses::total         12480                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    766515494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    766515494                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    766515494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    766515494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    766515494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    766515494                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164990                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075641                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075641                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61419.510737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61419.510737                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61419.510737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61419.510737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61419.510737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61419.510737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1992                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.266667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2008                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2008                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2008                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2008                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2008                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2008                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10472                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10472                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    636764750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    636764750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    636764750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    636764750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    636764750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    636764750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063471                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60806.412338                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60806.412338                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 60806.412338                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60806.412338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 60806.412338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60806.412338                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23834                       # number of replacements
system.l2.tags.tagsinuse                  2391.655368                       # Cycle average of tags in use
system.l2.tags.total_refs                        7549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.316732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      891.426637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        115.324513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        185.388725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   581.947702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   617.567791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.037693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122925                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    668929                       # Number of tag accesses
system.l2.tags.data_accesses                   668929                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1901                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5253                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11005                       # number of Writeback hits
system.l2.Writeback_hits::total                 11005                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   745                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3352                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2646                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5998                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3352                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2646                       # number of overall hits
system.l2.overall_hits::total                    5998                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7292                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14396                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8345                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15637                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22741                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7104                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15637                       # number of overall misses
system.l2.overall_misses::total                 22741                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    591008500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    637771500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1228780000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    757954750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     757954750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    591008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1395726250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1986734750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    591008500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1395726250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1986734750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19649                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11005                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11005                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9090                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28739                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28739                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.679419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.793212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.732658                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918042                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.679419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.855275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791294                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.679419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.855275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791294                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83193.764077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87461.807460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85355.654348                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90827.411624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90827.411624                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83193.764077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89257.929910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87363.561409                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83193.764077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89257.929910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87363.561409                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9472                       # number of writebacks
system.l2.writebacks::total                      9472                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14396                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8345                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22741                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22741                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    501890000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    546494000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1048384000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       179509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       179509                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    654704750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    654704750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    501890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1201198750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1703088750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    501890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1201198750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1703088750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.679419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.793212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.732658                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918042                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.679419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.855275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.679419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.855275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791294                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70648.930180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74944.322545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72824.673520                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17950.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17950.900000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78454.733373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78454.733373                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70648.930180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76817.723988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74890.671035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70648.930180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76817.723988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74890.671035                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14396                       # Transaction distribution
system.membus.trans_dist::ReadResp              14395                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9472                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8345                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2061568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2061576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2061576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32225                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32225    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32225                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76404000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120798740                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          245825                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       203476                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11332                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       180161                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           84164                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.715993                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14399                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          503                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199785                       # DTB read hits
system.switch_cpus.dtb.read_misses               3018                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61151                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136891                       # DTB write hits
system.switch_cpus.dtb.write_misses              1226                       # DTB write misses
system.switch_cpus.dtb.write_acv                   65                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25555                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336676                       # DTB hits
system.switch_cpus.dtb.data_misses               4244                       # DTB misses
system.switch_cpus.dtb.data_acv                    88                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86706                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60065                       # ITB hits
system.switch_cpus.itb.fetch_misses               971                       # ITB misses
system.switch_cpus.itb.fetch_acv                   37                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61036                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2431685                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       439409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1273329                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              245825                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        98563                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1269351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                137                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          726                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24553                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164991                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1750457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.727427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.048907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1511112     86.33%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16580      0.95%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28758      1.64%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18238      1.04%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46094      2.63%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10652      0.61%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18595      1.06%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8111      0.46%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92317      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1750457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.101092                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.523641                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           315479                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1232620                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            153430                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34058                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14869                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12476                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1355                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1080454                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4278                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14869                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           333578                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          434442                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       519403                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            168335                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279829                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1025741                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1460                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24370                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16836                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         205890                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       686094                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1312592                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1309344                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2831                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           192183                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31909                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3612                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            227500                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       193080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        38756                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21184                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             938089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            896278                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1510                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       237974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1750457                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.512025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.226936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1384742     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       141892      8.11%     87.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73524      4.20%     91.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61604      3.52%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47681      2.72%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22833      1.30%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11721      0.67%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4369      0.25%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2091      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1750457                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1339      4.28%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18438     58.89%     63.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11533     36.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        521847     58.22%     58.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          761      0.08%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212278     23.68%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140124     15.63%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         896278                       # Type of FU issued
system.switch_cpus.iq.rate                   0.368583                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31310                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034933                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3567161                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1199726                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       835579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8671                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4518                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4127                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         922612                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4516                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7738                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54707                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1036                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18449                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34311                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14869                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          159550                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        237143                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       985136                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        193080                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147258                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21805                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        235374                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1036                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13973                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        883287                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203988                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12990                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19853                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342539                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119743                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138551                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.363241                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 847146                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                839706                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            405234                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541924                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.345319                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747769                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       234565                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12782                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1709482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.434037                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.372054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1440837     84.29%     84.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124029      7.26%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49861      2.92%     94.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21410      1.25%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21291      1.25%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8245      0.48%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8212      0.48%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6439      0.38%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29158      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1709482                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741979                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741979                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267182                       # Number of memory references committed
system.switch_cpus.commit.loads                138373                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98744                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712755                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433629     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142561     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129155     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741979                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29158                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2639655                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1994481                       # The number of ROB writes
system.switch_cpus.timesIdled                    7060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  681228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727304                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.343423                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.343423                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.299095                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.299095                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1167397                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          579210                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2708                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25405                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19665                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19664                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11005                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9090                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       669184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1874376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2543560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              16                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39776    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30893500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17103498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29831010                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.060968                       # Number of seconds simulated
sim_ticks                                 60968048500                       # Number of ticks simulated
final_tick                               2317793766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 797258                       # Simulator instruction rate (inst/s)
host_op_rate                                   797258                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              194300434                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734228                       # Number of bytes of host memory used
host_seconds                                   313.78                       # Real time elapsed on the host
sim_insts                                   250165551                       # Number of instructions simulated
sim_ops                                     250165551                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      4155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     31764736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35920704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      4155776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4155776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30385984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30385984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        64934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       496324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              561261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        474781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             474781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     68163179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    521006278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             589172606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     68163179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68163179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       498391940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498391940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       498391940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     68163179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    521006278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           3149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1087564546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      561261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     516445                       # Number of write requests accepted
system.mem_ctrls.readBursts                    561261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   516445                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               35778688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  142016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31142144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35920704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33052480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29841                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           31                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29275                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       206                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   60967994500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                561261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               516445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  141127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  111138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   78218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    745                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       262892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.557826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.750856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.861312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       129813     49.38%     49.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69785     26.55%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13429      5.11%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6196      2.36%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3833      1.46%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1996      0.76%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2344      0.89%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1499      0.57%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33997     12.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       262892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.472029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.809363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2392      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3432     11.95%     20.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         16214     56.48%     76.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4472     15.58%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1238      4.31%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           349      1.22%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           189      0.66%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           105      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            88      0.31%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            48      0.17%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            42      0.15%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            33      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           24      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           20      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           18      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           10      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28708                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.949840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.601766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.279989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         28622     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            45      0.16%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28708                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  14927907446                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25409944946                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2795210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26702.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45452.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       586.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       510.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    589.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    542.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   425201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  357539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56572.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1071244440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                584508375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2364632400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1684722240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           4137644160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          32912969355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9138488250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            51894209220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            819.177155                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  14921495122                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2035800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   44009042378                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1034880840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                564667125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2341934400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1589809680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           4137644160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          32358914820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           9624501000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            51652352025                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            815.359313                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15752279250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2035800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   43178258250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      138                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      99623                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7785     44.67%     44.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.30%     44.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      63      0.36%     45.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9528     54.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17428                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7784     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.33%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       63      0.40%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7784     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15683                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              57517259500     94.34%     94.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                55038500      0.09%     94.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                58617500      0.10%     94.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3338704000      5.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          60969619500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999872                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.816961                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.899874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.34%      0.34% # number of syscalls executed
system.cpu.kern.syscall::3                        162     55.10%     55.44% # number of syscalls executed
system.cpu.kern.syscall::4                          6      2.04%     57.48% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.68%     58.16% # number of syscalls executed
system.cpu.kern.syscall::17                       109     37.07%     95.24% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.34%     95.58% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.34%     95.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.34%     96.26% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.34%     96.60% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.34%     96.94% # number of syscalls executed
system.cpu.kern.syscall::71                         6      2.04%     98.98% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.34%     99.32% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.34%     99.66% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.34%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    294                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   189      0.34%      0.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14330     25.92%     26.28% # number of callpals executed
system.cpu.kern.callpal::rdps                     336      0.61%     26.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     26.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     26.89% # number of callpals executed
system.cpu.kern.callpal::rti                     2983      5.40%     32.28% # number of callpals executed
system.cpu.kern.callpal::callsys                  317      0.57%     32.86% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     32.86% # number of callpals executed
system.cpu.kern.callpal::rdunique               37118     67.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  55287                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3143                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2919                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  29                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2929                      
system.cpu.kern.mode_good::user                  2919                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch_good::kernel     0.931912                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.344828                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.961747                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        17412714000     28.56%     28.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          35737634500     58.62%     87.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7819271000     12.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      189                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            582456                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50644770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            582456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.950379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223094088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223094088                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     34740372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34740372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     17430045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17430045                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       102022                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       102022                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       105240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       105240                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     52170417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52170417                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     52170417                       # number of overall hits
system.cpu.dcache.overall_hits::total        52170417                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       320234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        320234                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2925103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2925103                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         4891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4891                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3245337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3245337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3245337                       # number of overall misses
system.cpu.dcache.overall_misses::total       3245337                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  21117193069                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21117193069                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 234473317796                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 234473317796                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    319058499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    319058499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 255590510865                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 255590510865                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 255590510865                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 255590510865                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     35060606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35060606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     20355148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20355148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       106913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       106913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       105241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       105241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     55415754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55415754                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     55415754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55415754                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009134                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.143703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143703                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.045747                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045747                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058563                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 65943.007516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65943.007516                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 80158.995357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80158.995357                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 65233.796565                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65233.796565                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 78756.231129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78756.231129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 78756.231129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78756.231129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14093936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            201211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.045554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.666667                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       496709                       # number of writebacks
system.cpu.dcache.writebacks::total            496709                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       181527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       181527                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2484013                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2484013                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2191                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2191                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2665540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2665540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2665540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2665540                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       138707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       138707                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       441090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441090                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2700                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2700                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       579797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       579797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       579797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       579797                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1044                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1044                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2175                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2175                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8848586180                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8848586180                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  40640227372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40640227372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    181763751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    181763751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  49488813552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49488813552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  49488813552                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49488813552                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    229117000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    229117000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    191617000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    191617000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    420734000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    420734000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.021670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.025254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010463                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010463                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010463                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010463                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63793.364286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63793.364286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 92135.907348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92135.907348                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67319.907778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67319.907778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 85355.415002                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85355.415002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 85355.415002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85355.415002                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202579.133510                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202579.133510                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 183541.187739                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 183541.187739                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 193440.919540                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 193440.919540                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            119472                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.632850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22509657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            119472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.409477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.632850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45502495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45502495                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     22562168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22562168                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     22562168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22562168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     22562168                       # number of overall hits
system.cpu.icache.overall_hits::total        22562168                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       129320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        129320                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       129320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         129320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       129320                       # number of overall misses
system.cpu.icache.overall_misses::total        129320                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   7190544022                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7190544022                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   7190544022                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7190544022                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   7190544022                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7190544022                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     22691488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22691488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     22691488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22691488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     22691488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22691488                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005699                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55602.722100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55602.722100                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55602.722100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55602.722100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55602.722100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55602.722100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3190                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         9802                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9802                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         9802                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9802                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         9802                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9802                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       119518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       119518                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       119518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       119518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       119518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       119518                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   6460423761                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6460423761                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   6460423761                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6460423761                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   6460423761                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6460423761                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005267                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54053.981501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54053.981501                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54053.981501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54053.981501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54053.981501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54053.981501                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1226                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1226                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42708                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1044                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2671196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               338000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1195000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           242812644                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3306000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            41877178                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        41664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        41664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11777962                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11777962                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9244446504                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9244446504                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11777962                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11777962                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11777962                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11777962                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123978.547368                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123978.547368                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221880.916475                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221880.916475                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123978.547368                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123978.547368                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123978.547368                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123978.547368                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         89950                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                13809                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.513868                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6789960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6789960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7077560862                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7077560862                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6789960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6789960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6789960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6789960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71473.263158                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71473.263158                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169872.332517                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169872.332517                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71473.263158                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71473.263158                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71473.263158                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71473.263158                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    586932                       # number of replacements
system.l2.tags.tagsinuse                  1550.582296                       # Cycle average of tags in use
system.l2.tags.total_refs                      166678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    586932                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.283982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      788.984847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   423.727214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   337.870235                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.048156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.025862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.020622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.094640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.095581                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20206812                       # Number of tag accesses
system.l2.tags.data_accesses                 20206812                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        54539                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        52669                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  107208                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           496709                       # number of Writeback hits
system.l2.Writeback_hits::total                496709                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        33451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33451                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         54539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         86120                       # number of demand (read+write) hits
system.l2.demand_hits::total                   140659                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        54539                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        86120                       # number of overall hits
system.l2.overall_hits::total                  140659                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        64935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        88722                       # number of ReadReq misses
system.l2.ReadReq_misses::total                153657                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       407615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407615                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        64935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       496337                       # number of demand (read+write) misses
system.l2.demand_misses::total                 561272                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        64935                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       496337                       # number of overall misses
system.l2.overall_misses::total                561272                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   5766871689                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   8330416177                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14097287866                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  39801890900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39801890900                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   5766871689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48132307077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53899178766                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   5766871689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48132307077                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53899178766                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       119474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       141391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              260865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       496709                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            496709                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               40                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       441066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            441066                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       119474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       582457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               701931                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       119474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       582457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              701931                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.543507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.627494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.589029                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.924159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924159                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.543507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.852144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799611                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.543507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.852144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799611                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 88809.912821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93893.466975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91745.171818                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1259.960000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1259.960000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97645.795420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97645.795420                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88809.912821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 96975.053395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96030.407300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88809.912821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 96975.053395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96030.407300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               433117                       # number of writebacks
system.l2.writebacks::total                    433117                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        64934                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        88722                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           153656                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       407615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407615                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        64934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       496337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            561271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        64934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       496337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           561271                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1044                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1044                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2175                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2175                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4949310061                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   7215285323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12164595384                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       456020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       456020                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  34786153600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34786153600                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4949310061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  42001438923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46950748984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4949310061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  42001438923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46950748984                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    213283000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    213283000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    178044000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    178044000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    391327000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    391327000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.543499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.627494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.589025                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.924159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.924159                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.543499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.852144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.543499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.852144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799610                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76220.624958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81324.646908                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79167.721300                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18240.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18240.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85340.710229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85340.710229                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 76220.624958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 84622.824659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83650.765823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 76220.624958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 84622.824659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83650.765823                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188579.133510                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188579.133510                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 170540.229885                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 170540.229885                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 179920.459770                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 179920.459770                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              154882                       # Transaction distribution
system.membus.trans_dist::ReadResp             154882                       # Transaction distribution
system.membus.trans_dist::WriteReq               1044                       # Transaction distribution
system.membus.trans_dist::WriteResp              1044                       # Transaction distribution
system.membus.trans_dist::Writeback            474781                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq            407609                       # Transaction distribution
system.membus.trans_dist::ReadExResp           407609                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1555702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1560054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1685144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5333184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5333184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     63644004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68977188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               98                       # Total snoops (count)
system.membus.snoop_fanout::samples           1080217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1080217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1080217                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3759500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3309476370                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42341822                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2961059996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        29668264                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     22070379                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       188359                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     15003622                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        12869221                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.774095                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2684961                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4541                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             36428687                       # DTB read hits
system.switch_cpus.dtb.read_misses              38367                       # DTB read misses
system.switch_cpus.dtb.read_acv                    37                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         35037662                       # DTB read accesses
system.switch_cpus.dtb.write_hits            21155900                       # DTB write hits
system.switch_cpus.dtb.write_misses            227279                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        18179790                       # DTB write accesses
system.switch_cpus.dtb.data_hits             57584587                       # DTB hits
system.switch_cpus.dtb.data_misses             265646                       # DTB misses
system.switch_cpus.dtb.data_acv                    98                       # DTB access violations
system.switch_cpus.dtb.data_accesses         53217452                       # DTB accesses
system.switch_cpus.itb.fetch_hits            21138653                       # ITB hits
system.switch_cpus.itb.fetch_misses             56053                       # ITB misses
system.switch_cpus.itb.fetch_acv                  329                       # ITB acv
system.switch_cpus.itb.fetch_accesses        21194706                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                106584454                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     26656863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              180296426                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            29668264                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15554182                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              68553058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          685304                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                789                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         7345                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3098767                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        18329                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          22691488                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         88701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     98677908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.827120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.939657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         64992574     65.86%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4339384      4.40%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1682415      1.70%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2584616      2.62%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4135386      4.19%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4404376      4.46%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1809587      1.83%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2419142      2.45%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12310428     12.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     98677908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.278355                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.691583                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         23289144                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      43332673                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          30452626                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1265730                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         337735                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4340007                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4957                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      175853726                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         15635                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         337735                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         23847511                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        15812100                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13101414                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          31135889                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      14443259                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      173999416                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13103                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         180467                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3767701                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        9359796                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    113415415                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     224228396                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    222933290                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1292053                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     106984171                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6431240                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       904314                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       119728                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7048379                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     36837109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21776565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       682037                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1033215                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          158974936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       894522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         157670490                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        46601                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8407043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3607595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       607367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     98677908                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.597830                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.124812                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     49178613     49.84%     49.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12655660     12.83%     62.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10554381     10.70%     73.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6673724      6.76%     80.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6999597      7.09%     87.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4976554      5.04%     92.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4424550      4.48%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1262194      1.28%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1952635      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     98677908                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1452219     26.74%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             1      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            5      0.00%     26.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        365491      6.73%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1600668     29.47%     62.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2013291     37.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           77      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      98390055     62.40%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       164251      0.10%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       220852      0.14%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           47      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          135      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          152      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       109666      0.07%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     36791493     23.33%     86.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21419216     13.58%     99.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       574546      0.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      157670490                       # Type of FU issued
system.switch_cpus.iq.rate                   1.479301                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5431679                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034450                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    415293890                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    165750436                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    155097296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4203278                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2537795                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1642526                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      160771418                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2330674                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1233497                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2046813                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12063                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1312149                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1197                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       173566                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         337735                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3493305                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      12141738                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    172471300                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        98959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      36837109                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21776565                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       762352                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          20617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      12087260                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12063                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       199858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       295629                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     157266139                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      36513481                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       404351                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              12601842                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             57897466                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         27117309                       # Number of branches executed
system.switch_cpus.iew.exec_stores           21383985                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.475507                       # Inst execution rate
system.switch_cpus.iew.wb_sent              157084343                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             156739822                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81517643                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         112909568                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.470569                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.721973                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8832489                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       287155                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       283065                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     97390510                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.678573                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.572337                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     54394936     55.85%     55.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11936728     12.26%     68.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6046512      6.21%     74.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5595336      5.75%     80.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5179897      5.32%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2395388      2.46%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1626653      1.67%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1515617      1.56%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8699443      8.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     97390510                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    163477069                       # Number of instructions committed
system.switch_cpus.commit.committedOps      163477069                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               55254711                       # Number of memory references committed
system.switch_cpus.commit.loads              34790295                       # Number of loads committed
system.switch_cpus.commit.membars              116794                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26245329                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1373103                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         148932576                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2573291                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12014736      7.35%      7.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     95020499     58.12%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       161663      0.10%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       220610      0.13%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           36      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          139      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       109600      0.07%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     34907089     21.35%     87.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     20468024     12.52%     99.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       574545      0.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    163477069                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       8699443                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            260424134                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           345910301                       # The number of ROB writes
system.switch_cpus.timesIdled                   92279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 7906546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             15351643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151462410                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151462410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.703702                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.703702                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.421055                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.421055                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        218163757                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       109737380                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1200727                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1206026                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3455204                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         491395                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             262135                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            262083                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1044                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1044                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           496709                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        41771                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              40                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           441066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          441066                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       238993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1666098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1905091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7646400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     69073252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76719652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41953                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1242766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.033688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.180424                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1200900     96.63%     96.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41866      3.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1242766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1097681000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            64500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         191494739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         925007685                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.023900                       # Number of seconds simulated
sim_ticks                                1023899842000                       # Number of ticks simulated
final_tick                               3341693608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 472028                       # Simulator instruction rate (inst/s)
host_op_rate                                   472028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150719026                       # Simulator tick rate (ticks/s)
host_mem_usage                                 749588                       # Number of bytes of host memory used
host_seconds                                  6793.43                       # Real time elapsed on the host
sim_insts                                  3206694360                       # Number of instructions simulated
sim_ops                                    3206694360                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     11441920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    139564544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151006464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     11441920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11441920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     66079872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66079872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       178780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2180696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2359476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1032498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1032498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     11174843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    136306832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147481675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     11174843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11174843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        64537437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64537437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        64537437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     11174843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    136306832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212019113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2359476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1032498                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2359476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1032498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              150551616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  454848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66072384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151006464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66079872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   117                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          764                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            154400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            156407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            135515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           141881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           153009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           133831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           141424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            66687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72302                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1023899896000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2359476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1032498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1492397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  532095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  246863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   77988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  55087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  68664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  63415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  62417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1382034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.742702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.997945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.267603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       818540     59.23%     59.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       349928     25.32%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87228      6.31%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38794      2.81%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21077      1.53%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12151      0.88%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11532      0.83%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7933      0.57%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34851      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1382034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.039782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.559482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.753594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1798      2.91%      2.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22362     36.16%     39.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         24829     40.15%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          9323     15.08%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1878      3.04%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           538      0.87%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          376      0.61%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          294      0.48%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          175      0.28%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          119      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           73      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           34      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           22      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.695199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.662904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41924     67.80%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1003      1.62%     69.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15617     25.26%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2599      4.20%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              550      0.89%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              120      0.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61837                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  38149997250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             82256916000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11761845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16217.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34967.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       147.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1595260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  407461                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     301859.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6186151440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3375380250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11591681400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5008294800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          71013792720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         422150551425                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         282041809500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           801367661535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.060021                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 451602529500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   34190260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  538107919750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6368249160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3474739125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             11463402600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4956066000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          71013792720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         412681986450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         290347568250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           800305804305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.083375                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 464659988500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   34190260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  525049412750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    4718685                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    18695     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1048      1.97%     37.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33510     62.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                53253                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     18695     48.64%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1048      2.73%     51.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    18695     48.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 38438                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1008913259000     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               744873000      0.07%     98.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14241643000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1023899775000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.557893                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721800                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::71                        32     26.02%     52.03% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.95%     73.98% # number of syscalls executed
system.cpu.kern.syscall::74                        32     26.02%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    123                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2797      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 45527      0.99%      1.05% # number of callpals executed
system.cpu.kern.callpal::rdps                    2141      0.05%      1.10% # number of callpals executed
system.cpu.kern.callpal::rti                     6678      0.15%      1.25% # number of callpals executed
system.cpu.kern.callpal::callsys                 5050      0.11%      1.36% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%      1.36% # number of callpals executed
system.cpu.kern.callpal::rdunique             4520920     98.64%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4583115                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              9475                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6665                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6665                      
system.cpu.kern.mode_good::user                  6665                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.703430                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.825898                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24673566000      2.41%      2.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         999226209000     97.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2797                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2911282                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           955024606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2911282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            328.042631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3854421302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3854421302                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    724144787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       724144787                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212061095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212061095                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      8551744                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8551744                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      8542083                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8542083                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    936205882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        936205882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    936205882                       # number of overall hits
system.cpu.dcache.overall_hits::total       936205882                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7083960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7083960                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2220292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2220292                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       273543                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       273543                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9304252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9304252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9304252                       # number of overall misses
system.cpu.dcache.overall_misses::total       9304252                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 440982911926                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 440982911926                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 168847166801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 168847166801                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  17110435499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  17110435499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 609830078727                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 609830078727                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 609830078727                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 609830078727                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    731228747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    731228747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    214281387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    214281387                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      8825287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8825287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      8542084                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8542084                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    945510134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    945510134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    945510134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    945510134                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009688                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.010362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010362                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.030995                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030995                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009840                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62250.903721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62250.903721                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 76047.279728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76047.279728                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 62551.172938                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62551.172938                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 65543.160130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65543.160130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 65543.160130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65543.160130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17010239                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       102114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            308567                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             997                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.126566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.421264                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1322093                       # number of writebacks
system.cpu.dcache.writebacks::total           1322093                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4644506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4644506                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1804057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1804057                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data       217176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       217176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6448563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6448563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6448563                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6448563                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2439454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2439454                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       416235                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416235                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56367                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56367                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2855689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2855689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2855689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2855689                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1048                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1048                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 158699991810                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 158699991810                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  34510708626                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34510708626                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   3214832251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   3214832251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 193210700436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 193210700436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 193210700436                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 193210700436                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    234590500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    234590500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    234590500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    234590500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.006387                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003020                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003020                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003020                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65055.537760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65055.537760                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 82911.597117                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82911.597117                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 57033.942750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57033.942750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 67658.173014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67658.173014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 67658.173014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67658.173014                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223845.896947                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223845.896947                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223845.896947                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223845.896947                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            393229                       # number of replacements
system.cpu.icache.tags.tagsinuse           500.713825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           576556322                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            393229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1466.210076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   500.713825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.977957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1156908280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1156908280                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    577831882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       577831882                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    577831882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        577831882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    577831882                       # number of overall hits
system.cpu.icache.overall_hits::total       577831882                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       425213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        425213                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       425213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         425213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       425213                       # number of overall misses
system.cpu.icache.overall_misses::total        425213                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  20415441399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20415441399                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  20415441399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20415441399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  20415441399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20415441399                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    578257095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    578257095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    578257095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    578257095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    578257095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    578257095                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 48012.270083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48012.270083                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 48012.270083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48012.270083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 48012.270083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48012.270083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2398                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                61                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.311475                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        31122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        31122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        31122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       394091                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       394091                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       394091                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       394091                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       394091                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       394091                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  18249583064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18249583064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  18249583064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18249583064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  18249583064                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18249583064                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000682                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46308.043229                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46308.043229                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 46308.043229                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46308.043229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 46308.043229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46308.043229                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1048                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1048                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2096000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1048000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2581323                       # number of replacements
system.l2.tags.tagsinuse                  5747.105306                       # Cycle average of tags in use
system.l2.tags.total_refs                     1628482                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2581323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.630871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1146.706019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   187.013345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4413.385942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.069989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.011414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.269372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.350775                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.302002                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77032770                       # Number of tag accesses
system.l2.tags.data_accesses                 77032770                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       214063                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       690978                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  905041                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1322093                       # number of Writeback hits
system.l2.Writeback_hits::total               1322093                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        39578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39578                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        214063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        730556                       # number of demand (read+write) hits
system.l2.demand_hits::total                   944619                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       214063                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       730556                       # number of overall hits
system.l2.overall_hits::total                  944619                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       178780                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1804434                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1983214                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          736                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                736                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       376298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              376298                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       178780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2180732                       # number of demand (read+write) misses
system.l2.demand_misses::total                2359512                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       178780                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2180732                       # number of overall misses
system.l2.overall_misses::total               2359512                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  15601804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 151985404250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    167587208250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      7323276                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7323276                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  33643871722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33643871722                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  15601804000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 185629275972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201231079972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  15601804000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 185629275972                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201231079972                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       392843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2495412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2888255                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1322093                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1322093                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          770                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              770                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       415876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            415876                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       392843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2911288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3304131                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       392843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2911288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3304131                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.455093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.723101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.686648                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.955844                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.955844                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.904832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904832                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.455093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.749061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.714110                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.455093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.749061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.714110                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87268.173174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84228.851956                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84502.836431                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  9950.103261                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9950.103261                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89407.522022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89407.522022                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87268.173174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85122.461619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85285.041980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87268.173174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85122.461619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85285.041980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1032498                       # number of writebacks
system.l2.writebacks::total                   1032498                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       178780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1804434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1983214                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          736                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           736                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       376296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         376296                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       178780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2180730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2359510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       178780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2180730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2359510                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1048                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1048                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1048                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1048                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  13349996500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 129532008250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 142882004750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     13326641                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13326641                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  28980795528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28980795528                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  13349996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 158512803778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 171862800278                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  13349996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 158512803778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 171862800278                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    220966500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    220966500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    220966500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    220966500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.455093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.723101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.686648                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.955844                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.955844                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.904827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904827                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.455093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.749060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.714109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.455093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.749060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.714109                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74672.762613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71785.395448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72045.681782                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18106.849185                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18106.849185                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77015.954270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77015.954270                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74672.762613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72687.954849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72838.343672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74672.762613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72687.954849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72838.343672                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210845.896947                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210845.896947                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210845.896947                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210845.896947                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1983214                       # Transaction distribution
system.membus.trans_dist::ReadResp            1983208                       # Transaction distribution
system.membus.trans_dist::WriteReq               1048                       # Transaction distribution
system.membus.trans_dist::WriteResp              1048                       # Transaction distribution
system.membus.trans_dist::Writeback           1032498                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              764                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             764                       # Transaction distribution
system.membus.trans_dist::ReadExReq            376268                       # Transaction distribution
system.membus.trans_dist::ReadExResp           376268                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5752978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5755086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5755086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    217086336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    217094720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               217094720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3393792                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3393792    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3393792                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2252500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8194201504                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12519194577                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       812556526                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    738711341                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     17799187                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    431385774                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       260838100                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     60.465160                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        18914690                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        15674                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            922056400                       # DTB read hits
system.switch_cpus.dtb.read_misses            5196849                       # DTB read misses
system.switch_cpus.dtb.read_acv                   170                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        924186576                       # DTB read accesses
system.switch_cpus.dtb.write_hits           232786119                       # DTB write hits
system.switch_cpus.dtb.write_misses             98909                       # DTB write misses
system.switch_cpus.dtb.write_acv                   89                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       230474030                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1154842519                       # DTB hits
system.switch_cpus.dtb.data_misses            5295758                       # DTB misses
system.switch_cpus.dtb.data_acv                   259                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1154660606                       # DTB accesses
system.switch_cpus.itb.fetch_hits           576090765                       # ITB hits
system.switch_cpus.itb.fetch_misses             17324                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2138                       # ITB acv
system.switch_cpus.itb.fetch_accesses       576108089                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2047799744                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    601360539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4502303287                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           812556526                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    279752790                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1402153746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        45468794                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 31                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        50251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       775957                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         578257095                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      10420163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2027075004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.221084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.195625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1247541034     61.54%     61.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34607663      1.71%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102735413      5.07%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11400520      0.56%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        141894353      7.00%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         38670311      1.91%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         60761840      3.00%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13187729      0.65%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        376276141     18.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2027075004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.396795                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.198605                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        477878255                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     840737777                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         647146180                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      38589747                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22723045                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     34858147                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         12528                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4202578487                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         16366                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22723045                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        507337317                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       132455905                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    613142509                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         654137427                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      97278801                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4068858754                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1985471                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        6904111                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       50216028                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10534690                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2868822129                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4985139982                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3878070398                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1107060137                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2295775361                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        573046768                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     29873114                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      8783563                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         214799263                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    956929342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    244305411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    249392374                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     91602747                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3491512312                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     79962368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3357425173                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2377666                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    614945872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    327410512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     58249696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2027075004                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.656291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.962155                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    877122107     43.27%     43.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    275752915     13.60%     56.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    278233436     13.73%     70.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    274874757     13.56%     84.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    112593368      5.55%     89.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     82594852      4.07%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     64195020      3.17%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41605129      2.05%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20103420      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2027075004                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2539996      2.68%      2.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          16431      0.02%      2.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        753892      0.80%      3.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           458      0.00%      3.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     18198308     19.20%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      23604338     24.90%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt       297543      0.31%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       34731556     36.64%     84.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      14650584     15.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1707795362     50.87%     50.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2248306      0.07%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    269532836      8.03%     58.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     37034204      1.10%     60.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    136161747      4.06%     64.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8028351      0.24%     64.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      2415659      0.07%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    953291255     28.39%     92.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    234738881      6.99%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6178572      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3357425173                       # Type of FU issued
system.switch_cpus.iq.rate                   1.639528                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            94793106                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028234                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   7155189075                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3061155479                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2507374520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1683907047                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1125357679                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    766376165                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2579803621                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       872414658                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    185025396                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    152588591                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        29488                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        95777                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     21474197                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          135                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1631800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22723045                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        98709409                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      20674944                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3952849735                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1113329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     956929342                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    244305411                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     71371501                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         287999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      20256652                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        95777                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      9247393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     14806710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     24054103                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3315520978                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     931815651                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     41904195                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             381375055                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1164710307                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        468594855                       # Number of branches executed
system.switch_cpus.iew.exec_stores          232894656                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.619065                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3292400205                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3273750685                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2221167120                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2725560856                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.598667                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.814939                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    653322954                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     21712672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     22506520                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1933503571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.705471                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.547536                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    993637672     51.39%     51.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    321820695     16.64%     68.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    184120467      9.52%     77.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50045174      2.59%     80.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     74977149      3.88%     84.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     52934261      2.74%     86.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41658664      2.15%     88.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     71669770      3.71%     92.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    142639719      7.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1933503571                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3297535178                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3297535178                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1027171966                       # Number of memory references committed
system.switch_cpus.commit.loads             804340752                       # Number of loads committed
system.switch_cpus.commit.membars             8566427                       # Number of memory barriers committed
system.switch_cpus.commit.branches          441596241                       # Number of branches committed
system.switch_cpus.commit.fp_insts          677154865                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2512978287                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16974173                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    341006369     10.34%     10.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1501106946     45.52%     55.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2107256      0.06%     55.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    242144194      7.34%     63.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     35387825      1.07%     64.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    124010095      3.76%     68.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7984530      0.24%     68.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1863375      0.06%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    812907179     24.65%     93.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    222838886      6.76%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6178523      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3297535178                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     142639719                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5739958376                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7995535587                       # The number of ROB writes
system.switch_cpus.timesIdled                  303230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                20724740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2956528809                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2956528809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.692636                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.692636                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.443759                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.443759                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3626558900                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1873234325                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         885314446                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        718264601                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1126735333                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22885606                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2889503                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2889496                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1048                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1048                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1322093                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             770                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           415876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          415876                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       786933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7148307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7935240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25141888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270944384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              296086272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1248                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4629291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4629291    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4629291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3637264496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         624304936                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4669690842                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039478                       # Number of seconds simulated
sim_ticks                                 39478043000                       # Number of ticks simulated
final_tick                               3381171651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               14853671                       # Simulator instruction rate (inst/s)
host_op_rate                                 14853670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177251702                       # Simulator tick rate (ticks/s)
host_mem_usage                                 749588                       # Number of bytes of host memory used
host_seconds                                   222.72                       # Real time elapsed on the host
sim_insts                                  3308254831                       # Number of instructions simulated
sim_ops                                    3308254831                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2473984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     22348800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24822784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2473984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2473984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18329472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18329472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        38656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       349200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              387856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        286398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     62667341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    566107089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628774430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     62667341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62667341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       464295355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            464295355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       464295355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     62667341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    566107089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1093069786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      387857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     287742                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   287742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24729664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   93184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18360064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24822848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18415488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1456                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17569                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   39478024000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               287742                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   73690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.460156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.550343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.182268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65272     48.70%     48.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23113     17.24%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7619      5.68%     71.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3664      2.73%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2994      2.23%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2658      1.98%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2919      2.18%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3426      2.56%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22370     16.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134035                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.005294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.256115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.486233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              91      0.52%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4236     24.11%     24.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         10719     61.02%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           730      4.16%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           372      2.12%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           279      1.59%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           249      1.42%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           211      1.20%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           165      0.94%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           139      0.79%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           100      0.57%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            71      0.40%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           52      0.30%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           42      0.24%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           30      0.17%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           26      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.04%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           16      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            7      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.539456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         17361     98.83%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           200      1.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17566                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7193484500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14438503250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1932005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18616.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37366.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       626.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       465.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   322738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216497                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58434.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6671594160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3640254750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             13045039800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5929614720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          73592191920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         442580034285                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         287806983000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           833265712635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            739.546571                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9426111750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1318200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28730927750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6895854000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3762618750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             13023660000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5893372080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          73592191920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         433005954615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         296205323250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           832378974615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            738.759539                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9580043250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1318200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28578085250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       14                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      25410                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8720     47.99%     47.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.08%     48.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      41      0.23%     48.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9394     51.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18169                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8718     49.84%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.08%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       41      0.23%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8718     49.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17491                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              37675204500     95.44%     95.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                13739500      0.03%     95.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                36748500      0.09%     95.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1751013500      4.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          39476706000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999771                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.928039                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.962684                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.52%      0.52% # number of syscalls executed
system.cpu.kern.syscall::3                          2      1.04%      1.55% # number of syscalls executed
system.cpu.kern.syscall::4                          6      3.11%      4.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      1.55%      6.22% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.52%      6.74% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.52%      7.25% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.52%      7.77% # number of syscalls executed
system.cpu.kern.syscall::45                         4      2.07%      9.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.52%     10.36% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.52%     10.88% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.52%     11.40% # number of syscalls executed
system.cpu.kern.syscall::71                         5      2.59%     13.99% # number of syscalls executed
system.cpu.kern.syscall::73                         5      2.59%     16.58% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.52%     17.10% # number of syscalls executed
system.cpu.kern.syscall::121                      160     82.90%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    193                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   131      0.67%      0.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.03%      0.70% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17693     90.30%     91.00% # number of callpals executed
system.cpu.kern.callpal::rdps                     751      3.83%     94.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     94.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     94.84% # number of callpals executed
system.cpu.kern.callpal::rti                      421      2.15%     96.99% # number of callpals executed
system.cpu.kern.callpal::callsys                  209      1.07%     98.06% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.05%     98.10% # number of callpals executed
system.cpu.kern.callpal::rdunique                 372      1.90%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  19594                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               549                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 401                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 402                      
system.cpu.kern.mode_good::user                   401                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.732240                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.843652                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5945879000     15.06%     15.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32961043000     83.49%     98.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            569784000      1.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            389014                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34778322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            389526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.283699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144480726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144480726                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20426619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20426619                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     14130559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14130559                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        97492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        97492                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        97924                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        97924                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     34557178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34557178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     34557178                       # number of overall hits
system.cpu.dcache.overall_hits::total        34557178                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       998118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        998118                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       270089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       270089                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2115                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2115                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           12                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1268207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1268207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1268207                       # number of overall misses
system.cpu.dcache.overall_misses::total       1268207                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  76716711743                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76716711743                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  17709663103                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17709663103                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    110232250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    110232250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       238504                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       238504                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  94426374846                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  94426374846                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  94426374846                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  94426374846                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21424737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21424737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     14400648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14400648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        99607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        99607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        97936                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        97936                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     35825385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35825385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     35825385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35825385                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.046587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046587                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.018755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018755                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.021233                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021233                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000123                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000123                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035400                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 76861.364832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76861.364832                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65569.731100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65569.731100                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 52119.267139                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52119.267139                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 19875.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19875.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 74456.594898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74456.594898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 74456.594898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74456.594898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7828763                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            144425                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.206425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       308268                       # number of writebacks
system.cpu.dcache.writebacks::total            308268                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       651677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       651677                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       228987                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       228987                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          584                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          584                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       880664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       880664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       880664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       880664                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       346441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       346441                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        41102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41102                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1531                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1531                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       387543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       387543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387543                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          318                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          318                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          859                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          859                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  28595982508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28595982508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2916141723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2916141723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     75024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     75024500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       220496                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       220496                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  31512124231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31512124231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  31512124231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31512124231                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    119111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     66929000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     66929000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    186040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    186040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.016170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000123                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010818                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82542.142841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82542.142841                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 70948.900856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70948.900856                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 49003.592423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49003.592423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 18374.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 18374.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 81312.587844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81312.587844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 81312.587844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81312.587844                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 220168.207024                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220168.207024                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210468.553459                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 210468.553459                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 216577.415600                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 216577.415600                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             73347                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.493359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19771193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73859                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            267.688339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   505.493359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.987292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37028633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37028633                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     18397099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18397099                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     18397099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18397099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     18397099                       # number of overall hits
system.cpu.icache.overall_hits::total        18397099                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        80498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         80498                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        80498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          80498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        80498                       # number of overall misses
system.cpu.icache.overall_misses::total         80498                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4231561116                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4231561116                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4231561116                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4231561116                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4231561116                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4231561116                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     18477597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18477597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     18477597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18477597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     18477597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18477597                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004357                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004357                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52567.282616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52567.282616                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52567.282616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52567.282616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52567.282616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52567.282616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.840580                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7060                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7060                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7060                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7060                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7060                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7060                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        73438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73438                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        73438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        73438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73438                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3735719359                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3735719359                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3735719359                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3735719359                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3735719359                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3735719359                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003974                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50869.023653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50869.023653                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50869.023653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50869.023653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50869.023653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50869.023653                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    86016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         12                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 547                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1662                       # Transaction distribution
system.iobus.trans_dist::WriteResp                318                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    87488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               112000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             7769811                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1400000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1358504                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1350                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1366                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12150                       # Number of tag accesses
system.iocache.tags.data_accesses               12150                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1344                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1344                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       717496                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       717496                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    293238811                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    293238811                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       717496                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       717496                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       717496                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       717496                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119582.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119582.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218183.639137                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218183.639137                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2696                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  454                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.938326                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1344                       # number of writebacks
system.iocache.writebacks::total                 1344                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            6                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            6                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            6                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       400496                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       400496                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    223342819                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    223342819                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       400496                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       400496                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66749.333333                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166177.692708                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166177.692708                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    408246                       # number of replacements
system.l2.tags.tagsinuse                  4372.940110                       # Cycle average of tags in use
system.l2.tags.total_refs                      324435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    411010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.789360                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      944.892846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   350.263617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3077.783647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.021378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.187853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.266903                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.168701                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12778519                       # Number of tag accesses
system.l2.tags.data_accesses                 12778519                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        34699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        32759                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   67458                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           308268                       # number of Writeback hits
system.l2.Writeback_hits::total                308268                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7054                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         34699                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         39813                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74512                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        34699                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        39813                       # number of overall hits
system.l2.overall_hits::total                   74512                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        38656                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       315208                       # number of ReadReq misses
system.l2.ReadReq_misses::total                353864                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        33998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33998                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        38656                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       349206                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387862                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        38656                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       349206                       # number of overall misses
system.l2.overall_misses::total                387862                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   3296862750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  27937719000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     31234581750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       188994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       188994                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2797176249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2797176249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   3296862750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  30734895249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34031757999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   3296862750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  30734895249                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34031757999                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        73355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       347967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              421322                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       308268                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            308268                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        41052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41052                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        73355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       389019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462374                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        73355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       389019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462374                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.526972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.905856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.839890                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.290909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.290909                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.828169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828169                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.526972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.897658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838849                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.526972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.897658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838849                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85287.219319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88632.645745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88267.192339                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 11812.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11812.125000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82274.729366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82274.729366                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85287.219319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88013.651681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87741.923671                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85287.219319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88013.651681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87741.923671                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               285054                       # number of writebacks
system.l2.writebacks::total                    285054                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        38656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       315208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           353864                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        33998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33998                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        38656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       349206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        38656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       349206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387862                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          318                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          318                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          859                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          859                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2810265250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  24021877500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  26832142750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       285016                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       285016                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        70504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        70504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2374835251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2374835251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2810265250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  26396712751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29206978001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2810265250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  26396712751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29206978001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    111537000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    111537000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     62794500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     62794500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    174331500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    174331500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.526972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.905856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.839890                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.290909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.290909                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.828169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828169                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.526972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.897658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.526972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.897658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838849                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72699.328694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76209.606038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75826.144366                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17813.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17813.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17626                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17626                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69852.204571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69852.204571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72699.328694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75590.662105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75302.499345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72699.328694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75590.662105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75302.499345                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 206168.207024                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 206168.207024                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 197466.981132                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197466.981132                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 202947.031432                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202947.031432                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              354411                       # Transaction distribution
system.membus.trans_dist::ReadResp             354406                       # Transaction distribution
system.membus.trans_dist::WriteReq                318                       # Transaction distribution
system.membus.trans_dist::WriteResp               318                       # Transaction distribution
system.membus.trans_dist::Writeback            286398                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1344                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33997                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33997                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1060809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1062535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1066573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43066240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43067664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43239696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples            676490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  676490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              676490                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1378000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1930618672                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1380496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2043376479                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21213907                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     12244739                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        65820                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     12964799                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10603798                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.789143                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3921800                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2994                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             24128454                       # DTB read hits
system.switch_cpus.dtb.read_misses              17640                       # DTB read misses
system.switch_cpus.dtb.read_acv                    59                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         23178217                       # DTB read accesses
system.switch_cpus.dtb.write_hits            14572551                       # DTB write hits
system.switch_cpus.dtb.write_misses              6825                       # DTB write misses
system.switch_cpus.dtb.write_acv                   44                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13859517                       # DTB write accesses
system.switch_cpus.dtb.data_hits             38701005                       # DTB hits
system.switch_cpus.dtb.data_misses              24465                       # DTB misses
system.switch_cpus.dtb.data_acv                   103                       # DTB access violations
system.switch_cpus.dtb.data_accesses         37037734                       # DTB accesses
system.switch_cpus.itb.fetch_hits            17463373                       # ITB hits
system.switch_cpus.itb.fetch_misses              1698                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1102                       # ITB acv
system.switch_cpus.itb.fetch_accesses        17465071                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 77873424                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     20667483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              117207542                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21213907                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     14525598                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              52590751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          211446                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 38                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         5475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        62329                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1599                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          18477597                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         36548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     73433511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.596104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.612718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47248277     64.34%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3456672      4.71%     69.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4578666      6.24%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2525476      3.44%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3523043      4.80%     83.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3084422      4.20%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1390708      1.89%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1851396      2.52%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5774851      7.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     73433511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.272415                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.505103                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         18289701                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      30159701                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          24244557                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        639262                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         100290                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4299759                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5488                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      115679849                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         17768                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         100290                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         18585577                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         9409614                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15404493                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24524864                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       5408673                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      115230834                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        414857                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1127005                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3797789                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         823043                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72592979                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     136083029                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    136079080                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3278                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      71131961                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1461014                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       295540                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       104522                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3491821                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23706453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     14683406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       939009                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       759888                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          103033088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       436500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         103251250                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         6943                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1909118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       957197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       201481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     73433511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.406051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.911385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36678508     49.95%     49.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12236164     16.66%     66.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7477826     10.18%     76.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5459548      7.43%     84.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4008401      5.46%     89.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3733357      5.08%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2511931      3.42%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       713393      0.97%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       614383      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     73433511                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           76243      5.27%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1245899     86.04%     91.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        125863      8.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      64217816     62.20%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14812      0.01%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1701      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            3      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     24289688     23.52%     85.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14593063     14.13%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       133426      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103251250                       # Type of FU issued
system.switch_cpus.iq.rate                   1.325886                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1448008                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014024                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    281379971                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    105382825                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    102457162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        10990                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5672                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5199                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      104693037                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5728                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2044699                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       368919                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1308                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10001                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       184083                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3324                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       659129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         100290                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3294458                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5505374                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    114835828                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        58618                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23706453                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     14683406                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       312907                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          23580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5467096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10001                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        32142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        58608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        90750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     103111881                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      24149468                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139368                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11366240                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             38729357                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19871370                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14579889                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.324096                       # Inst execution rate
system.switch_cpus.iew.wb_sent              102503194                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             102462361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          45438517                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          62151953                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.315755                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.731088                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1938604                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       235019                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        85797                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     73120261                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.543210                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.584112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43438782     59.41%     59.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9969782     13.63%     73.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3504983      4.79%     77.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3728601      5.10%     82.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2267805      3.10%     86.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694215      0.95%     86.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1069512      1.46%     88.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1857678      2.54%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6588903      9.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     73120261                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    112839888                       # Number of instructions committed
system.switch_cpus.commit.committedOps      112839888                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               37836857                       # Number of memory references committed
system.switch_cpus.commit.loads              23337534                       # Number of loads committed
system.switch_cpus.commit.membars              115812                       # Number of memory barriers committed
system.switch_cpus.commit.branches           19708842                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4914                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         100304173                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3870115                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     11279909     10.00%     10.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     63457314     56.24%     66.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        13834      0.01%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1679      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     23453346     20.78%     87.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     14500131     12.85%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       133426      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    112839888                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       6588903                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            181234186                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           229870848                       # The number of ROB writes
system.switch_cpus.timesIdled                   62047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4439913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1082662                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           101560471                       # Number of Instructions Simulated
system.switch_cpus.committedOps             101560471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.766769                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.766769                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.304174                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.304174                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        135216455                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71829844                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3157                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2838                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          334417                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         261924                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             421952                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            421947                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               318                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              318                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           308268                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1344                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              55                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41052                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       146794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1088162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1234956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4694784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44627792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49322576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1438                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           773001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001746                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 771651     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1350      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             773001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          694252500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         117844390                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         644821260                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
