<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>dsp_xmc.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c31927af9b10e9b2945328403dde6f68.html">c66x</a></li><li class="navelem"><a class="el" href="dir_3363e2c413c26107e0ccd1445db30503.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dsp_xmc.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the implementation of the APIs present in the device abstraction layer file of DSP L1/L2 memory controller. This include APIs for cache usage and DSP memory protection unit usage. This also include related macro definitions. All APIs should be called with interrupts disabled to ensure coherency.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__types_8h.html">ti/csl/csl_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/soc.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__arch_8h.html">ti/csl/arch/csl_arch.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac456402c935315b857c677994ef02c60"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gac456402c935315b857c677994ef02c60">DSPXMCSetMPAXSegment</a> (uint32_t baseAddress, uint32_t segmentId, uint32_t segmentSize, uint32_t inpBAddress, uint32_t repAddressL, uint32_t repAddressH, uint32_t permsFieldVal)</td></tr>
<tr class="memdesc:gac456402c935315b857c677994ef02c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the specified MPAX segment Input address (inpBAddress - 32bit) is the virtual address used by the DSP. Replacement address (repAddressH/L - 36bit) is the physical address to which the virtual address maps to. "Physical" refers only to address map at C66x CorePac boundary and does not account translation done by any memory controller outside the DSP.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gac456402c935315b857c677994ef02c60">More...</a><br /></td></tr>
<tr class="separator:gac456402c935315b857c677994ef02c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b803095bbcf310cc10eb7563ce3119"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gac0b803095bbcf310cc10eb7563ce3119">DSPXMCGetFaultAddr</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gac0b803095bbcf310cc10eb7563ce3119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault location as reported by XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gac0b803095bbcf310cc10eb7563ce3119">More...</a><br /></td></tr>
<tr class="separator:gac0b803095bbcf310cc10eb7563ce3119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fca5a997a1b705d6792baf9a9fcb4c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga27fca5a997a1b705d6792baf9a9fcb4c">DSPXMCGetFaultStatus</a> (uint32_t baseAddress, <a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga47d17b83bd4f80399c66d9a54a87569f">dspxmcFaultStatus_t</a> *faultStatus)</td></tr>
<tr class="memdesc:ga27fca5a997a1b705d6792baf9a9fcb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault status as reported by XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga27fca5a997a1b705d6792baf9a9fcb4c">More...</a><br /></td></tr>
<tr class="separator:ga27fca5a997a1b705d6792baf9a9fcb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a39b33a1fd136df67c6a65eb5325c8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga69a39b33a1fd136df67c6a65eb5325c8">DSPXMCClearFaultRegs</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga69a39b33a1fd136df67c6a65eb5325c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the fault registers for location and status in the XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga69a39b33a1fd136df67c6a65eb5325c8">More...</a><br /></td></tr>
<tr class="separator:ga69a39b33a1fd136df67c6a65eb5325c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd1ff965d7fa57b35cab14ed13843de"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga7fd1ff965d7fa57b35cab14ed13843de">DSPXMCSetPrefetchPriority</a> (uint32_t baseAddress, uint32_t priority)</td></tr>
<tr class="memdesc:ga7fd1ff965d7fa57b35cab14ed13843de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set prefetch request priority for XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga7fd1ff965d7fa57b35cab14ed13843de">More...</a><br /></td></tr>
<tr class="separator:ga7fd1ff965d7fa57b35cab14ed13843de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200350814e88879d943fdd8398b44164"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga200350814e88879d943fdd8398b44164">DSPXMCInvalidatePrefetch</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga200350814e88879d943fdd8398b44164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate Prefetch buffers in XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga200350814e88879d943fdd8398b44164">More...</a><br /></td></tr>
<tr class="separator:ga200350814e88879d943fdd8398b44164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347b4128141ed6391ca03d6e1f82f7d0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga347b4128141ed6391ca03d6e1f82f7d0">DSPXMCResetAnalysisCtr</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga347b4128141ed6391ca03d6e1f82f7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset analysis counter.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga347b4128141ed6391ca03d6e1f82f7d0">More...</a><br /></td></tr>
<tr class="separator:ga347b4128141ed6391ca03d6e1f82f7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5968dd0fb89defd4b496aa0d573df921"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga5968dd0fb89defd4b496aa0d573df921">DSPXMCEnablePfxAnalysisCtr</a> (uint32_t baseAddress, uint32_t triggerInst)</td></tr>
<tr class="memdesc:ga5968dd0fb89defd4b496aa0d573df921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable analysis counter.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga5968dd0fb89defd4b496aa0d573df921">More...</a><br /></td></tr>
<tr class="separator:ga5968dd0fb89defd4b496aa0d573df921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c3a7168362ed5a05a7fcc25fef7145"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gae0c3a7168362ed5a05a7fcc25fef7145">DSPXMCGetPFxAnalysisCtrStat</a> (uint32_t baseAddress, <a class="el" href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#ga721a8f4a3870d929828a2fc04decccde">dspxmcPfxAnalysisStat_t</a> *pfxStat)</td></tr>
<tr class="memdesc:gae0c3a7168362ed5a05a7fcc25fef7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get status analysis counter.  <a href="group___c_s_l___a_r_c_h___c66_x___x_m_c.html#gae0c3a7168362ed5a05a7fcc25fef7145">More...</a><br /></td></tr>
<tr class="separator:gae0c3a7168362ed5a05a7fcc25fef7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the implementation of the APIs present in the device abstraction layer file of DSP L1/L2 memory controller. This include APIs for cache usage and DSP memory protection unit usage. This also include related macro definitions. All APIs should be called with interrupts disabled to ensure coherency. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
