$date
	Mon Sep 01 21:46:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nand_or_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ na $end
$var wire 1 % nb $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#10000
1!
0%
1#
#20000
1%
0$
0#
1"
#30000
0%
1#
#40000
