 
****************************************
Report : qor
Design : s1238
Version: L-2016.03-SP5-1
Date   : Fri Mar  8 23:56:55 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.27
  Critical Path Slack:           4.73
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                319
  Buf/Inv Cell Count:              44
  Buf Cell Count:                   0
  Inv Cell Count:                  44
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       301
  Sequential Cell Count:           18
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      602.321285
  Noncombinational Area:   119.955972
  Buf/Inv Area:             55.911680
  Total Buffer Area:             0.00
  Total Inverter Area:          55.91
  Macro/Black Box Area:      0.000000
  Net Area:                155.284210
  Net XLength        :        2226.15
  Net YLength        :        2501.38
  -----------------------------------
  Cell Area:               722.277256
  Design Area:             877.561466
  Net Length        :         4727.52


  Design Rules
  -----------------------------------
  Total Number of Nets:           337
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.44
  -----------------------------------------
  Overall Compile Time:                0.52
  Overall Compile Wall Clock Time:     0.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
