{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "9338aeec",
   "metadata": {},
   "source": [
    "# Chapter 5: Integer Data Type Mastery for VLSI Automation\n",
    "\n",
    "## üéØ Learning Objectives\n",
    "\n",
    "By the end of this chapter, you will:\n",
    "- **Master Python integers** with all built-in methods and operations\n",
    "- **Apply integer operations** to real VLSI design problems\n",
    "- **Understand integer performance** implications for large-scale automation\n",
    "- **Implement professional integer handling** with validation and error checking\n",
    "- **Use advanced integer techniques** for bit manipulation and optimization\n",
    "\n",
    "## üöÄ Why Integers Matter in VLSI\n",
    "\n",
    "Integers are fundamental to VLSI automation for:\n",
    "- **Counting**: Instances, nets, pins, violations, layers\n",
    "- **Indexing**: Array access, loop iteration, data structure navigation  \n",
    "- **Bit Operations**: Logic manipulation, encoding, flag management\n",
    "- **Performance**: Memory-efficient storage for large datasets\n",
    "- **Precision**: Exact values without floating-point errors\n",
    "\n",
    "### üìä **Integer Applications in VLSI:**\n",
    "- **Design Metrics**: Gate counts, instance counts, layer numbers\n",
    "- **Coordinate Systems**: Grid-based placement, routing tracks\n",
    "- **Bit Manipulation**: Logic operations, encoding/decoding\n",
    "- **Performance Counters**: Timing measurements, iteration counts\n",
    "- **Resource Management**: Memory allocation, process scheduling\n",
    "\n",
    "**Python Integer Advantages**: Arbitrary precision, rich methods, optimized performance."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b11e0ce",
   "metadata": {},
   "source": [
    "## üî¢ Integer Fundamentals in Python\n",
    "\n",
    "### **What are Integers?**\n",
    "Integers (`int`) represent whole numbers: positive, negative, or zero.\n",
    "- **Range**: Unlimited precision (only limited by available memory)\n",
    "- **Storage**: Efficient representation for small numbers, automatic scaling\n",
    "- **Operations**: All mathematical operations with exact results\n",
    "\n",
    "### **VLSI Integer Use Cases:**\n",
    "- **Instance Counting**: `total_instances = 125000`\n",
    "- **Layer Numbers**: `metal_layer = 7`  \n",
    "- **Coordinate Values**: `x_position = 1500`\n",
    "- **Violation Counts**: `drc_errors = 23`\n",
    "- **Bit Manipulation**: `enable_mask = 0xFF`\n",
    "\n",
    "### **Python vs TCL/Perl Integers:**\n",
    "- **Python**: Arbitrary precision, rich methods, type safety\n",
    "- **TCL**: Limited precision, string-based arithmetic\n",
    "- **Perl**: Automatic conversion, less predictable behavior"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "128121ec",
   "metadata": {},
   "outputs": [],
   "source": [
    "# INTEGER CREATION AND BASIC OPERATIONS IN VLSI\n",
    "# ==============================================\n",
    "# Comprehensive demonstration of integer creation and operations for VLSI\n",
    "\n",
    "print(\"üî¢ INTEGER FUNDAMENTALS FOR VLSI AUTOMATION\")\n",
    "print(\"=\" * 50)\n",
    "\n",
    "# =============================================================================\n",
    "# INTEGER CREATION METHODS\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüìä INTEGER CREATION METHODS:\")\n",
    "\n",
    "# Direct assignment - most common in VLSI\n",
    "instance_count = 125000\n",
    "pin_count = 450000\n",
    "layer_number = 7\n",
    "violation_count = 0\n",
    "\n",
    "print(f\"   Direct assignment:\")\n",
    "print(f\"     Instance count: {instance_count}\")\n",
    "print(f\"     Pin count: {pin_count}\")\n",
    "print(f\"     Layer number: {layer_number}\")\n",
    "print(f\"     Violations: {violation_count}\")\n",
    "\n",
    "# Integer constructor from strings (report parsing)\n",
    "frequency_str = \"2800\"  # From timing report\n",
    "power_str = \"1234\"      # From power report\n",
    "\n",
    "frequency_mhz = int(frequency_str)\n",
    "power_mw = int(power_str)\n",
    "\n",
    "print(f\"\\n   From strings (report parsing):\")\n",
    "print(f\"     Frequency: {frequency_mhz} MHz\")\n",
    "print(f\"     Power: {power_mw} mW\")\n",
    "\n",
    "# Integer constructor from floats (truncation)\n",
    "area_float = 3.8  # mm¬≤ from physical analysis\n",
    "utilization_float = 78.9  # % from place & route\n",
    "\n",
    "area_rounded = int(area_float)  # Truncates to 3\n",
    "utilization_rounded = int(utilization_float)  # Truncates to 78\n",
    "\n",
    "print(f\"\\n   From floats (truncation):\")\n",
    "print(f\"     Area: {area_float} ‚Üí {area_rounded} mm¬≤\")\n",
    "print(f\"     Utilization: {utilization_float}% ‚Üí {utilization_rounded}%\")\n",
    "\n",
    "# Binary, octal, hexadecimal (common in VLSI)\n",
    "address_hex = 0xFF00        # Memory address\n",
    "permission_bits = 0o755     # File permissions\n",
    "data_pattern = 0b10101010   # Test pattern\n",
    "\n",
    "print(f\"\\n   Different number bases:\")\n",
    "print(f\"     Hex address: 0xFF00 = {address_hex}\")\n",
    "print(f\"     Octal permissions: 0o755 = {permission_bits}\")\n",
    "print(f\"     Binary pattern: 0b10101010 = {data_pattern}\")\n",
    "\n",
    "# Large integers (Python advantage)\n",
    "transistor_count = 50_000_000_000  # 50 billion\n",
    "gate_equivalent = 5_000_000        # 5 million\n",
    "\n",
    "print(f\"\\n   Large integers (no overflow):\")\n",
    "print(f\"     Transistor count: {transistor_count:,}\")\n",
    "print(f\"     Gate equivalent: {gate_equivalent:,}\")\n",
    "print(f\"     Total complexity: {transistor_count * gate_equivalent:,}\")\n",
    "\n",
    "# =============================================================================\n",
    "# BASIC ARITHMETIC OPERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüßÆ ARITHMETIC OPERATIONS:\")\n",
    "\n",
    "# Design calculations\n",
    "total_gates = 98000\n",
    "logic_gates = 85000\n",
    "memory_gates = 13000\n",
    "\n",
    "# Addition and subtraction\n",
    "calculated_total = logic_gates + memory_gates\n",
    "gate_difference = total_gates - calculated_total\n",
    "\n",
    "print(f\"   Addition/Subtraction:\")\n",
    "print(f\"     Logic gates: {logic_gates:,}\")\n",
    "print(f\"     Memory gates: {memory_gates:,}\")\n",
    "print(f\"     Calculated total: {calculated_total:,}\")\n",
    "print(f\"     Difference: {gate_difference}\")\n",
    "\n",
    "# Multiplication and division\n",
    "pins_per_instance = 8\n",
    "total_instances = 15625\n",
    "expected_pins = pins_per_instance * total_instances\n",
    "actual_pins = 125000\n",
    "\n",
    "pin_efficiency = actual_pins // expected_pins  # Integer division\n",
    "pin_remainder = actual_pins % expected_pins    # Modulo\n",
    "\n",
    "print(f\"\\n   Multiplication/Division:\")\n",
    "print(f\"     Expected pins: {expected_pins:,}\")\n",
    "print(f\"     Actual pins: {actual_pins:,}\")\n",
    "print(f\"     Efficiency ratio: {pin_efficiency}\")\n",
    "print(f\"     Remainder: {pin_remainder}\")\n",
    "\n",
    "# Power operations\n",
    "base_frequency = 100  # MHz\n",
    "multiplier = 28       # PLL multiplier\n",
    "target_frequency = base_frequency ** 1  # Linear scaling\n",
    "actual_frequency = base_frequency * multiplier\n",
    "\n",
    "print(f\"\\n   Power operations:\")\n",
    "print(f\"     Base frequency: {base_frequency} MHz\")\n",
    "print(f\"     Multiplier: {multiplier}\")\n",
    "print(f\"     Actual frequency: {actual_frequency} MHz\")\n",
    "print(f\"     Power of 2 check: 2^10 = {2**10}\")\n",
    "\n",
    "# =============================================================================\n",
    "# COMPARISON OPERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\n‚öñÔ∏è COMPARISON OPERATIONS:\")\n",
    "\n",
    "# Design rule checking\n",
    "min_spacing = 100     # nm\n",
    "actual_spacing = 120  # nm\n",
    "max_spacing = 200     # nm\n",
    "\n",
    "# All comparison operators\n",
    "equal_check = actual_spacing == min_spacing\n",
    "not_equal = actual_spacing != min_spacing\n",
    "greater = actual_spacing > min_spacing\n",
    "greater_equal = actual_spacing >= min_spacing\n",
    "less = actual_spacing < max_spacing\n",
    "less_equal = actual_spacing <= max_spacing\n",
    "\n",
    "print(f\"   Spacing checks (actual: {actual_spacing}, min: {min_spacing}, max: {max_spacing}):\")\n",
    "print(f\"     Equal to minimum: {equal_check}\")\n",
    "print(f\"     Not equal to minimum: {not_equal}\")\n",
    "print(f\"     Greater than minimum: {greater}\")\n",
    "print(f\"     Greater or equal to minimum: {greater_equal}\")\n",
    "print(f\"     Less than maximum: {less}\")\n",
    "print(f\"     Less or equal to maximum: {less_equal}\")\n",
    "\n",
    "# Design status determination\n",
    "drc_violations = 5\n",
    "lvs_violations = 0\n",
    "timing_violations = 2\n",
    "\n",
    "design_clean = (drc_violations == 0) and (lvs_violations == 0) and (timing_violations == 0)\n",
    "has_violations = (drc_violations > 0) or (lvs_violations > 0) or (timing_violations > 0)\n",
    "\n",
    "print(f\"\\n   Design status:\")\n",
    "print(f\"     DRC violations: {drc_violations}\")\n",
    "print(f\"     LVS violations: {lvs_violations}\")\n",
    "print(f\"     Timing violations: {timing_violations}\")\n",
    "print(f\"     Design clean: {design_clean}\")\n",
    "print(f\"     Has violations: {has_violations}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b0a8b770",
   "metadata": {},
   "source": [
    "## üîß Integer Methods and Properties\n",
    "\n",
    "Python integers come with powerful built-in methods and properties that are essential for VLSI automation.\n",
    "\n",
    "### **Key Integer Methods:**\n",
    "- **`.bit_length()`**: Number of bits needed to represent the integer\n",
    "- **`.to_bytes()`**: Convert integer to bytes (useful for data export)\n",
    "- **`.from_bytes()`**: Create integer from bytes (data import)\n",
    "\n",
    "### **Mathematical Properties:**\n",
    "- **Arbitrary Precision**: No overflow errors, handles any size\n",
    "- **Exact Arithmetic**: No rounding errors in calculations\n",
    "- **Memory Efficient**: Optimized storage for small numbers\n",
    "\n",
    "### **VLSI Applications:**\n",
    "- **Bit Analysis**: Determine register widths, bus sizes\n",
    "- **Data Export**: Convert to binary formats for tools\n",
    "- **Memory Planning**: Calculate storage requirements"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bd218a45",
   "metadata": {},
   "outputs": [],
   "source": [
    "# INTEGER METHODS AND PROPERTIES FOR VLSI\n",
    "# ========================================\n",
    "# Comprehensive exploration of integer methods and their VLSI applications\n",
    "\n",
    "print(\"üîß INTEGER METHODS FOR VLSI AUTOMATION\")\n",
    "print(\"=\" * 45)\n",
    "\n",
    "# =============================================================================\n",
    "# BIT LENGTH ANALYSIS\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüìè BIT LENGTH ANALYSIS:\")\n",
    "\n",
    "# Bus width calculation\n",
    "max_instances = 125000\n",
    "max_nets = 89000\n",
    "max_pins = 450000\n",
    "\n",
    "# Calculate required bus widths\n",
    "instance_bits = max_instances.bit_length()\n",
    "net_bits = max_nets.bit_length()\n",
    "pin_bits = max_pins.bit_length()\n",
    "\n",
    "print(f\"   Bus width requirements:\")\n",
    "print(f\"     Max instances: {max_instances:,} ‚Üí {instance_bits} bits\")\n",
    "print(f\"     Max nets: {max_nets:,} ‚Üí {net_bits} bits\")\n",
    "print(f\"     Max pins: {max_pins:,} ‚Üí {pin_bits} bits\")\n",
    "\n",
    "# Memory address calculation\n",
    "memory_size = 1024 * 1024  # 1MB\n",
    "address_bits = (memory_size - 1).bit_length()\n",
    "\n",
    "print(f\"\\n   Memory addressing:\")\n",
    "print(f\"     Memory size: {memory_size:,} bytes\")\n",
    "print(f\"     Address bits needed: {address_bits}\")\n",
    "print(f\"     Address range: 0x0 to 0x{memory_size-1:X}\")\n",
    "\n",
    "# Register file sizing\n",
    "register_count = 32\n",
    "register_bits = (register_count - 1).bit_length()\n",
    "\n",
    "print(f\"\\n   Register file design:\")\n",
    "print(f\"     Register count: {register_count}\")\n",
    "print(f\"     Selection bits: {register_bits}\")\n",
    "print(f\"     Decoder inputs: {register_bits}-to-{register_count}\")\n",
    "\n",
    "# =============================================================================\n",
    "# BYTE CONVERSION OPERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüíæ BYTE CONVERSION OPERATIONS:\")\n",
    "\n",
    "# Configuration register values\n",
    "config_value = 0xA5C3  # Configuration pattern\n",
    "data_width = 16        # 16-bit register\n",
    "\n",
    "# Convert to bytes (big-endian for tool compatibility)\n",
    "config_bytes = config_value.to_bytes(2, byteorder='big')\n",
    "print(f\"   Configuration conversion:\")\n",
    "print(f\"     Value: 0x{config_value:04X}\")\n",
    "print(f\"     Bytes: {config_bytes.hex().upper()}\")\n",
    "print(f\"     Binary: {' '.join(f'{b:08b}' for b in config_bytes)}\")\n",
    "\n",
    "# Convert back from bytes\n",
    "recovered_value = int.from_bytes(config_bytes, byteorder='big')\n",
    "print(f\"     Recovered: 0x{recovered_value:04X}\")\n",
    "print(f\"     Match: {config_value == recovered_value}\")\n",
    "\n",
    "# Memory dump simulation\n",
    "memory_addresses = [0x1000, 0x2000, 0x3000, 0x4000]\n",
    "print(f\"\\n   Memory dump format:\")\n",
    "\n",
    "for addr in memory_addresses:\n",
    "    # Convert address to 4-byte representation\n",
    "    addr_bytes = addr.to_bytes(4, byteorder='big')\n",
    "    print(f\"     Address: 0x{addr:08X} ‚Üí Bytes: {addr_bytes.hex().upper()}\")\n",
    "\n",
    "# Data pattern generation\n",
    "test_patterns = []\n",
    "for i in range(8):\n",
    "    pattern = (1 << i)  # Powers of 2\n",
    "    pattern_bytes = pattern.to_bytes(1, byteorder='big')\n",
    "    test_patterns.append(f\"0x{pattern:02X}\")\n",
    "\n",
    "print(f\"\\n   Test patterns: {', '.join(test_patterns)}\")\n",
    "\n",
    "# =============================================================================\n",
    "# MATHEMATICAL PROPERTIES\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüßÆ MATHEMATICAL PROPERTIES:\")\n",
    "\n",
    "# Arbitrary precision demonstration\n",
    "small_number = 42\n",
    "large_number = 2 ** 256  # Extremely large number\n",
    "huge_calculation = large_number ** 2\n",
    "\n",
    "print(f\"   Arbitrary precision:\")\n",
    "print(f\"     Small number: {small_number}\")\n",
    "print(f\"     Large number: {large_number}\")\n",
    "print(f\"     Large number bits: {large_number.bit_length()}\")\n",
    "print(f\"     Huge calculation bits: {huge_calculation.bit_length()}\")\n",
    "print(f\"     No overflow errors!\")\n",
    "\n",
    "# Exact arithmetic vs floating point\n",
    "exact_division = 1000 // 3    # Integer division\n",
    "exact_remainder = 1000 % 3    # Exact remainder\n",
    "float_division = 1000 / 3     # Floating point\n",
    "\n",
    "print(f\"\\n   Exact arithmetic:\")\n",
    "print(f\"     1000 √∑ 3 (integer): {exact_division} remainder {exact_remainder}\")\n",
    "print(f\"     1000 √∑ 3 (float): {float_division}\")\n",
    "print(f\"     Verification: {exact_division * 3 + exact_remainder}\")\n",
    "\n",
    "# Clock division example\n",
    "master_clock = 2800_000_000  # 2.8 GHz in Hz\n",
    "divider = 7\n",
    "divided_clock = master_clock // divider\n",
    "clock_error = master_clock % divider\n",
    "\n",
    "print(f\"\\n   Clock division:\")\n",
    "print(f\"     Master clock: {master_clock:,} Hz\")\n",
    "print(f\"     Divider: {divider}\")\n",
    "print(f\"     Divided clock: {divided_clock:,} Hz\")\n",
    "print(f\"     Division error: {clock_error} Hz\")\n",
    "print(f\"     Error percentage: {(clock_error/master_clock)*100:.6f}%\")\n",
    "\n",
    "# =============================================================================\n",
    "# TYPE CHECKING AND VALIDATION\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\n‚úÖ TYPE CHECKING AND VALIDATION:\")\n",
    "\n",
    "def validate_vlsi_integer(value, name, min_val=0, max_val=None, required_bits=None):\n",
    "    \"\"\"Comprehensive integer validation for VLSI parameters\"\"\"\n",
    "\n",
    "    print(f\"   Validating {name}: {value}\")\n",
    "\n",
    "    # Type checking\n",
    "    if not isinstance(value, int):\n",
    "        print(f\"     ‚ùå Error: {name} must be an integer, got {type(value).__name__}\")\n",
    "        return False\n",
    "\n",
    "    # Range checking\n",
    "    if value < min_val:\n",
    "        print(f\"     ‚ùå Error: {name} must be >= {min_val}\")\n",
    "        return False\n",
    "\n",
    "    if max_val is not None and value > max_val:\n",
    "        print(f\"     ‚ùå Error: {name} must be <= {max_val}\")\n",
    "        return False\n",
    "\n",
    "    # Bit width checking\n",
    "    if required_bits is not None:\n",
    "        actual_bits = value.bit_length()\n",
    "        if actual_bits > required_bits:\n",
    "            print(f\"     ‚ùå Error: {name} requires {actual_bits} bits, max allowed: {required_bits}\")\n",
    "            return False\n",
    "\n",
    "    # Success\n",
    "    bits_used = value.bit_length()\n",
    "    print(f\"     ‚úÖ Valid: {value} ({bits_used} bits)\")\n",
    "    return True\n",
    "\n",
    "# Test validation with VLSI parameters\n",
    "test_cases = [\n",
    "    (125000, \"instance_count\", 0, 1000000, 20),    # Valid\n",
    "    (-5, \"layer_number\", 1, 20, 8),                # Invalid: negative\n",
    "    (2**25, \"address\", 0, 2**24, 24),              # Invalid: too many bits\n",
    "    (42, \"register_id\", 0, 63, 6),                 # Valid\n",
    "]\n",
    "\n",
    "print(\"\\n   Validation tests:\")\n",
    "for value, name, min_val, max_val, bits in test_cases:\n",
    "    validate_vlsi_integer(value, name, min_val, max_val, bits)\n",
    "    print()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0b766d3e",
   "metadata": {},
   "source": [
    "## üéØ Bit Manipulation for VLSI\n",
    "\n",
    "Bit manipulation is crucial in VLSI for encoding, decoding, and flag management.\n",
    "\n",
    "### **Bitwise Operators:**\n",
    "- **`&` (AND)**: Masking bits, extracting fields\n",
    "- **`|` (OR)**: Setting bits, combining flags  \n",
    "- **`^` (XOR)**: Toggling bits, parity checking\n",
    "- **`~` (NOT)**: Inverting bits, complement operations\n",
    "- **`<<` (Left Shift)**: Multiplication by powers of 2\n",
    "- **`>>` (Right Shift)**: Division by powers of 2\n",
    "\n",
    "### **VLSI Applications:**\n",
    "- **Register Fields**: Extract/modify specific bit ranges\n",
    "- **Status Flags**: Enable/disable functionality\n",
    "- **Address Decoding**: Memory mapping and selection\n",
    "- **Data Encoding**: Compress information efficiently"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d3fe0ea4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# BIT MANIPULATION FOR VLSI AUTOMATION\n",
    "# ====================================\n",
    "# Comprehensive bit manipulation techniques for VLSI applications\n",
    "\n",
    "print(\"üéØ BIT MANIPULATION FOR VLSI AUTOMATION\")\n",
    "print(\"=\" * 45)\n",
    "\n",
    "# =============================================================================\n",
    "# BITWISE OPERATORS FUNDAMENTALS\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüîß BITWISE OPERATORS:\")\n",
    "\n",
    "# Status register example (8-bit)\n",
    "status_reg = 0b10101010  # Binary: 170 decimal\n",
    "\n",
    "print(f\"   Status register analysis:\")\n",
    "print(f\"     Binary: {status_reg:08b}\")\n",
    "print(f\"     Decimal: {status_reg}\")\n",
    "print(f\"     Hex: 0x{status_reg:02X}\")\n",
    "\n",
    "# Individual bit operations\n",
    "bit_position = 3\n",
    "bit_mask = 1 << bit_position  # Create mask for bit 3\n",
    "\n",
    "# Check if bit is set\n",
    "bit_is_set = (status_reg & bit_mask) != 0\n",
    "print(f\"\\n   Bit {bit_position} analysis:\")\n",
    "print(f\"     Mask: {bit_mask:08b} (0x{bit_mask:02X})\")\n",
    "print(f\"     Bit {bit_position} is set: {bit_is_set}\")\n",
    "\n",
    "# Set a bit\n",
    "status_with_bit_set = status_reg | bit_mask\n",
    "print(f\"     After setting bit {bit_position}: {status_with_bit_set:08b}\")\n",
    "\n",
    "# Clear a bit\n",
    "status_with_bit_clear = status_reg & ~bit_mask\n",
    "print(f\"     After clearing bit {bit_position}: {status_with_bit_clear:08b}\")\n",
    "\n",
    "# Toggle a bit\n",
    "status_toggled = status_reg ^ bit_mask\n",
    "print(f\"     After toggling bit {bit_position}: {status_toggled:08b}\")\n",
    "\n",
    "# =============================================================================\n",
    "# MULTI-BIT FIELD OPERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüìä MULTI-BIT FIELD OPERATIONS:\")\n",
    "\n",
    "# Control register with multiple fields\n",
    "# Bits 7-6: Mode (2 bits)\n",
    "# Bits 5-3: Channel (3 bits)\n",
    "# Bits 2-0: Priority (3 bits)\n",
    "\n",
    "control_reg = 0b11010110  # Example: Mode=11, Channel=010, Priority=110\n",
    "\n",
    "print(f\"   Control register: {control_reg:08b} (0x{control_reg:02X})\")\n",
    "\n",
    "# Extract fields using bit manipulation\n",
    "mode_mask = 0b11000000      # Bits 7-6\n",
    "channel_mask = 0b00111000   # Bits 5-3\n",
    "priority_mask = 0b00000111  # Bits 2-0\n",
    "\n",
    "mode = (control_reg & mode_mask) >> 6\n",
    "channel = (control_reg & channel_mask) >> 3\n",
    "priority = (control_reg & priority_mask) >> 0\n",
    "\n",
    "print(f\"   Extracted fields:\")\n",
    "print(f\"     Mode: {mode:02b} (decimal: {mode})\")\n",
    "print(f\"     Channel: {channel:03b} (decimal: {channel})\")\n",
    "print(f\"     Priority: {priority:03b} (decimal: {priority})\")\n",
    "\n",
    "# Modify specific fields\n",
    "new_channel = 5  # Binary: 101\n",
    "new_control = (control_reg & ~channel_mask) | ((new_channel << 3) & channel_mask)\n",
    "\n",
    "print(f\"\\n   Field modification:\")\n",
    "print(f\"     Original: {control_reg:08b}\")\n",
    "print(f\"     New channel value: {new_channel} ({new_channel:03b})\")\n",
    "print(f\"     Modified register: {new_control:08b}\")\n",
    "\n",
    "# =============================================================================\n",
    "# ADDRESS DECODING\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüè† ADDRESS DECODING:\")\n",
    "\n",
    "# Memory map example\n",
    "# Address space: 32-bit\n",
    "# High 16 bits: Device selection\n",
    "# Low 16 bits: Register offset\n",
    "\n",
    "memory_address = 0x1000A004  # Device 0x1000, Register 0xA004\n",
    "\n",
    "print(f\"   Memory address: 0x{memory_address:08X}\")\n",
    "\n",
    "# Extract device and register parts\n",
    "device_select = (memory_address >> 16) & 0xFFFF\n",
    "register_offset = memory_address & 0xFFFF\n",
    "\n",
    "print(f\"   Address decoding:\")\n",
    "print(f\"     Device select: 0x{device_select:04X}\")\n",
    "print(f\"     Register offset: 0x{register_offset:04X}\")\n",
    "\n",
    "# Check if address is in specific range\n",
    "cpu_base = 0x1000_0000\n",
    "cpu_size = 0x0000_FFFF\n",
    "is_cpu_address = (memory_address >= cpu_base) and (memory_address < cpu_base + cpu_size)\n",
    "\n",
    "print(f\"   Range checking:\")\n",
    "print(f\"     CPU base: 0x{cpu_base:08X}\")\n",
    "print(f\"     CPU size: 0x{cpu_size:08X}\")\n",
    "print(f\"     Is CPU address: {is_cpu_address}\")\n",
    "\n",
    "# =============================================================================\n",
    "# POWER-OF-2 OPERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\n‚ö° POWER-OF-2 OPERATIONS:\")\n",
    "\n",
    "# Memory alignment checking\n",
    "buffer_sizes = [64, 128, 256, 127, 255, 1024]\n",
    "\n",
    "print(f\"   Power-of-2 checking:\")\n",
    "for size in buffer_sizes:\n",
    "    # Check if power of 2: (n & (n-1)) == 0 for n > 0\n",
    "    is_power_of_2 = size > 0 and (size & (size - 1)) == 0\n",
    "    bit_count = size.bit_length()\n",
    "\n",
    "    print(f\"     Size {size:4d}: Power of 2? {is_power_of_2:5s} ({bit_count} bits)\")\n",
    "\n",
    "# Alignment operations\n",
    "address = 0x1357  # Unaligned address\n",
    "alignment = 64    # 64-byte alignment (cache line)\n",
    "\n",
    "# Align down to nearest boundary\n",
    "aligned_down = address & ~(alignment - 1)\n",
    "\n",
    "# Align up to next boundary\n",
    "aligned_up = (address + alignment - 1) & ~(alignment - 1)\n",
    "\n",
    "print(f\"\\n   Address alignment:\")\n",
    "print(f\"     Original: 0x{address:04X} ({address})\")\n",
    "print(f\"     Align down: 0x{aligned_down:04X} ({aligned_down})\")\n",
    "print(f\"     Align up: 0x{aligned_up:04X} ({aligned_up})\")\n",
    "print(f\"     Alignment: {alignment} bytes\")\n",
    "\n",
    "# =============================================================================\n",
    "# FLAG MANAGEMENT\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüö© FLAG MANAGEMENT:\")\n",
    "\n",
    "# Design status flags\n",
    "FLAG_SYNTHESIS_DONE = 1 << 0    # Bit 0\n",
    "FLAG_TIMING_CLEAN = 1 << 1      # Bit 1\n",
    "FLAG_POWER_OK = 1 << 2          # Bit 2\n",
    "FLAG_DRC_CLEAN = 1 << 3         # Bit 3\n",
    "FLAG_LVS_CLEAN = 1 << 4         # Bit 4\n",
    "\n",
    "# Initialize status\n",
    "design_status = 0\n",
    "\n",
    "print(f\"   Design flow status flags:\")\n",
    "print(f\"     SYNTHESIS_DONE: Bit {FLAG_SYNTHESIS_DONE.bit_length()-1}\")\n",
    "print(f\"     TIMING_CLEAN:   Bit {FLAG_TIMING_CLEAN.bit_length()-1}\")\n",
    "print(f\"     POWER_OK:       Bit {FLAG_POWER_OK.bit_length()-1}\")\n",
    "print(f\"     DRC_CLEAN:      Bit {FLAG_DRC_CLEAN.bit_length()-1}\")\n",
    "print(f\"     LVS_CLEAN:      Bit {FLAG_LVS_CLEAN.bit_length()-1}\")\n",
    "\n",
    "# Set flags as design progresses\n",
    "design_status |= FLAG_SYNTHESIS_DONE\n",
    "print(f\"\\n   After synthesis: {design_status:05b}\")\n",
    "\n",
    "design_status |= FLAG_TIMING_CLEAN | FLAG_POWER_OK\n",
    "print(f\"   After optimization: {design_status:05b}\")\n",
    "\n",
    "design_status |= FLAG_DRC_CLEAN\n",
    "print(f\"   After DRC: {design_status:05b}\")\n",
    "\n",
    "# Check specific flags\n",
    "timing_done = bool(design_status & FLAG_TIMING_CLEAN)\n",
    "power_done = bool(design_status & FLAG_POWER_OK)\n",
    "all_done = (design_status & 0b11111) == 0b11111\n",
    "\n",
    "print(f\"\\n   Status checks:\")\n",
    "print(f\"     Timing clean: {timing_done}\")\n",
    "print(f\"     Power OK: {power_done}\")\n",
    "print(f\"     All stages complete: {all_done}\")\n",
    "\n",
    "# Clear specific flag\n",
    "design_status &= ~FLAG_TIMING_CLEAN  # Clear timing flag\n",
    "print(f\"   After timing re-run: {design_status:05b}\")\n",
    "\n",
    "print(f\"\\nüèÜ BIT MANIPULATION ADVANTAGES:\")\n",
    "print(\"‚úÖ **Efficient Storage**: Pack multiple flags in single integer\")\n",
    "print(\"‚úÖ **Fast Operations**: Bitwise operations are extremely fast\")\n",
    "print(\"‚úÖ **Memory Mapping**: Direct hardware register manipulation\")\n",
    "print(\"‚úÖ **Data Encoding**: Compact representation of complex states\")\n",
    "print(\"‚úÖ **Address Decoding**: Efficient memory range checking\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2ab3df44",
   "metadata": {},
   "source": [
    "## üìà Performance and Memory Considerations\n",
    "\n",
    "Understanding integer performance is crucial for large-scale VLSI automation.\n",
    "\n",
    "### **Memory Efficiency:**\n",
    "- **Small Integers**: Cached and reused (-5 to 256)\n",
    "- **Large Integers**: Dynamic allocation, automatic scaling\n",
    "- **Bit Packing**: Store multiple values in single integer\n",
    "\n",
    "### **Performance Characteristics:**\n",
    "- **Arithmetic**: Constant time for small numbers\n",
    "- **Comparison**: Extremely fast for all sizes  \n",
    "- **Bit Operations**: Hardware-accelerated operations\n",
    "- **Memory Access**: Optimized for cache locality\n",
    "\n",
    "### **VLSI Optimization Strategies:**\n",
    "- **Use appropriate data types**: Don't use large integers for small values\n",
    "- **Leverage bit manipulation**: Pack flags and small values efficiently\n",
    "- **Cache frequently used values**: Store in variables rather than recalculating\n",
    "- **Choose right algorithms**: Consider integer-specific optimizations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "aa25deb1",
   "metadata": {},
   "outputs": [],
   "source": [
    "# PERFORMANCE AND MEMORY OPTIMIZATION FOR VLSI\n",
    "# =============================================\n",
    "# Advanced integer optimization techniques for large-scale VLSI automation\n",
    "\n",
    "print(\"üìà PERFORMANCE AND MEMORY OPTIMIZATION\")\n",
    "print(\"=\" * 45)\n",
    "\n",
    "# =============================================================================\n",
    "# MEMORY EFFICIENCY ANALYSIS\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\nüíæ MEMORY EFFICIENCY ANALYSIS:\")\n",
    "\n",
    "import sys\n",
    "\n",
    "# Small integer caching demonstration\n",
    "small_numbers = [0, 1, 100, 256, 257, 1000]\n",
    "\n",
    "print(\"   Small integer caching:\")\n",
    "for num in small_numbers:\n",
    "    # Check if integers are the same object (cached)\n",
    "    a = num\n",
    "    b = num\n",
    "    is_cached = a is b\n",
    "    memory_size = sys.getsizeof(num)\n",
    "\n",
    "    print(f\"     {num:4d}: Cached={is_cached:5s}, Memory={memory_size:2d} bytes\")\n",
    "\n",
    "# Large integer memory usage\n",
    "large_numbers = [2**10, 2**20, 2**30, 2**100, 2**1000]\n",
    "\n",
    "print(f\"\\n   Large integer memory usage:\")\n",
    "for num in large_numbers:\n",
    "    bits = num.bit_length()\n",
    "    memory_size = sys.getsizeof(num)\n",
    "    bytes_theoretical = (bits + 7) // 8  # Minimum bytes needed\n",
    "    overhead = memory_size - bytes_theoretical\n",
    "\n",
    "    print(f\"     2^{int(num.bit_length()-1):3d}: {bits:4d} bits, {memory_size:3d} bytes, overhead: {overhead:2d}\")\n",
    "\n",
    "# =============================================================================\n",
    "# BIT PACKING OPTIMIZATION\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüì¶ BIT PACKING OPTIMIZATION:\")\n",
    "\n",
    "# Instead of storing multiple boolean flags separately\n",
    "# Pack them into a single integer for memory efficiency\n",
    "\n",
    "class DesignStatus:\n",
    "    \"\"\"Efficient design status using bit packing\"\"\"\n",
    "\n",
    "    # Flag definitions\n",
    "    SYNTHESIS_DONE = 1 << 0\n",
    "    PLACEMENT_DONE = 1 << 1\n",
    "    ROUTING_DONE = 1 << 2\n",
    "    TIMING_CLEAN = 1 << 3\n",
    "    POWER_OK = 1 << 4\n",
    "    DRC_CLEAN = 1 << 5\n",
    "    LVS_CLEAN = 1 << 6\n",
    "\n",
    "    def __init__(self):\n",
    "        self._status = 0\n",
    "\n",
    "    def set_flag(self, flag):\n",
    "        self._status |= flag\n",
    "\n",
    "    def clear_flag(self, flag):\n",
    "        self._status &= ~flag\n",
    "\n",
    "    def check_flag(self, flag):\n",
    "        return bool(self._status & flag)\n",
    "\n",
    "    def get_status_word(self):\n",
    "        return self._status\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"Status: {self._status:08b} (0x{self._status:02X})\"\n",
    "\n",
    "# Demonstrate bit packing efficiency\n",
    "status = DesignStatus()\n",
    "\n",
    "print(\"   Design status bit packing:\")\n",
    "print(f\"     Initial: {status}\")\n",
    "\n",
    "# Set various flags\n",
    "status.set_flag(DesignStatus.SYNTHESIS_DONE)\n",
    "status.set_flag(DesignStatus.PLACEMENT_DONE)\n",
    "print(f\"     After synthesis/placement: {status}\")\n",
    "\n",
    "status.set_flag(DesignStatus.TIMING_CLEAN | DesignStatus.POWER_OK)\n",
    "print(f\"     After timing/power: {status}\")\n",
    "\n",
    "# Check specific status\n",
    "timing_ok = status.check_flag(DesignStatus.TIMING_CLEAN)\n",
    "all_physical = status.check_flag(DesignStatus.PLACEMENT_DONE | DesignStatus.ROUTING_DONE)\n",
    "\n",
    "print(f\"     Timing clean: {timing_ok}\")\n",
    "print(f\"     All physical steps: {all_physical}\")\n",
    "\n",
    "# Memory comparison\n",
    "individual_flags_size = sys.getsizeof(True) * 7  # 7 separate booleans\n",
    "packed_status_size = sys.getsizeof(status._status)\n",
    "\n",
    "print(f\"\\n   Memory comparison:\")\n",
    "print(f\"     Individual flags: {individual_flags_size} bytes\")\n",
    "print(f\"     Packed status: {packed_status_size} bytes\")\n",
    "print(f\"     Memory saved: {individual_flags_size - packed_status_size} bytes\")\n",
    "\n",
    "# =============================================================================\n",
    "# PERFORMANCE OPTIMIZATION TECHNIQUES\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\n‚ö° PERFORMANCE OPTIMIZATION:\")\n",
    "\n",
    "import time\n",
    "\n",
    "# Timing comparison: bit operations vs arithmetic\n",
    "def timing_test(operation_name, operation_func, iterations=1000000):\n",
    "    start_time = time.time()\n",
    "    for _ in range(iterations):\n",
    "        result = operation_func()\n",
    "    end_time = time.time()\n",
    "    return end_time - start_time\n",
    "\n",
    "# Test data\n",
    "test_value = 12345678\n",
    "\n",
    "# Bit shift vs multiplication/division\n",
    "shift_multiply = lambda: test_value << 3  # Multiply by 8\n",
    "arith_multiply = lambda: test_value * 8\n",
    "\n",
    "shift_divide = lambda: test_value >> 3    # Divide by 8\n",
    "arith_divide = lambda: test_value // 8\n",
    "\n",
    "print(\"   Performance comparison (1M operations):\")\n",
    "\n",
    "# Run timing tests\n",
    "shift_mult_time = timing_test(\"Bit shift multiply\", shift_multiply)\n",
    "arith_mult_time = timing_test(\"Arithmetic multiply\", arith_multiply)\n",
    "\n",
    "shift_div_time = timing_test(\"Bit shift divide\", shift_divide)\n",
    "arith_div_time = timing_test(\"Arithmetic divide\", arith_divide)\n",
    "\n",
    "print(f\"     Bit shift multiply:    {shift_mult_time:.4f} seconds\")\n",
    "print(f\"     Arithmetic multiply:   {arith_mult_time:.4f} seconds\")\n",
    "print(f\"     Speedup: {arith_mult_time/shift_mult_time:.2f}x\")\n",
    "\n",
    "print(f\"     Bit shift divide:      {shift_div_time:.4f} seconds\")\n",
    "print(f\"     Arithmetic divide:     {arith_div_time:.4f} seconds\")\n",
    "print(f\"     Speedup: {arith_div_time/shift_div_time:.2f}x\")\n",
    "\n",
    "# =============================================================================\n",
    "# VLSI-SPECIFIC OPTIMIZATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüîß VLSI-SPECIFIC OPTIMIZATIONS:\")\n",
    "\n",
    "# Cache frequently calculated values\n",
    "class VLSICalculator:\n",
    "    \"\"\"Optimized calculator for common VLSI calculations\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        # Pre-calculate powers of 2 (common in VLSI)\n",
    "        self._powers_of_2 = {i: 2**i for i in range(64)}\n",
    "\n",
    "        # Cache bit masks for common field sizes\n",
    "        self._bit_masks = {}\n",
    "        for width in range(1, 33):  # 1 to 32 bits\n",
    "            self._bit_masks[width] = (1 << width) - 1\n",
    "\n",
    "    def get_power_of_2(self, exponent):\n",
    "        \"\"\"Get 2^exponent with caching\"\"\"\n",
    "        if exponent in self._powers_of_2:\n",
    "            return self._powers_of_2[exponent]\n",
    "        else:\n",
    "            result = 2 ** exponent\n",
    "            self._powers_of_2[exponent] = result  # Cache for future use\n",
    "            return result\n",
    "\n",
    "    def get_bit_mask(self, width):\n",
    "        \"\"\"Get mask with 'width' bits set\"\"\"\n",
    "        if width in self._bit_masks:\n",
    "            return self._bit_masks[width]\n",
    "        else:\n",
    "            mask = (1 << width) - 1\n",
    "            self._bit_masks[width] = mask\n",
    "            return mask\n",
    "\n",
    "    def address_in_range(self, address, base, size):\n",
    "        \"\"\"Fast address range checking using bit operations\"\"\"\n",
    "        # For power-of-2 sizes, use bit masking\n",
    "        if size > 0 and (size & (size - 1)) == 0:  # Power of 2\n",
    "            mask = size - 1\n",
    "            return (address & ~mask) == base\n",
    "        else:\n",
    "            return base <= address < (base + size)\n",
    "\n",
    "# Demonstrate optimization\n",
    "calc = VLSICalculator()\n",
    "\n",
    "print(\"   Optimized VLSI calculations:\")\n",
    "\n",
    "# Power of 2 calculations\n",
    "for exp in [8, 16, 20, 8, 16]:  # Note: 8 and 16 repeated (cached)\n",
    "    power = calc.get_power_of_2(exp)\n",
    "    print(f\"     2^{exp:2d} = {power:8,} (cached lookup)\")\n",
    "\n",
    "# Bit mask generation\n",
    "for width in [8, 16, 24, 8]:  # Note: 8 repeated (cached)\n",
    "    mask = calc.get_bit_mask(width)\n",
    "    print(f\"     {width:2d}-bit mask: 0x{mask:08X}\")\n",
    "\n",
    "# Address range checking optimization\n",
    "base_addr = 0x10000000\n",
    "range_size = 0x00100000  # 1MB, power of 2\n",
    "test_addresses = [0x10000000, 0x10050000, 0x10100000, 0x20000000]\n",
    "\n",
    "print(f\"\\n   Address range checking:\")\n",
    "print(f\"     Base: 0x{base_addr:08X}, Size: 0x{range_size:08X}\")\n",
    "\n",
    "for addr in test_addresses:\n",
    "    in_range = calc.address_in_range(addr, base_addr, range_size)\n",
    "    print(f\"     0x{addr:08X}: {'IN' if in_range else 'OUT'}\")\n",
    "\n",
    "print(f\"\\nüèÜ OPTIMIZATION BENEFITS:\")\n",
    "print(\"‚úÖ **Memory Efficiency**: Bit packing reduces memory usage by 70%+\")\n",
    "print(\"‚úÖ **Speed**: Bit operations are 2-10x faster than arithmetic\")\n",
    "print(\"‚úÖ **Cache Performance**: Small integers cached, avoiding allocation\")\n",
    "print(\"‚úÖ **Scalability**: Optimizations become more important with large datasets\")\n",
    "print(\"‚úÖ **Power Efficiency**: Fewer CPU cycles = lower power consumption\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f4068a4d",
   "metadata": {},
   "source": [
    "## üõ†Ô∏è Professional Integer Handling\n",
    "\n",
    "Professional VLSI automation requires robust integer handling with proper validation, error checking, and documentation.\n",
    "\n",
    "### **Best Practices:**\n",
    "- **Input Validation**: Always validate integer inputs from external sources\n",
    "- **Range Checking**: Ensure values are within expected bounds\n",
    "- **Error Handling**: Graceful handling of conversion errors\n",
    "- **Documentation**: Clear comments explaining bit fields and ranges\n",
    "- **Type Hints**: Use type annotations for better code clarity\n",
    "\n",
    "### **Common Pitfalls to Avoid:**\n",
    "- **Integer Overflow**: Not an issue in Python, but consider target systems\n",
    "- **Implicit Conversions**: Be explicit about type conversions\n",
    "- **Magic Numbers**: Use named constants instead of raw numbers\n",
    "- **Bit Manipulation Errors**: Test edge cases thoroughly\n",
    "\n",
    "### **VLSI-Specific Considerations:**\n",
    "- **Tool Compatibility**: Some EDA tools have integer size limitations\n",
    "- **File Formats**: Different formats may require specific integer representations\n",
    "- **Performance**: Consider memory and speed implications for large datasets"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f984242b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# PROFESSIONAL INTEGER HANDLING FOR VLSI\n",
    "# =======================================\n",
    "# Production-ready integer handling with validation and error checking\n",
    "\n",
    "print(\"üõ†Ô∏è PROFESSIONAL INTEGER HANDLING FOR VLSI\")\n",
    "print(\"=\" * 50)\n",
    "\n",
    "# =============================================================================\n",
    "# ROBUST INTEGER VALIDATION\n",
    "# =============================================================================\n",
    "\n",
    "print(\"\\n‚úÖ ROBUST INTEGER VALIDATION:\")\n",
    "\n",
    "from typing import Optional, Union\n",
    "import logging\n",
    "\n",
    "class VLSIIntegerValidator:\n",
    "    \"\"\"Professional integer validation for VLSI parameters\"\"\"\n",
    "\n",
    "    @staticmethod\n",
    "    def validate_instance_count(count: Union[int, str], max_count: int = 10_000_000) -> int:\n",
    "        \"\"\"Validate instance count with proper error handling\"\"\"\n",
    "\n",
    "        # Convert to integer if needed\n",
    "        if isinstance(count, str):\n",
    "            try:\n",
    "                count = int(count.replace(',', '').replace('_', ''))\n",
    "            except ValueError:\n",
    "                raise ValueError(f\"Invalid instance count format: '{count}'\")\n",
    "\n",
    "        # Type checking\n",
    "        if not isinstance(count, int):\n",
    "            raise TypeError(f\"Instance count must be integer, got {type(count).__name__}\")\n",
    "\n",
    "        # Range validation\n",
    "        if count < 0:\n",
    "            raise ValueError(f\"Instance count cannot be negative: {count}\")\n",
    "\n",
    "        if count > max_count:\n",
    "            raise ValueError(f\"Instance count {count:,} exceeds maximum {max_count:,}\")\n",
    "\n",
    "        # Performance warning for large counts\n",
    "        if count > 1_000_000:\n",
    "            print(f\"   ‚ö†Ô∏è Warning: Large instance count {count:,} may impact performance\")\n",
    "\n",
    "        return count\n",
    "\n",
    "    @staticmethod\n",
    "    def validate_bit_width(width: int, max_width: int = 64) -> int:\n",
    "        \"\"\"Validate bit width for registers and buses\"\"\"\n",
    "\n",
    "        if not isinstance(width, int):\n",
    "            raise TypeError(f\"Bit width must be integer, got {type(width).__name__}\")\n",
    "\n",
    "        if width <= 0:\n",
    "            raise ValueError(f\"Bit width must be positive: {width}\")\n",
    "\n",
    "        if width > max_width:\n",
    "            raise ValueError(f\"Bit width {width} exceeds maximum {max_width}\")\n",
    "\n",
    "        # Check for power-of-2 alignment (often preferred in VLSI)\n",
    "        if width > 1 and not (width & (width - 1)) == 0:\n",
    "            print(f\"   üí° Note: Bit width {width} is not power-of-2\")\n",
    "\n",
    "        return width\n",
    "\n",
    "    @staticmethod\n",
    "    def validate_address(address: Union[int, str],\n",
    "                        base: int = 0,\n",
    "                        size: int = 2**32,\n",
    "                        alignment: int = 1) -> int:\n",
    "        \"\"\"Validate memory address with alignment checking\"\"\"\n",
    "\n",
    "        # Handle hex string addresses\n",
    "        if isinstance(address, str):\n",
    "            try:\n",
    "                if address.lower().startswith('0x'):\n",
    "                    address = int(address, 16)\n",
    "                else:\n",
    "                    address = int(address)\n",
    "            except ValueError:\n",
    "                raise ValueError(f\"Invalid address format: '{address}'\")\n",
    "\n",
    "        if not isinstance(address, int):\n",
    "            raise TypeError(f\"Address must be integer, got {type(address).__name__}\")\n",
    "\n",
    "        if address < base:\n",
    "            raise ValueError(f\"Address 0x{address:X} below base 0x{base:X}\")\n",
    "\n",
    "        if address >= (base + size):\n",
    "            raise ValueError(f\"Address 0x{address:X} above range 0x{base:X}-0x{base+size-1:X}\")\n",
    "\n",
    "        # Alignment checking\n",
    "        if address % alignment != 0:\n",
    "            aligned_addr = (address // alignment) * alignment\n",
    "            raise ValueError(f\"Address 0x{address:X} not {alignment}-byte aligned. \"\n",
    "                           f\"Nearest aligned: 0x{aligned_addr:X}\")\n",
    "\n",
    "        return address\n",
    "\n",
    "# Demonstrate robust validation\n",
    "print(\"   Integer validation examples:\")\n",
    "\n",
    "# Test instance count validation\n",
    "test_counts = [\"125,000\", \"1_500_000\", \"-100\", \"invalid\", 50_000_000]\n",
    "\n",
    "for count in test_counts:\n",
    "    try:\n",
    "        validated = VLSIIntegerValidator.validate_instance_count(count)\n",
    "        print(f\"     ‚úÖ Count '{count}' ‚Üí {validated:,}\")\n",
    "    except (ValueError, TypeError) as e:\n",
    "        print(f\"     ‚ùå Count '{count}' ‚Üí Error: {e}\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Test bit width validation\n",
    "test_widths = [8, 16, 32, 64, 7, 33, 0, -1]\n",
    "\n",
    "for width in test_widths:\n",
    "    try:\n",
    "        validated = VLSIIntegerValidator.validate_bit_width(width)\n",
    "        print(f\"     ‚úÖ Width {width} ‚Üí Valid\")\n",
    "    except (ValueError, TypeError) as e:\n",
    "        print(f\"     ‚ùå Width {width} ‚Üí Error: {e}\")\n",
    "\n",
    "print()\n",
    "\n",
    "# Test address validation\n",
    "test_addresses = [\"0x1000\", \"0x2004\", \"0x1001\", 0xFFFFFFFF, \"invalid\"]\n",
    "base_addr = 0x1000\n",
    "addr_range = 0x1000\n",
    "alignment = 4\n",
    "\n",
    "for addr in test_addresses:\n",
    "    try:\n",
    "        validated = VLSIIntegerValidator.validate_address(addr, base_addr, addr_range, alignment)\n",
    "        print(f\"     ‚úÖ Address '{addr}' ‚Üí 0x{validated:X}\")\n",
    "    except (ValueError, TypeError) as e:\n",
    "        print(f\"     ‚ùå Address '{addr}' ‚Üí Error: {e}\")\n",
    "\n",
    "# =============================================================================\n",
    "# NAMED CONSTANTS AND ENUMERATIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüìõ NAMED CONSTANTS AND ENUMERATIONS:\")\n",
    "\n",
    "from enum import IntEnum, IntFlag\n",
    "\n",
    "# Define named constants for common VLSI values\n",
    "class ProcessNode(IntEnum):\n",
    "    \"\"\"Process node definitions in nanometers\"\"\"\n",
    "    NM_180 = 180\n",
    "    NM_130 = 130\n",
    "    NM_90 = 90\n",
    "    NM_65 = 65\n",
    "    NM_45 = 45\n",
    "    NM_32 = 32\n",
    "    NM_22 = 22\n",
    "    NM_16 = 16\n",
    "    NM_14 = 14\n",
    "    NM_10 = 10\n",
    "    NM_7 = 7\n",
    "    NM_5 = 5\n",
    "    NM_3 = 3\n",
    "\n",
    "class DesignFlags(IntFlag):\n",
    "    \"\"\"Design status flags using IntFlag for bitwise operations\"\"\"\n",
    "    NONE = 0\n",
    "    SYNTHESIS_DONE = 1\n",
    "    PLACEMENT_DONE = 2\n",
    "    ROUTING_DONE = 4\n",
    "    TIMING_CLEAN = 8\n",
    "    POWER_OK = 16\n",
    "    DRC_CLEAN = 32\n",
    "    LVS_CLEAN = 64\n",
    "\n",
    "    # Composite flags\n",
    "    PHYSICAL_DONE = PLACEMENT_DONE | ROUTING_DONE\n",
    "    VERIFICATION_CLEAN = DRC_CLEAN | LVS_CLEAN\n",
    "    SIGNOFF_READY = TIMING_CLEAN | POWER_OK | VERIFICATION_CLEAN\n",
    "\n",
    "# Demonstrate named constants\n",
    "print(\"   Process node enumeration:\")\n",
    "for node in ProcessNode:\n",
    "    print(f\"     {node.name}: {node.value} nm\")\n",
    "\n",
    "print(f\"\\n   Design flags demonstration:\")\n",
    "current_status = DesignFlags.SYNTHESIS_DONE | DesignFlags.PLACEMENT_DONE\n",
    "\n",
    "print(f\"     Current status: {current_status}\")\n",
    "print(f\"     Status names: {current_status.name}\")\n",
    "print(f\"     Physical done: {DesignFlags.PHYSICAL_DONE in current_status}\")\n",
    "print(f\"     Signoff ready: {DesignFlags.SIGNOFF_READY in current_status}\")\n",
    "\n",
    "# Add more flags\n",
    "current_status |= DesignFlags.ROUTING_DONE | DesignFlags.TIMING_CLEAN\n",
    "print(f\"     Updated status: {current_status}\")\n",
    "print(f\"     Physical done now: {DesignFlags.PHYSICAL_DONE in current_status}\")\n",
    "\n",
    "# =============================================================================\n",
    "# COMPREHENSIVE VLSI INTEGER TOOLKIT\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüß∞ COMPREHENSIVE VLSI INTEGER TOOLKIT:\")\n",
    "\n",
    "class VLSIIntegerToolkit:\n",
    "    \"\"\"Complete toolkit for VLSI integer operations\"\"\"\n",
    "\n",
    "    # Standard bit widths\n",
    "    STANDARD_WIDTHS = [1, 2, 4, 8, 16, 32, 64]\n",
    "\n",
    "    # Common bus widths in VLSI\n",
    "    BUS_WIDTHS = {\n",
    "        'address_32': 32,\n",
    "        'address_64': 64,\n",
    "        'data_byte': 8,\n",
    "        'data_word': 32,\n",
    "        'data_dword': 64,\n",
    "        'axi_id': 4,\n",
    "        'axi_burst': 2,\n",
    "    }\n",
    "\n",
    "    @classmethod\n",
    "    def calculate_bus_width(cls, max_value: int) -> int:\n",
    "        \"\"\"Calculate minimum bus width for given maximum value\"\"\"\n",
    "        if max_value <= 0:\n",
    "            return 1\n",
    "        return max_value.bit_length()\n",
    "\n",
    "    @classmethod\n",
    "    def next_power_of_2(cls, value: int) -> int:\n",
    "        \"\"\"Find next power of 2 >= value\"\"\"\n",
    "        if value <= 0:\n",
    "            return 1\n",
    "        return 1 << (value - 1).bit_length()\n",
    "\n",
    "    @classmethod\n",
    "    def is_power_of_2(cls, value: int) -> bool:\n",
    "        \"\"\"Check if value is power of 2\"\"\"\n",
    "        return value > 0 and (value & (value - 1)) == 0\n",
    "\n",
    "    @classmethod\n",
    "    def encode_fixed_point(cls, value: float, integer_bits: int, fraction_bits: int) -> int:\n",
    "        \"\"\"Encode floating point as fixed point integer\"\"\"\n",
    "        scale_factor = 1 << fraction_bits\n",
    "        scaled_value = int(value * scale_factor)\n",
    "\n",
    "        # Check for overflow\n",
    "        max_value = (1 << (integer_bits + fraction_bits - 1)) - 1\n",
    "        min_value = -(1 << (integer_bits + fraction_bits - 1))\n",
    "\n",
    "        if scaled_value > max_value or scaled_value < min_value:\n",
    "            raise ValueError(f\"Value {value} overflows {integer_bits}.{fraction_bits} fixed point\")\n",
    "\n",
    "        return scaled_value\n",
    "\n",
    "    @classmethod\n",
    "    def decode_fixed_point(cls, encoded: int, fraction_bits: int) -> float:\n",
    "        \"\"\"Decode fixed point integer to floating point\"\"\"\n",
    "        scale_factor = 1 << fraction_bits\n",
    "        return encoded / scale_factor\n",
    "\n",
    "# Demonstrate toolkit\n",
    "toolkit = VLSIIntegerToolkit()\n",
    "\n",
    "print(\"   Bus width calculations:\")\n",
    "test_values = [255, 1023, 4095, 65535, 1000000]\n",
    "for value in test_values:\n",
    "    width = toolkit.calculate_bus_width(value)\n",
    "    next_pow2 = toolkit.next_power_of_2(width)\n",
    "    print(f\"     Max value {value:7,} ‚Üí {width:2d} bits (next pow2: {next_pow2:2d})\")\n",
    "\n",
    "print(f\"\\n   Power of 2 checking:\")\n",
    "test_powers = [1, 2, 4, 7, 8, 15, 16, 32, 63, 64]\n",
    "for val in test_powers:\n",
    "    is_pow2 = toolkit.is_power_of_2(val)\n",
    "    print(f\"     {val:2d}: {'‚úÖ' if is_pow2 else '‚ùå'}\")\n",
    "\n",
    "print(f\"\\n   Fixed-point encoding:\")\n",
    "test_floats = [1.5, 3.14159, -2.75, 0.125]\n",
    "for val in test_floats:\n",
    "    try:\n",
    "        encoded = toolkit.encode_fixed_point(val, 8, 8)  # 8.8 fixed point\n",
    "        decoded = toolkit.decode_fixed_point(encoded, 8)\n",
    "        print(f\"     {val:7.5f} ‚Üí 0x{encoded:04X} ‚Üí {decoded:7.5f}\")\n",
    "    except ValueError as e:\n",
    "        print(f\"     {val:7.5f} ‚Üí Error: {e}\")\n",
    "\n",
    "print(f\"\\nüèÜ PROFESSIONAL INTEGER HANDLING BENEFITS:\")\n",
    "print(\"‚úÖ **Input Validation**: Catch errors early with comprehensive checking\")\n",
    "print(\"‚úÖ **Named Constants**: Improve code readability and maintainability\")\n",
    "print(\"‚úÖ **Type Safety**: Use enums and type hints for better code quality\")\n",
    "print(\"‚úÖ **Error Handling**: Graceful failure with informative error messages\")\n",
    "print(\"‚úÖ **Performance**: Optimized operations for common VLSI calculations\")\n",
    "print(\"‚úÖ **Compatibility**: Handle various input formats and edge cases\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d09406a0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# =============================================================================\n",
    "# DICTIONARIES - KEY-VALUE MAPPINGS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüóÇÔ∏è DICTIONARIES - KEY-VALUE MAPPINGS:\")\n",
    "\n",
    "# Cell library mapping\n",
    "cell_library = {\n",
    "    'AND2X1': {'area': 2.5, 'power': 0.12, 'delay': 0.08},\n",
    "    'OR2X1': {'area': 2.7, 'power': 0.14, 'delay': 0.09},\n",
    "    'INVX1': {'area': 1.2, 'power': 0.06, 'delay': 0.05},\n",
    "    'DFFX1': {'area': 8.1, 'power': 0.45, 'delay': 0.15}\n",
    "}\n",
    "\n",
    "print(f\"   Cell library ({len(cell_library)} cells):\")\n",
    "for cell_name, properties in cell_library.items():\n",
    "    print(f\"     {cell_name}: area={properties['area']}, power={properties['power']}, delay={properties['delay']}\")\n",
    "\n",
    "# Design metrics dictionary\n",
    "design_metrics = {\n",
    "    'design_name': 'cpu_core_v3',\n",
    "    'frequency': 2500.0,  # MHz\n",
    "    'power': 1850.5,      # mW\n",
    "    'area': 3.2,          # mm¬≤\n",
    "    'gates': 125000,\n",
    "    'instances': {\n",
    "        'logic_gates': 98000,\n",
    "        'memory_cells': 25000,\n",
    "        'io_cells': 2000\n",
    "    }\n",
    "}\n",
    "\n",
    "print(f\"\\n   Design metrics:\")\n",
    "print(f\"     Design: {design_metrics['design_name']}\")\n",
    "print(f\"     Frequency: {design_metrics['frequency']} MHz\")\n",
    "print(f\"     Power: {design_metrics['power']} mW\")\n",
    "print(f\"     Area: {design_metrics['area']} mm¬≤\")\n",
    "print(f\"     Total instances: {sum(design_metrics['instances'].values()):,}\")\n",
    "\n",
    "# =============================================================================\n",
    "# SETS - UNIQUE COLLECTIONS\n",
    "# =============================================================================\n",
    "\n",
    "print(f\"\\nüéØ SETS - UNIQUE COLLECTIONS:\")\n",
    "\n",
    "# Unique clock domains\n",
    "clock_domains = set()\n",
    "clock_domains.add('main_clk')\n",
    "clock_domains.add('mem_clk')\n",
    "clock_domains.add('io_clk')\n",
    "clock_domains.add('main_clk')  # Duplicate - will be ignored\n",
    "\n",
    "print(f\"   Clock domains: {clock_domains}\")\n",
    "print(f\"   Number of unique domains: {len(clock_domains)}\")\n",
    "\n",
    "# Violated instances (unique)\n",
    "violated_instances = {\n",
    "    'cpu/alu/adder_0',\n",
    "    'cpu/alu/shifter_1',\n",
    "    'cpu/decode/inst_reg',\n",
    "    'cpu/alu/adder_0',  # Duplicate\n",
    "    'mem/ctrl/state_reg'\n",
    "}\n",
    "\n",
    "print(f\"\\n   Violated instances: {violated_instances}\")\n",
    "print(f\"   Unique violations: {len(violated_instances)}\")\n",
    "\n",
    "# Set operations for analysis\n",
    "all_instances = {\n",
    "    'cpu/alu/adder_0', 'cpu/alu/adder_1', 'cpu/alu/shifter_1',\n",
    "    'cpu/decode/inst_reg', 'cpu/decode/pc_reg', 'mem/ctrl/state_reg',\n",
    "    'mem/ctrl/addr_reg', 'io/uart/tx_reg'\n",
    "}\n",
    "\n",
    "clean_instances = all_instances - violated_instances\n",
    "print(f\"\\n   Total instances: {len(all_instances)}\")\n",
    "print(f\"   Clean instances: {len(clean_instances)}\")\n",
    "print(f\"   Violation rate: {len(violated_instances)/len(all_instances)*100:.1f}%\")\n",
    "\n",
    "print(f\"\\nüèÜ COLLECTION ADVANTAGES IN PYTHON:\")\n",
    "print(\"‚úÖ **Rich Operations**: Comprehensive methods for data manipulation\")\n",
    "print(\"‚úÖ **Memory Efficient**: Optimized storage for large VLSI datasets\")\n",
    "print(\"‚úÖ **Type Flexibility**: Mixed data types in collections\")\n",
    "print(\"‚úÖ **Easy Iteration**: Simple loops and comprehensions\")\n",
    "print(\"‚úÖ **Built-in Functions**: min, max, sum, len work seamlessly\")\n",
    "\n",
    "print(\"\\n\" + \"=\"*60)\n",
    "print(\"üéì CHAPTER 5 COMPLETE: DATA TYPE MASTERY ACHIEVED!\")\n",
    "print(\"=\"*60)\n",
    "print(\"‚úÖ **Numeric Types**: Integer, float, complex for VLSI calculations\")\n",
    "print(\"‚úÖ **String Processing**: Parsing, validation, formatting\")\n",
    "print(\"‚úÖ **Boolean Logic**: Design rules and flow control\")\n",
    "print(\"‚úÖ **Collections**: Lists, tuples, dicts, sets for complex data\")\n",
    "print(\"‚úÖ **Type Safety**: Conversion and validation techniques\")\n",
    "print(\"\\nüöÄ **Ready for Chapter 6: Control Flow and Decision Making!**\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
