#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561a576e66d0 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x561a57740000_0 .var "clk", 0 0;
v0x561a577400c0_0 .var "op", 2 0;
v0x561a577401d0_0 .net "opcode", 5 0, L_0x561a57750f30;  1 drivers
v0x561a57740270_0 .var "reset", 0 0;
v0x561a57740310_0 .var "s_abs", 0 0;
v0x561a57740450_0 .var "s_inc", 0 0;
v0x561a57740540_0 .var "s_inm", 0 0;
v0x561a57740630_0 .var "we3", 0 0;
v0x561a57740720_0 .var "wez", 0 0;
v0x561a577407c0_0 .net "z", 0 0, v0x561a5773afa0_0;  1 drivers
S_0x561a576e69b0 .scope module, "microc" "microc" 2 10, 3 1 0, S_0x561a576e66d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x561a5773ecf0_0 .net "alu_out", 7 0, v0x561a5773a780_0;  1 drivers
v0x561a5773ee00_0 .net "clk", 0 0, v0x561a57740000_0;  1 drivers
v0x561a5773eec0_0 .net "inm", 7 0, L_0x561a577511a0;  1 drivers
v0x561a5773ef90_0 .net "instruction", 15 0, L_0x561a57715e50;  1 drivers
v0x561a5773f060_0 .net "mux_out", 9 0, L_0x561a57740ab0;  1 drivers
v0x561a5773f150_0 .net "op", 2 0, v0x561a577400c0_0;  1 drivers
v0x561a5773f1f0_0 .net "opcode", 5 0, L_0x561a57750f30;  alias, 1 drivers
v0x561a5773f2b0_0 .net "pc_in", 9 0, L_0x561a577408b0;  1 drivers
v0x561a5773f3c0_0 .net "pc_out", 9 0, v0x561a57715fc0_0;  1 drivers
v0x561a5773f510_0 .net "rd1", 7 0, L_0x561a577518d0;  1 drivers
v0x561a5773f5d0_0 .net "rd2", 7 0, L_0x561a57751fe0;  1 drivers
v0x561a5773f6e0_0 .net "reset", 0 0, v0x561a57740270_0;  1 drivers
v0x561a5773f7d0_0 .net "s_abs", 0 0, v0x561a57740310_0;  1 drivers
v0x561a5773f870_0 .net "s_inc", 0 0, v0x561a57740450_0;  1 drivers
v0x561a5773f910_0 .net "s_inm", 0 0, v0x561a57740540_0;  1 drivers
v0x561a5773f9b0_0 .net "sum_out", 9 0, L_0x561a57750ce0;  1 drivers
v0x561a5773faa0_0 .net "variableBasura", 7 0, L_0x561a57751350;  1 drivers
v0x561a5773fb40_0 .net "wd3", 7 0, L_0x561a57751290;  1 drivers
v0x561a5773fc50_0 .net "we3", 0 0, v0x561a57740630_0;  1 drivers
v0x561a5773fcf0_0 .net "wez", 0 0, v0x561a57740720_0;  1 drivers
v0x561a5773fd90_0 .net "z", 0 0, v0x561a5773afa0_0;  alias, 1 drivers
v0x561a5773fe30_0 .net "zalu", 0 0, L_0x561a57752610;  1 drivers
L_0x561a57740970 .part L_0x561a57715e50, 0, 10;
L_0x561a57740b90 .part L_0x561a57715e50, 0, 10;
L_0x561a57750f30 .part L_0x561a57715e50, 10, 6;
L_0x561a577511a0 .part L_0x561a57715e50, 4, 8;
L_0x561a57751350 .part L_0x561a57715e50, 4, 8;
L_0x561a57752130 .part L_0x561a57751350, 4, 4;
L_0x561a57752260 .part L_0x561a57751350, 0, 4;
L_0x561a57752300 .part L_0x561a57715e50, 0, 4;
S_0x561a576ed0a0 .scope module, "PC" "registro" 3 11, 4 35 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x561a576ed370 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x561a57714d20_0 .net "clk", 0 0, v0x561a57740000_0;  alias, 1 drivers
v0x561a57714dc0_0 .net "d", 9 0, L_0x561a577408b0;  alias, 1 drivers
v0x561a57715fc0_0 .var "q", 9 0;
v0x561a57716060_0 .net "reset", 0 0, v0x561a57740270_0;  alias, 1 drivers
E_0x561a576b8b20 .event posedge, v0x561a57716060_0, v0x561a57714d20_0;
S_0x561a5773a210 .scope module, "alu" "alu" 3 30, 5 1 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x561a57752610 .functor NOT 1, L_0x561a57752570, C4<0>, C4<0>, C4<0>;
v0x561a5773a420_0 .net *"_s3", 0 0, L_0x561a57752570;  1 drivers
v0x561a5773a500_0 .net "a", 7 0, L_0x561a577518d0;  alias, 1 drivers
v0x561a5773a5e0_0 .net "b", 7 0, L_0x561a57751fe0;  alias, 1 drivers
v0x561a5773a6a0_0 .net "op", 2 0, v0x561a577400c0_0;  alias, 1 drivers
v0x561a5773a780_0 .var "s", 7 0;
v0x561a5773a8b0_0 .net "y", 7 0, v0x561a5773a780_0;  alias, 1 drivers
v0x561a5773a990_0 .net "zero", 0 0, L_0x561a57752610;  alias, 1 drivers
E_0x561a576ed760 .event edge, v0x561a5773a6a0_0, v0x561a5773a5e0_0, v0x561a5773a500_0;
L_0x561a57752570 .reduce/or v0x561a5773a780_0;
S_0x561a5773aaf0 .scope module, "ffz" "ffd" 3 32, 4 56 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x561a5773acf0_0 .net "carga", 0 0, v0x561a57740720_0;  alias, 1 drivers
v0x561a5773adb0_0 .net "clk", 0 0, v0x561a57740000_0;  alias, 1 drivers
v0x561a5773aea0_0 .net "d", 0 0, L_0x561a57752610;  alias, 1 drivers
v0x561a5773afa0_0 .var "q", 0 0;
v0x561a5773b040_0 .net "reset", 0 0, v0x561a57740270_0;  alias, 1 drivers
S_0x561a5773b180 .scope module, "memory" "memprog" 3 19, 6 3 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x561a57715e50 .functor BUFZ 16, L_0x561a57751060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561a5773b3c0_0 .net *"_s0", 15 0, L_0x561a57751060;  1 drivers
v0x561a5773b4c0_0 .net *"_s2", 11 0, L_0x561a57751100;  1 drivers
L_0x7f6121d14060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a5773b5a0_0 .net *"_s5", 1 0, L_0x7f6121d14060;  1 drivers
v0x561a5773b660_0 .net "a", 9 0, v0x561a57715fc0_0;  alias, 1 drivers
v0x561a5773b750_0 .net "clk", 0 0, v0x561a57740000_0;  alias, 1 drivers
v0x561a5773b890 .array "mem", 1023 0, 15 0;
v0x561a5773b930_0 .net "rd", 15 0, L_0x561a57715e50;  alias, 1 drivers
L_0x561a57751060 .array/port v0x561a5773b890, L_0x561a57751100;
L_0x561a57751100 .concat [ 10 2 0 0], v0x561a57715fc0_0, L_0x7f6121d14060;
S_0x561a5773ba90 .scope module, "muxINM" "mux2" 3 23, 4 46 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x561a5773bcb0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x561a5773bd50_0 .net "d0", 7 0, v0x561a5773a780_0;  alias, 1 drivers
v0x561a5773be10_0 .net "d1", 7 0, L_0x561a577511a0;  alias, 1 drivers
v0x561a5773bed0_0 .net "s", 0 0, v0x561a57740540_0;  alias, 1 drivers
v0x561a5773bfa0_0 .net "y", 7 0, L_0x561a57751290;  alias, 1 drivers
L_0x561a57751290 .functor MUXZ 8, v0x561a5773a780_0, L_0x561a577511a0, v0x561a57740540_0, C4<>;
S_0x561a5773c130 .scope module, "muxPC" "mux2" 3 13, 4 46 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x561a5773c300 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x561a5773c3d0_0 .net "d0", 9 0, L_0x561a57750ce0;  alias, 1 drivers
v0x561a5773c4d0_0 .net "d1", 9 0, L_0x561a57740970;  1 drivers
v0x561a5773c5b0_0 .net "s", 0 0, v0x561a57740310_0;  alias, 1 drivers
v0x561a5773c680_0 .net "y", 9 0, L_0x561a577408b0;  alias, 1 drivers
L_0x561a577408b0 .functor MUXZ 10, L_0x561a57750ce0, L_0x561a57740970, v0x561a57740310_0, C4<>;
S_0x561a5773c800 .scope module, "muxSUM" "mux2" 3 14, 4 46 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x561a5773c9d0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x561a5773caa0_0 .net "d0", 9 0, L_0x561a57740b90;  1 drivers
L_0x7f6121d14018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561a5773cba0_0 .net "d1", 9 0, L_0x7f6121d14018;  1 drivers
v0x561a5773cc80_0 .net "s", 0 0, v0x561a57740450_0;  alias, 1 drivers
v0x561a5773cd50_0 .net "y", 9 0, L_0x561a57740ab0;  alias, 1 drivers
L_0x561a57740ab0 .functor MUXZ 10, L_0x561a57740b90, L_0x7f6121d14018, v0x561a57740450_0, C4<>;
S_0x561a5773cee0 .scope module, "register" "regfile" 3 28, 4 4 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x561a5773d210_0 .net *"_s0", 31 0, L_0x561a577513f0;  1 drivers
v0x561a5773d310_0 .net *"_s10", 5 0, L_0x561a577516c0;  1 drivers
L_0x7f6121d14138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a5773d3f0_0 .net *"_s13", 1 0, L_0x7f6121d14138;  1 drivers
L_0x7f6121d14180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773d4b0_0 .net/2u *"_s14", 7 0, L_0x7f6121d14180;  1 drivers
v0x561a5773d590_0 .net *"_s18", 31 0, L_0x561a57751a60;  1 drivers
L_0x7f6121d141c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773d6c0_0 .net *"_s21", 27 0, L_0x7f6121d141c8;  1 drivers
L_0x7f6121d14210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773d7a0_0 .net/2u *"_s22", 31 0, L_0x7f6121d14210;  1 drivers
v0x561a5773d880_0 .net *"_s24", 0 0, L_0x561a57751b90;  1 drivers
v0x561a5773d940_0 .net *"_s26", 7 0, L_0x561a57751cd0;  1 drivers
v0x561a5773da20_0 .net *"_s28", 5 0, L_0x561a57751dc0;  1 drivers
L_0x7f6121d140a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773db00_0 .net *"_s3", 27 0, L_0x7f6121d140a8;  1 drivers
L_0x7f6121d14258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561a5773dbe0_0 .net *"_s31", 1 0, L_0x7f6121d14258;  1 drivers
L_0x7f6121d142a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773dcc0_0 .net/2u *"_s32", 7 0, L_0x7f6121d142a0;  1 drivers
L_0x7f6121d140f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561a5773dda0_0 .net/2u *"_s4", 31 0, L_0x7f6121d140f0;  1 drivers
v0x561a5773de80_0 .net *"_s6", 0 0, L_0x561a577514e0;  1 drivers
v0x561a5773df40_0 .net *"_s8", 7 0, L_0x561a57751620;  1 drivers
v0x561a5773e020_0 .net "clk", 0 0, v0x561a57740000_0;  alias, 1 drivers
v0x561a5773e0c0_0 .net "ra1", 3 0, L_0x561a57752130;  1 drivers
v0x561a5773e1a0_0 .net "ra2", 3 0, L_0x561a57752260;  1 drivers
v0x561a5773e280_0 .net "rd1", 7 0, L_0x561a577518d0;  alias, 1 drivers
v0x561a5773e340_0 .net "rd2", 7 0, L_0x561a57751fe0;  alias, 1 drivers
v0x561a5773e410 .array "regb", 15 0, 7 0;
v0x561a5773e4b0_0 .net "wa3", 3 0, L_0x561a57752300;  1 drivers
v0x561a5773e590_0 .net "wd3", 7 0, L_0x561a57751290;  alias, 1 drivers
v0x561a5773e680_0 .net "we3", 0 0, v0x561a57740630_0;  alias, 1 drivers
E_0x561a576ee070 .event posedge, v0x561a57714d20_0;
L_0x561a577513f0 .concat [ 4 28 0 0], L_0x561a57752130, L_0x7f6121d140a8;
L_0x561a577514e0 .cmp/ne 32, L_0x561a577513f0, L_0x7f6121d140f0;
L_0x561a57751620 .array/port v0x561a5773e410, L_0x561a577516c0;
L_0x561a577516c0 .concat [ 4 2 0 0], L_0x561a57752130, L_0x7f6121d14138;
L_0x561a577518d0 .functor MUXZ 8, L_0x7f6121d14180, L_0x561a57751620, L_0x561a577514e0, C4<>;
L_0x561a57751a60 .concat [ 4 28 0 0], L_0x561a57752260, L_0x7f6121d141c8;
L_0x561a57751b90 .cmp/ne 32, L_0x561a57751a60, L_0x7f6121d14210;
L_0x561a57751cd0 .array/port v0x561a5773e410, L_0x561a57751dc0;
L_0x561a57751dc0 .concat [ 4 2 0 0], L_0x561a57752260, L_0x7f6121d14258;
L_0x561a57751fe0 .functor MUXZ 8, L_0x7f6121d142a0, L_0x561a57751cd0, L_0x561a57751b90, C4<>;
S_0x561a5773e820 .scope module, "sum" "sum" 3 15, 4 28 0, S_0x561a576e69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x561a5773e9c0_0 .net "a", 9 0, v0x561a57715fc0_0;  alias, 1 drivers
v0x561a5773eaf0_0 .net "b", 9 0, L_0x561a57740ab0;  alias, 1 drivers
v0x561a5773ebb0_0 .net "y", 9 0, L_0x561a57750ce0;  alias, 1 drivers
L_0x561a57750ce0 .arith/sum 10, v0x561a57715fc0_0, L_0x561a57740ab0;
    .scope S_0x561a576ed0a0;
T_0 ;
    %wait E_0x561a576b8b20;
    %load/vec4 v0x561a57716060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561a57715fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561a57714dc0_0;
    %assign/vec4 v0x561a57715fc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561a5773b180;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x561a5773b890 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561a5773cee0;
T_2 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x561a5773e410 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x561a5773cee0;
T_3 ;
    %wait E_0x561a576ee070;
    %load/vec4 v0x561a5773e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561a5773e590_0;
    %load/vec4 v0x561a5773e4b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561a5773e410, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561a5773a210;
T_4 ;
    %wait E_0x561a576ed760;
    %load/vec4 v0x561a5773a6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x561a5773a500_0;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x561a5773a500_0;
    %inv;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x561a5773a500_0;
    %load/vec4 v0x561a5773a5e0_0;
    %add;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x561a5773a500_0;
    %load/vec4 v0x561a5773a5e0_0;
    %sub;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x561a5773a500_0;
    %load/vec4 v0x561a5773a5e0_0;
    %and;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x561a5773a500_0;
    %load/vec4 v0x561a5773a5e0_0;
    %or;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x561a5773a500_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x561a5773a5e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x561a5773a780_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561a5773aaf0;
T_5 ;
    %wait E_0x561a576b8b20;
    %load/vec4 v0x561a5773b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561a5773afa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561a5773acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561a5773aea0_0;
    %assign/vec4 v0x561a5773afa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561a576e66d0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740000_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740000_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561a576e66d0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740270_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740270_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x561a576e66d0;
T_8 ;
    %vpi_call 2 30 "$monitor", "tiempo=%0d z=b s_abs=%b wez=%b reset=%b s_inc=%b we3=%b op=%0d clk=%b s_inm=%b opcode=%0d", $time, v0x561a57740000_0, v0x561a57740310_0, v0x561a57740450_0, v0x561a57740540_0, v0x561a57740720_0, v0x561a57740270_0, v0x561a577400c0_0, v0x561a577407c0_0, v0x561a577401d0_0 {0 0 0};
    %vpi_call 2 31 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %load/vec4 v0x561a577407c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
T_8.0 ;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %load/vec4 v0x561a577407c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
T_8.2 ;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561a57740720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561a577400c0_0, 0, 3;
    %delay 4000, 0;
    %vpi_call 2 184 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./microc_tb.v";
    "./microc.v";
    "./componentes.v";
    "./alu.v";
    "./memprog.v";
