
---------- Begin Simulation Statistics ----------
final_tick                                11789754375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    306                       # Simulator instruction rate (inst/s)
host_mem_usage                                7376292                       # Number of bytes of host memory used
host_op_rate                                      313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24051.72                       # Real time elapsed on the host
host_tick_rate                                 337689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7349950                       # Number of instructions simulated
sim_ops                                       7524112                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008122                       # Number of seconds simulated
sim_ticks                                  8121989375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.397982                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  283358                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               290928                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                401                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2750                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            289620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2287                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3162                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              875                       # Number of indirect misses.
system.cpu.branchPred.lookups                  307920                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6168                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          535                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1812571                       # Number of instructions committed
system.cpu.committedOps                       1837826                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.360061                       # CPI: cycles per instruction
system.cpu.discardedOps                          7706                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             923390                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68524                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           558670                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1878589                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      383                       # number of quiesce instructions executed
system.cpu.numCycles                          6090350                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       383                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1199460     65.27%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                    861      0.05%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68796      3.74%     69.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                568709     30.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1837826                       # Class of committed instruction
system.cpu.quiesceCycles                      6904833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4211761                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        524213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              173721                       # Transaction distribution
system.membus.trans_dist::ReadResp             174181                       # Transaction distribution
system.membus.trans_dist::WriteReq              91869                       # Transaction distribution
system.membus.trans_dist::WriteResp             91869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          212                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict              142                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           172                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       261645                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        261645                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       524131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       532069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       523290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       523290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1056017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        33984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47202                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16810770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789581                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005848                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              789581                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1318053269                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8008375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              612406                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1563625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5912455                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1049171640                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1451250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       357482                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       357482                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1083604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17245362                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1832020000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1479990027                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    911210000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8068959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6051719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14120678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8068959                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6051719                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14120678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8068959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14120678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6051719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28241357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6051719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14120678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20172398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6051719                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2080771                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8132490                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6051719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20172398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2080771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28304888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       173325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       173325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       512000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       523290                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       321023                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       321023    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       321023                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    726008125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    954939000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    683383312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24206877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    707590189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24206877                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16159095                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     40365973                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    707590189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40365973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    747956162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20119552                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10944512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3825664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       342016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2390016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8068959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1799377877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    669723605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2477170441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1008619886                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1347516168                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2356136054                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8068959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807997763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2017239773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4833306495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     23956692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2017240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     25973932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10086199                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8068959                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18155158                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     34042891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10086199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     44129090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31275096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8068959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39344055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8068959                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16137918                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24206877                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39344055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16137918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8068959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63550933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18496                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18496                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          289                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          310                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2277275                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       165477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2442751                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2277275                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2277275                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2277275                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       165477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2442751                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10944512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11108976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5670144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       171008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88596                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8068959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8090136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1347516168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2080771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2009360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1367765394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2174837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24206877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2017240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    669723605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698122558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2174837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8068959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32297013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2017240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2017239773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2080771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2009360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2065887952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    255852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001437063000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          118                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              312738                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88596                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88596                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5618292995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  867085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10170489245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32397.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58647.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       132                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161826                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88596                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  153173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    267                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.460358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.506828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.629556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          400      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          328      1.85%      4.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          323      1.82%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          217      1.22%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      1.95%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          228      1.29%     10.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          293      1.65%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          220      1.24%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15367     86.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1469.669492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1185.935629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            32     27.12%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.85%     27.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     21.19%     49.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.85%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.69%     51.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     34.75%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      5.93%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.85%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      6.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           118                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     750.838983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    486.514507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    418.207918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.93%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.69%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      7.63%     15.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      5.93%     21.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.85%     22.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      2.54%     24.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      3.39%     27.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.69%     29.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.85%     30.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.85%     31.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.78%     38.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     61.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           118                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11098688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5670336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11108976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5670144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1366.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1367.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8121796875                       # Total gap between requests
system.mem_ctrls.avgGap                      30978.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10935040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 7950761.447530212812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8090136.168147844262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1346349951.362747430801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2080771.005687261233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2009359.929752432276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2324553.644223402254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24206877.271370477974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1891162.286825818708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 669723604.507916569710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       171008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58950020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60445580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10009184380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29699470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12209795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11480892250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4692594375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45663250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 134632902750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57568.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58799.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112073.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47881.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41597435.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1527537.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    178372.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1584065.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4565105460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    439422375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3120390540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 766                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11268369.125326                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    22905413.363482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          383    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       950250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398284750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7473969000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4315785375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       953957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           953957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       953957                       # number of overall hits
system.cpu.icache.overall_hits::total          953957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          289                       # number of overall misses
system.cpu.icache.overall_misses::total           289                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12528750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12528750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12528750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12528750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       954246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       954246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       954246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       954246                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43352.076125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43352.076125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43352.076125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43352.076125                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12075625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12075625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12075625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12075625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41784.169550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41784.169550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41784.169550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41784.169550                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       953957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          953957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12528750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12528750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       954246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       954246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43352.076125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43352.076125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12075625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12075625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41784.169550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41784.169550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           375.579337                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              640710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  7910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.579337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.733553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.733553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1908780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1908780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       109727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           109727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       109727                       # number of overall hits
system.cpu.dcache.overall_hits::total          109727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          362                       # number of overall misses
system.cpu.dcache.overall_misses::total           362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28922750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28922750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28922750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28922750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       110089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       110089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       110089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       110089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79897.099448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79897.099448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79897.099448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79897.099448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          212                       # number of writebacks
system.cpu.dcache.writebacks::total               212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           86                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3945                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3945                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21544000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21544000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8612250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8612250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78057.971014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78057.971014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78057.971014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78057.971014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.079848                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.079848                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    273                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12970500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74543.103448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74543.103448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          396                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          396                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12584875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12584875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8612250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8612250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73167.877907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73167.877907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.106061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.106061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15952250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15952250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84852.393617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84852.393617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3549                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3549                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8959125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8959125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86145.432692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86145.432692                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       261645                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       261645                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2720865625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2720865625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10399.073649                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10399.073649                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69002                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69002                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       192643                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       192643                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2644033769                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2644033769                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13725.044611                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13725.044611                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.825343                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.605341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.825343                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2533792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2533792                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11789754375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11789998750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    306                       # Simulator instruction rate (inst/s)
host_mem_usage                                7376292                       # Number of bytes of host memory used
host_op_rate                                      313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24051.86                       # Real time elapsed on the host
host_tick_rate                                 337697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7349959                       # Number of instructions simulated
sim_ops                                       7524127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008122                       # Number of seconds simulated
sim_ticks                                  8122233750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.396986                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  283359                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               290932                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2752                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            289621                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2287                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3163                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              876                       # Number of indirect misses.
system.cpu.branchPred.lookups                  307927                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6171                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          535                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1812580                       # Number of instructions committed
system.cpu.committedOps                       1837841                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.360261                       # CPI: cycles per instruction
system.cpu.discardedOps                          7711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             923406                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68525                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           558672                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1878923                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297596                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      383                       # number of quiesce instructions executed
system.cpu.numCycles                          6090741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       383                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1199468     65.27%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                    861      0.05%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68802      3.74%     69.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                568709     30.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1837841                       # Class of committed instruction
system.cpu.quiesceCycles                      6904833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4211818                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        524218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              173721                       # Transaction distribution
system.membus.trans_dist::ReadResp             174184                       # Transaction distribution
system.membus.trans_dist::WriteReq              91869                       # Transaction distribution
system.membus.trans_dist::WriteResp             91869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          212                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           173                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       261645                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        261645                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       524134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       532072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       523290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       523290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1056025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        34048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        47266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16810962                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789583                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005848                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              789583                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1318055769                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8008375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              616531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1563625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5917955                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1049171640                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1461250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       357482                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       357482                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1083604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8706                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17245362                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1832020000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1479990027                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    911210000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8068716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6051537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14120254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8068716                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6051537                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14120254                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8068716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14120254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6051537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28240507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6051537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14120254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20171791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6051537                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2080708                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8132246                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6051537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20171791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2080708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28304036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       173325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       173325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       512000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       523290                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16745136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       321023                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       321023    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       321023                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    726008125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    954939000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    683362751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24206149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    707568900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24206149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16158609                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     40364758                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    707568900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40364758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    747933658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20119552                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10944512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3825664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       342016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2390016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8068716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1799323739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    669703454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2477095910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1008589540                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1347475625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2356065165                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8068716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807913279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2017179080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4833161075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     23955971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2017179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     25973151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10085895                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8068716                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18154612                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     34041867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10085895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     44127762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31274155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8068716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39342872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8068716                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16137433                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24206149                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39342872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16137433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8068716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63549021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          290                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          311                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2285086                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       165472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2450557                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2285086                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2285086                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2285086                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       165472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2450557                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10944512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11109040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5670144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       171008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88596                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8068716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8089893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1347475625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2080708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2017179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1367732122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2174771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24206149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2017179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    669703454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698101554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2174771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8068716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32296042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2017179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2017179080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2080708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2017179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2065833675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    255852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001437063000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          118                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          118                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              312741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88596                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88596                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5618374245                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  867090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10170596745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32397.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58647.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       132                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161826                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88596                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  153173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    267                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.460358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.506828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.629556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          400      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          328      1.85%      4.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          323      1.82%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          217      1.22%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      1.95%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          228      1.29%     10.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          293      1.65%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          220      1.24%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15367     86.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1469.669492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1185.935629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            32     27.12%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.85%     27.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     21.19%     49.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.85%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.69%     51.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     34.75%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      5.93%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.85%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      6.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           118                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     750.838983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    486.514507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    418.207918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.93%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.69%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      7.63%     15.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      5.93%     21.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.85%     22.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      2.54%     24.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      3.39%     27.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.69%     29.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.85%     30.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.85%     31.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.78%     38.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     61.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           118                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11098752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5670336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11109040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5670144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1366.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1367.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8122086250                       # Total gap between requests
system.mem_ctrls.avgGap                      30979.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10935040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 7950522.231645944528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8089892.758873137645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1346309443.507458925247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2080708.401183356997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2017179.079585095868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2324483.704990637954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24206148.955021150410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1891105.387111027492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 669703454.422251820564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       171008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58950020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60445580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10009184380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29699470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12317295                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11480892250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4692594375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45663250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 134632902750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57568.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58799.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112073.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48114.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41597435.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1527537.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    178372.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1584065.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4565105460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    439530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3120527290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 766                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11268369.125326                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    22905413.363482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          383    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       950250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398284750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7474213375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4315785375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       953969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           953969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       953969                       # number of overall hits
system.cpu.icache.overall_hits::total          953969                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          290                       # number of overall misses
system.cpu.icache.overall_misses::total           290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12615000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12615000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12615000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12615000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       954259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       954259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       954259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       954259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12159000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12159000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41927.586207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41927.586207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41927.586207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41927.586207                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       953969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          953969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       954259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       954259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41927.586207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41927.586207                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           375.579741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2662972                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5641.889831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.579741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.733554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.733554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1908808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1908808                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       109733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           109733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       109733                       # number of overall hits
system.cpu.dcache.overall_hits::total          109733                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          363                       # number of overall misses
system.cpu.dcache.overall_misses::total           363                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29064000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29064000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       110096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       110096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       110096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       110096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80066.115702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80066.115702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80066.115702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80066.115702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          212                       # number of writebacks
system.cpu.dcache.writebacks::total               212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           86                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3945                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3945                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21683500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21683500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21683500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8612250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8612250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78279.783394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78279.783394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78279.783394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78279.783394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.079848                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.079848                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13111750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13111750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74924.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74924.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          396                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          396                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12724375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12724375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8612250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8612250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73551.300578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73551.300578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.106061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.106061                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15952250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15952250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84852.393617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84852.393617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3549                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3549                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8959125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8959125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86145.432692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86145.432692                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       261645                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       261645                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2720865625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2720865625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10399.073649                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10399.073649                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69002                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69002                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       192643                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       192643                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2644033769                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2644033769                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13725.044611                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13725.044611                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.823934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              114457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.065906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.823934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2533821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2533821                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11789998750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
