<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="structdw__i2s__tx__reg" kind="struct" prot="public">
    <compoundname>dw_i2s_tx_reg</compoundname>
    <includes refid="dw__i2s_8h" local="no">dw_i2s.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a82c0d29c2bbca91c2c387489f5410c4f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x000) : Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="208" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aa89c4390e3291fbcabffdc6086d21dfb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IRER</definition>
        <argsstring></argsstring>
        <name>IRER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x004) : I2S Receiver Block Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="209" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="209" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1af501c9be07df0964bc1859b09f7116ce" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ITER</definition>
        <argsstring></argsstring>
        <name>ITER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0X008) : I2S Transmitter Block Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="210" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="210" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a3ef573756e7581efc7a96c8eea39a11f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::CER</definition>
        <argsstring></argsstring>
        <name>CER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x00C) : Clock Enable Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="211" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a7b7651fcc51a9df96033fddfa54fd770" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::CCR</definition>
        <argsstring></argsstring>
        <name>CCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x010) : Clock Configuration Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="212" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1af7845b171d3c7b7ce56aecabce9322cc" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RXFFR</definition>
        <argsstring></argsstring>
        <name>RXFFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x014) : Receiver Block FIFO Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="213" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a5b3db5974f7e7773e427deb814028e6a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TXFFR</definition>
        <argsstring></argsstring>
        <name>TXFFR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x018) : Transmitter Block FIFO Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="214" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="214" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1af0b520fc630d9c86bf32b273442aa760" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x01C) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="215" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="215" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a003bc66f2132ba641bb5b9e9b6e802b8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::LTHR0</definition>
        <argsstring></argsstring>
        <name>LTHR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x020) : Left Transmit Holding Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="216" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="216" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a22f667b624dd2d13895c03bb439ee81c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RTHR0</definition>
        <argsstring></argsstring>
        <name>RTHR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x024) : Right Transmit Holding Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="217" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="217" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abbd6cf2d624cd02e1f09910052c8adfb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RER0</definition>
        <argsstring></argsstring>
        <name>RER0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x028) : Receive Enable Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="218" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="218" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a2744930222ab6d2bfac51ef856a13c9a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TER0</definition>
        <argsstring></argsstring>
        <name>TER0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x02C) : Transmit Enable Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="219" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="219" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aafad7c222b5c549835ef6e6bf61e8f14" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RCR0</definition>
        <argsstring></argsstring>
        <name>RCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x030) : Receive Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="220" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="220" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ac463f98843a9ebe53960c94d241b3417" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TCR0</definition>
        <argsstring></argsstring>
        <name>TCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x034) : Transmit Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="221" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="221" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aa7468a2a91d95d611ef6691e72b17107" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ISR0</definition>
        <argsstring></argsstring>
        <name>ISR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x038) : Interrupt Status Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="222" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a520a22bbfe6004e292d09c8f5cf5c839" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IMR0</definition>
        <argsstring></argsstring>
        <name>IMR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x03C) : Interrupt Mask Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="223" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1acc166830d3969b4ac33b41b4cb374879" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ROR0</definition>
        <argsstring></argsstring>
        <name>ROR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x040) : Receive Overrun Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="224" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="224" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aed7c381c207cebde1963b035ae924bb4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TOR0</definition>
        <argsstring></argsstring>
        <name>TOR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x044) : Transmit Overrun Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="225" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="225" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ab2e373743a53a8e16a276326820f0b72" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFCR0</definition>
        <argsstring></argsstring>
        <name>RFCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x048) : Receive FIFO Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="226" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1af47555f66d8abc75f230e0834a72b69d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFCR0</definition>
        <argsstring></argsstring>
        <name>TFCR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x04C) : Transmit FIFO Configuration Register 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="227" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aca0f48abb70caffba5a699a211f2609e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFF0</definition>
        <argsstring></argsstring>
        <name>RFF0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x050) : Receive FIFO Flush 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="228" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a18a5882821a37991a6e576907b5d7394" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFF0</definition>
        <argsstring></argsstring>
        <name>TFF0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x054) : Transmit FIFO Flush 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="229" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a548e0e8b7718864b9b926907fb60dae2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED1[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x058) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="230" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="230" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abd31cc921a0a7f9e9c012bf7617773e6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::LTHR1</definition>
        <argsstring></argsstring>
        <name>LTHR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x060) : Left Transmit Holding Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="231" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a86139d84354ed425e892c420b8129793" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RTHR1</definition>
        <argsstring></argsstring>
        <name>RTHR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x064) : Right Transmit Holding Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="232" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="232" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a6d51fb48f0e36e2cea8080e74e4f9743" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RER1</definition>
        <argsstring></argsstring>
        <name>RER1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x068) : Receive Enable Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="233" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a0428802dcfe900c0837993c2474e4810" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TER1</definition>
        <argsstring></argsstring>
        <name>TER1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x06C) : Transmit Enable Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="234" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aadd8691753645e30678c38f71b14f107" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RCR1</definition>
        <argsstring></argsstring>
        <name>RCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x070) : Receive Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="235" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aa3dcbd4704f947cf23af857f7f334cc6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TCR1</definition>
        <argsstring></argsstring>
        <name>TCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x074) : Transmit Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="236" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abc98f34b2a2597881b00373423a82c8c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ISR1</definition>
        <argsstring></argsstring>
        <name>ISR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x078) : Interrupt Status Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="237" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abc527a30bd9d5816f34573d1d881e2f2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IMR1</definition>
        <argsstring></argsstring>
        <name>IMR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x07C) : Interrupt Mask Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="238" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a22463fe663b21fda68bca2bf1675dffc" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ROR1</definition>
        <argsstring></argsstring>
        <name>ROR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x080) : Receive Overrun Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="239" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ab8ced6684e142902a0e35fd69e4cf499" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TOR1</definition>
        <argsstring></argsstring>
        <name>TOR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x084) : Transmit Overrun Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="240" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="240" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ad8c6fdf69b9135190717ad24442cd32d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFCR1</definition>
        <argsstring></argsstring>
        <name>RFCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x088) : Receive FIFO Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="241" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="241" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abf83201db0ce66980bf2e91538301e99" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFCR1</definition>
        <argsstring></argsstring>
        <name>TFCR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x08C) : Transmit FIFO Configuration Register 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="242" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="242" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a26d497dd88f6f03e79c7a312cc07ff3a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFF1</definition>
        <argsstring></argsstring>
        <name>RFF1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x090) : Receive FIFO Flush 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="243" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a70b96fe47a7f708bf8e5711ad80fb087" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFF1</definition>
        <argsstring></argsstring>
        <name>TFF1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x094) : Transmit FIFO Flush 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="244" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="244" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1af4658f5572bac030fea26d83a6cee78c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED2[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x098) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="245" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a7caf19a436086545ac78160ea3ed6c6c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::LTHR2</definition>
        <argsstring></argsstring>
        <name>LTHR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A0) : Left Transmit Holding Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="246" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="246" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ad35615923d489347f5ef84e81e572b49" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RTHR2</definition>
        <argsstring></argsstring>
        <name>RTHR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A4) : Right Transmit Holding Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="247" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a8217e117c58e8f8add20eb4d56fa31db" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RER2</definition>
        <argsstring></argsstring>
        <name>RER2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0A8) : Receive Enable Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="248" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ac0e5eac8f4078cfb3d89cba6332b5544" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TER2</definition>
        <argsstring></argsstring>
        <name>TER2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0AC) : Transmit Enable Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="249" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="249" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ad7b10f9e8ef644c0bf8d1fe225aad628" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RCR2</definition>
        <argsstring></argsstring>
        <name>RCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B0) : Receive Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="250" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a6cdb86a5331c96912edc5273c8d8bfc7" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TCR2</definition>
        <argsstring></argsstring>
        <name>TCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B4) : Transmit Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="251" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a39d1296ee7d1cf5f50dde64601ebcf25" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ISR2</definition>
        <argsstring></argsstring>
        <name>ISR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0B8) : Interrupt Status Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="252" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a7eea89b1e17ccbb6120fee96029b0a61" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IMR2</definition>
        <argsstring></argsstring>
        <name>IMR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0BC) : Interrupt Mask Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="253" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a05217f70ea5ed2f76b5f120f5edd7467" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ROR2</definition>
        <argsstring></argsstring>
        <name>ROR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C0) : Receive Overrun Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="254" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="254" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1abb5054313e061453a5d50aba7d1251bf" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TOR2</definition>
        <argsstring></argsstring>
        <name>TOR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C4) : Transmit Overrun Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="255" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ae8b0f145c2d1c8be0eaeb05393cfb024" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFCR2</definition>
        <argsstring></argsstring>
        <name>RFCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0C8) : Receive FIFO Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="256" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aaa89f9a05a8f23ca2cccf18a8006be48" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFCR2</definition>
        <argsstring></argsstring>
        <name>TFCR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0CC) : Transmit FIFO Configuration Register 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="257" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1acc3c398effc1e70b06814b019a3410e8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFF2</definition>
        <argsstring></argsstring>
        <name>RFF2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D0) : Receive FIFO Flush 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="258" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="258" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a77247e034aebc22b0662dacb50644377" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFF2</definition>
        <argsstring></argsstring>
        <name>TFF2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D4) : Transmit FIFO Flush 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="259" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ae90874ffa397529228977cde21d44525" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED3[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0D8) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="260" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a7bcb9fb39bf607022dd7f237f8f1a1ed" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::LTHR3</definition>
        <argsstring></argsstring>
        <name>LTHR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E0) : Left Transmit Holding Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="261" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="261" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a6ef1d43a39bf5ec10290d9cdda5346cf" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RTHR3</definition>
        <argsstring></argsstring>
        <name>RTHR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E4) : Right Transmit Holding Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="262" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="262" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a64afdf82cadf9317585e599cb34c3ac6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RER3</definition>
        <argsstring></argsstring>
        <name>RER3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0E8) : Receive Enable Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="263" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1afb48498c9942b0ce2a6febf05d257d7f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TER3</definition>
        <argsstring></argsstring>
        <name>TER3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0EC) : Transmit Enable Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="264" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a49e4436a0ab7ef9236029d2b8efb02a6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RCR3</definition>
        <argsstring></argsstring>
        <name>RCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F0) : Receive Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="265" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a648a3578e0b515680216acde5dc78844" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TCR3</definition>
        <argsstring></argsstring>
        <name>TCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F4) : Transmit Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="266" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a3b4fdb013f2274e372055f80d410ccf0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ISR3</definition>
        <argsstring></argsstring>
        <name>ISR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0F8) : Interrupt Status Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="267" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1adc0c4c2538e975641bed5702d53730c6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::IMR3</definition>
        <argsstring></argsstring>
        <name>IMR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0FC) : Interrupt Mask Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="268" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a2a233228ebdae3494eb0163b1d812729" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::ROR3</definition>
        <argsstring></argsstring>
        <name>ROR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x100) : Receive Overrun Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="269" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1ab2b5285c687204f34ac7b22ebcd443a0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TOR3</definition>
        <argsstring></argsstring>
        <name>TOR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x104) : Transmit Overrun Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="270" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a4b53b97d8ac631a4666355b4c2e8c090" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFCR3</definition>
        <argsstring></argsstring>
        <name>RFCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x108) : Receive FIFO Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="271" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="271" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a9c0924e6f12270832aaa8515db2f45d8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFCR3</definition>
        <argsstring></argsstring>
        <name>TFCR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x10C) : Transmit FIFO Configuration Register 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="272" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a6a568cc9a3983080babce564b8f1c472" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RFF3</definition>
        <argsstring></argsstring>
        <name>RFF3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x110) : Receive FIFO Flush 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="273" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="273" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aad6c5f3a71d8f077984952ad57d11fab" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TFF3</definition>
        <argsstring></argsstring>
        <name>TFF3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x114) : Transmit FIFO Flush 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="274" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a41e4b387960d1f6155a63f789b2298d7" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED4[42]</definition>
        <argsstring>[42]</argsstring>
        <name>RESERVED4</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x118) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="275" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a2f4d56ffc08c5c483b3c73b73bfca3a6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RXDMA</definition>
        <argsstring></argsstring>
        <name>RXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C0) : Receiver Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="276" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1aa19f74b88429034b509edd4229eedac6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RRXDMA</definition>
        <argsstring></argsstring>
        <name>RRXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C4) : Reset Receiver Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="277" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="277" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a0e4bbfe60f8268d3432ff45cdf78fbc8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::TXDMA</definition>
        <argsstring></argsstring>
        <name>TXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1C8) : Transmitter Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="278" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="278" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a66d758629ca0a608ecc4169220786210" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RTXDMA</definition>
        <argsstring></argsstring>
        <name>RTXDMA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1CC) : Reset Transmitter Block DMA Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="279" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="279" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a0b8afb68d0ae35457f0cec336c820605" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::RESERVED5[8]</definition>
        <argsstring>[8]</argsstring>
        <name>RESERVED5</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1D0) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="280" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="280" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a33ff60c84895af59174c960ab3efd53d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::I2S_COMP_PARAM_2</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_PARAM_2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F0) : Component Parameter 2 Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="281" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="281" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a8009f733ae0c9a76594748b24c385c14" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::I2S_COMP_PARAM_1</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_PARAM_1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F4) : Component Parameter 1 Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="282" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a010d3776a8d2c6efc4a7ceba2b2d698d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::I2S_COMP_VERSION</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_VERSION</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1F8) : Component Version ID </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="283" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="283" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__i2s__tx__reg_1a2b13ad57d081eb843737b147d19c6541" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_i2s_tx_reg::I2S_COMP_TYPE</definition>
        <argsstring></argsstring>
        <name>I2S_COMP_TYPE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1FC) : DesignWare Component Type </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="284" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare I2S transmitter register structure. </para>    </briefdescription>
    <detaileddescription>
<para>Detailed struct description of DesignWare I2S transmitter </para>    </detaileddescription>
    <collaborationgraph>
      <node id="209">
        <label>dw_i2s_tx_reg</label>
        <link refid="structdw__i2s__tx__reg"/>
      </node>
    </collaborationgraph>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" line="207" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/device/ip/designware/i2s/dw_i2s.h" bodystart="207" bodyend="285"/>
    <listofallmembers>
      <member refid="structdw__i2s__tx__reg_1a7b7651fcc51a9df96033fddfa54fd770" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>CCR</name></member>
      <member refid="structdw__i2s__tx__reg_1a3ef573756e7581efc7a96c8eea39a11f" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>CER</name></member>
      <member refid="structdw__i2s__tx__reg_1a8009f733ae0c9a76594748b24c385c14" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>I2S_COMP_PARAM_1</name></member>
      <member refid="structdw__i2s__tx__reg_1a33ff60c84895af59174c960ab3efd53d" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>I2S_COMP_PARAM_2</name></member>
      <member refid="structdw__i2s__tx__reg_1a2b13ad57d081eb843737b147d19c6541" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>I2S_COMP_TYPE</name></member>
      <member refid="structdw__i2s__tx__reg_1a010d3776a8d2c6efc4a7ceba2b2d698d" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>I2S_COMP_VERSION</name></member>
      <member refid="structdw__i2s__tx__reg_1a82c0d29c2bbca91c2c387489f5410c4f" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IER</name></member>
      <member refid="structdw__i2s__tx__reg_1a520a22bbfe6004e292d09c8f5cf5c839" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IMR0</name></member>
      <member refid="structdw__i2s__tx__reg_1abc527a30bd9d5816f34573d1d881e2f2" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IMR1</name></member>
      <member refid="structdw__i2s__tx__reg_1a7eea89b1e17ccbb6120fee96029b0a61" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IMR2</name></member>
      <member refid="structdw__i2s__tx__reg_1adc0c4c2538e975641bed5702d53730c6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IMR3</name></member>
      <member refid="structdw__i2s__tx__reg_1aa89c4390e3291fbcabffdc6086d21dfb" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>IRER</name></member>
      <member refid="structdw__i2s__tx__reg_1aa7468a2a91d95d611ef6691e72b17107" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ISR0</name></member>
      <member refid="structdw__i2s__tx__reg_1abc98f34b2a2597881b00373423a82c8c" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ISR1</name></member>
      <member refid="structdw__i2s__tx__reg_1a39d1296ee7d1cf5f50dde64601ebcf25" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ISR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a3b4fdb013f2274e372055f80d410ccf0" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ISR3</name></member>
      <member refid="structdw__i2s__tx__reg_1af501c9be07df0964bc1859b09f7116ce" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ITER</name></member>
      <member refid="structdw__i2s__tx__reg_1a003bc66f2132ba641bb5b9e9b6e802b8" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>LTHR0</name></member>
      <member refid="structdw__i2s__tx__reg_1abd31cc921a0a7f9e9c012bf7617773e6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>LTHR1</name></member>
      <member refid="structdw__i2s__tx__reg_1a7caf19a436086545ac78160ea3ed6c6c" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>LTHR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a7bcb9fb39bf607022dd7f237f8f1a1ed" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>LTHR3</name></member>
      <member refid="structdw__i2s__tx__reg_1aafad7c222b5c549835ef6e6bf61e8f14" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RCR0</name></member>
      <member refid="structdw__i2s__tx__reg_1aadd8691753645e30678c38f71b14f107" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RCR1</name></member>
      <member refid="structdw__i2s__tx__reg_1ad7b10f9e8ef644c0bf8d1fe225aad628" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RCR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a49e4436a0ab7ef9236029d2b8efb02a6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RCR3</name></member>
      <member refid="structdw__i2s__tx__reg_1abbd6cf2d624cd02e1f09910052c8adfb" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RER0</name></member>
      <member refid="structdw__i2s__tx__reg_1a6d51fb48f0e36e2cea8080e74e4f9743" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RER1</name></member>
      <member refid="structdw__i2s__tx__reg_1a8217e117c58e8f8add20eb4d56fa31db" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RER2</name></member>
      <member refid="structdw__i2s__tx__reg_1a64afdf82cadf9317585e599cb34c3ac6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RER3</name></member>
      <member refid="structdw__i2s__tx__reg_1af0b520fc630d9c86bf32b273442aa760" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED0</name></member>
      <member refid="structdw__i2s__tx__reg_1a548e0e8b7718864b9b926907fb60dae2" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED1</name></member>
      <member refid="structdw__i2s__tx__reg_1af4658f5572bac030fea26d83a6cee78c" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED2</name></member>
      <member refid="structdw__i2s__tx__reg_1ae90874ffa397529228977cde21d44525" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED3</name></member>
      <member refid="structdw__i2s__tx__reg_1a41e4b387960d1f6155a63f789b2298d7" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED4</name></member>
      <member refid="structdw__i2s__tx__reg_1a0b8afb68d0ae35457f0cec336c820605" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RESERVED5</name></member>
      <member refid="structdw__i2s__tx__reg_1ab2e373743a53a8e16a276326820f0b72" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFCR0</name></member>
      <member refid="structdw__i2s__tx__reg_1ad8c6fdf69b9135190717ad24442cd32d" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFCR1</name></member>
      <member refid="structdw__i2s__tx__reg_1ae8b0f145c2d1c8be0eaeb05393cfb024" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFCR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a4b53b97d8ac631a4666355b4c2e8c090" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFCR3</name></member>
      <member refid="structdw__i2s__tx__reg_1aca0f48abb70caffba5a699a211f2609e" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFF0</name></member>
      <member refid="structdw__i2s__tx__reg_1a26d497dd88f6f03e79c7a312cc07ff3a" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFF1</name></member>
      <member refid="structdw__i2s__tx__reg_1acc3c398effc1e70b06814b019a3410e8" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFF2</name></member>
      <member refid="structdw__i2s__tx__reg_1a6a568cc9a3983080babce564b8f1c472" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RFF3</name></member>
      <member refid="structdw__i2s__tx__reg_1acc166830d3969b4ac33b41b4cb374879" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ROR0</name></member>
      <member refid="structdw__i2s__tx__reg_1a22463fe663b21fda68bca2bf1675dffc" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ROR1</name></member>
      <member refid="structdw__i2s__tx__reg_1a05217f70ea5ed2f76b5f120f5edd7467" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ROR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a2a233228ebdae3494eb0163b1d812729" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>ROR3</name></member>
      <member refid="structdw__i2s__tx__reg_1aa19f74b88429034b509edd4229eedac6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RRXDMA</name></member>
      <member refid="structdw__i2s__tx__reg_1a22f667b624dd2d13895c03bb439ee81c" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RTHR0</name></member>
      <member refid="structdw__i2s__tx__reg_1a86139d84354ed425e892c420b8129793" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RTHR1</name></member>
      <member refid="structdw__i2s__tx__reg_1ad35615923d489347f5ef84e81e572b49" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RTHR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a6ef1d43a39bf5ec10290d9cdda5346cf" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RTHR3</name></member>
      <member refid="structdw__i2s__tx__reg_1a66d758629ca0a608ecc4169220786210" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RTXDMA</name></member>
      <member refid="structdw__i2s__tx__reg_1a2f4d56ffc08c5c483b3c73b73bfca3a6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RXDMA</name></member>
      <member refid="structdw__i2s__tx__reg_1af7845b171d3c7b7ce56aecabce9322cc" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>RXFFR</name></member>
      <member refid="structdw__i2s__tx__reg_1ac463f98843a9ebe53960c94d241b3417" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TCR0</name></member>
      <member refid="structdw__i2s__tx__reg_1aa3dcbd4704f947cf23af857f7f334cc6" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TCR1</name></member>
      <member refid="structdw__i2s__tx__reg_1a6cdb86a5331c96912edc5273c8d8bfc7" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TCR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a648a3578e0b515680216acde5dc78844" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TCR3</name></member>
      <member refid="structdw__i2s__tx__reg_1a2744930222ab6d2bfac51ef856a13c9a" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TER0</name></member>
      <member refid="structdw__i2s__tx__reg_1a0428802dcfe900c0837993c2474e4810" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TER1</name></member>
      <member refid="structdw__i2s__tx__reg_1ac0e5eac8f4078cfb3d89cba6332b5544" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TER2</name></member>
      <member refid="structdw__i2s__tx__reg_1afb48498c9942b0ce2a6febf05d257d7f" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TER3</name></member>
      <member refid="structdw__i2s__tx__reg_1af47555f66d8abc75f230e0834a72b69d" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFCR0</name></member>
      <member refid="structdw__i2s__tx__reg_1abf83201db0ce66980bf2e91538301e99" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFCR1</name></member>
      <member refid="structdw__i2s__tx__reg_1aaa89f9a05a8f23ca2cccf18a8006be48" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFCR2</name></member>
      <member refid="structdw__i2s__tx__reg_1a9c0924e6f12270832aaa8515db2f45d8" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFCR3</name></member>
      <member refid="structdw__i2s__tx__reg_1a18a5882821a37991a6e576907b5d7394" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFF0</name></member>
      <member refid="structdw__i2s__tx__reg_1a70b96fe47a7f708bf8e5711ad80fb087" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFF1</name></member>
      <member refid="structdw__i2s__tx__reg_1a77247e034aebc22b0662dacb50644377" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFF2</name></member>
      <member refid="structdw__i2s__tx__reg_1aad6c5f3a71d8f077984952ad57d11fab" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TFF3</name></member>
      <member refid="structdw__i2s__tx__reg_1aed7c381c207cebde1963b035ae924bb4" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TOR0</name></member>
      <member refid="structdw__i2s__tx__reg_1ab8ced6684e142902a0e35fd69e4cf499" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TOR1</name></member>
      <member refid="structdw__i2s__tx__reg_1abb5054313e061453a5d50aba7d1251bf" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TOR2</name></member>
      <member refid="structdw__i2s__tx__reg_1ab2b5285c687204f34ac7b22ebcd443a0" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TOR3</name></member>
      <member refid="structdw__i2s__tx__reg_1a0e4bbfe60f8268d3432ff45cdf78fbc8" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TXDMA</name></member>
      <member refid="structdw__i2s__tx__reg_1a5b3db5974f7e7773e427deb814028e6a" prot="public" virt="non-virtual"><scope>dw_i2s_tx_reg</scope><name>TXFFR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
