{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699259001175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699259001175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:23:21 2023 " "Processing started: Mon Nov 06 15:23:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699259001175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259001175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259001175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699259001508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699259001508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segment-data_process " "Found design unit 1: BCD_to_7_segment-data_process" {  } { { "BCD_to_7_segment.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009031 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segment " "Found entity 1: BCD_to_7_segment" {  } { { "BCD_to_7_segment.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_7_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_2digitdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_2digitdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_2digitDec-Behavioral " "Found design unit 1: BCD_to_2digitDec-Behavioral" {  } { { "BCD_to_2digitDec.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009043 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_2digitDec " "Found entity 1: BCD_to_2digitDec" {  } { { "BCD_to_2digitDec.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/BCD_to_2digitDec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vgapll_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009058 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_accelerometer_adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_accelerometer_adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_accelerometer_adxl345-behavior " "Found design unit 1: pmod_accelerometer_adxl345-behavior" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009069 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_accelerometer_adxl345 " "Found entity 1: pmod_accelerometer_adxl345" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_project_Ball-MAX_10 " "Found design unit 1: Mini_project_Ball-MAX_10" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_project_Ball " "Found entity 1: Mini_project_Ball" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009072 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_divide_ip.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_divide_ip.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_1-SYN " "Found design unit 1: divide_digit_1-SYN" {  } { { "divide_digit_1.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009081 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_1 " "Found entity 1: divide_digit_1" {  } { { "divide_digit_1.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_2-SYN " "Found design unit 1: divide_digit_2-SYN" {  } { { "divide_digit_2.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009082 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_2 " "Found entity 1: divide_digit_2" {  } { { "divide_digit_2.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_digit_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_digit_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_digit_3-SYN " "Found design unit 1: divide_digit_3-SYN" {  } { { "divide_digit_3.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009083 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_digit_3 " "Found entity 1: divide_digit_3" {  } { { "divide_digit_3.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/divide_digit_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_project_Ball " "Elaborating entity \"Mini_project_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699259009309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zzz Mini_project_Ball.vhd(49) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(49): object \"zzz\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699259009314 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "R Mini_project_Ball.vhd(237) " "VHDL Variable Declaration warning at Mini_project_Ball.vhd(237): used initial value expression for variable \"R\" because variable was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 237 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699259009317 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_x Mini_project_Ball.vhd(382) " "VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal \"slope_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699259009318 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_y Mini_project_Ball.vhd(382) " "VHDL Process Statement warning at Mini_project_Ball.vhd(382): signal \"slope_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699259009318 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_1 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_1\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699259009319 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_2 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_2\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699259009319 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Win_3 Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"Win_3\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699259009319 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "checkst Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"checkst\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699259009319 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt Mini_project_Ball.vhd(234) " "VHDL Process Statement warning at Mini_project_Ball.vhd(234): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 234 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699259009319 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_3 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_3\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009329 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_2 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_2\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009329 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win_1 Mini_project_Ball.vhd(263) " "Inferred latch for \"Win_1\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009329 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[0\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[1\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[2\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[3\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[4\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[5\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[6\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009330 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[7\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[8\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[9\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[10\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[11\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[12\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[13\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[14\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[15\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[16\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[17\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[18\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[19\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[20\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009331 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[21\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[22\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[23\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[24\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[25\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[26\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[27\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[28\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[29\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[30\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] Mini_project_Ball.vhd(263) " "Inferred latch for \"cnt\[31\]\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "checkst Mini_project_Ball.vhd(263) " "Inferred latch for \"checkst\" at Mini_project_Ball.vhd(263)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009332 "|Mini_project_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_accelerometer_adxl345 pmod_accelerometer_adxl345:Pmod " "Elaborating entity \"pmod_accelerometer_adxl345\" for hierarchy \"pmod_accelerometer_adxl345:Pmod\"" {  } { { "Mini_project_Ball.vhd" "Pmod" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n pmod_accelerometer_adxl345.vhd(96) " "VHDL Process Statement warning at pmod_accelerometer_adxl345.vhd(96): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699259009390 "|Mini_project_Ball|pmod_accelerometer_adxl345:Pmod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master pmod_accelerometer_adxl345:Pmod\|spi_master:spi_master_0 " "Elaborating entity \"spi_master\" for hierarchy \"pmod_accelerometer_adxl345:Pmod\|spi_master:spi_master_0\"" {  } { { "pmod_accelerometer_adxl345.vhd" "spi_master_0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "Mini_project_Ball.vhd" "pll" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259009582 ""}  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699259009582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259009644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259009644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259009645 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Mini_project_Ball.vhd" "Mult0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010604 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Mini_project_Ball.vhd" "Mult1" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010604 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699259010604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259010671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699259010671 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699259010671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_egs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_egs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_egs " "Found entity 1: mult_egs" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699259010708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259010708 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010761 "|Mini_project_Ball|lpm_mult:Mult1|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010761 "|Mini_project_Ball|lpm_mult:Mult1|mult_egs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010761 "|Mini_project_Ball|lpm_mult:Mult0|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 382 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699259010761 "|Mini_project_Ball|lpm_mult:Mult0|mult_egs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699259010761 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699259010761 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699259010984 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699259010984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_3 " "Latch Win_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA YY\[8\] " "Ports D and ENA on the latch are fed by the same signal YY\[8\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010990 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_1 " "Latch Win_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Win_1 " "Ports D and ENA on the latch are fed by the same signal Win_1" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 239 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010990 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Win_2 " "Latch Win_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XX\[7\] " "Ports D and ENA on the latch are fed by the same signal XX\[7\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "checkst " "Latch checkst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[0\] " "Latch cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[12\] " "Latch cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[13\] " "Latch cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[15\] " "Latch cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[18\] " "Latch cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010991 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[8\] " "Latch cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[7\] " "Latch cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[6\] " "Latch cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[5\] " "Latch cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[4\] " "Latch cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[3\] " "Latch cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[2\] " "Latch cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[1\] " "Latch cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010992 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[31\] " "Latch cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[30\] " "Latch cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[29\] " "Latch cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[28\] " "Latch cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[27\] " "Latch cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[26\] " "Latch cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[25\] " "Latch cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[24\] " "Latch cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[23\] " "Latch cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[22\] " "Latch cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010993 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[21\] " "Latch cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[20\] " "Latch cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[19\] " "Latch cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[17\] " "Latch cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[16\] " "Latch cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[14\] " "Latch cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[11\] " "Latch cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[10\] " "Latch cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnt\[9\] " "Latch cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cleargame " "Ports D and ENA on the latch are fed by the same signal cleargame" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699259010994 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699259010994 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 12 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 15 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 14 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 68 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/spi_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699259011000 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699259011001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699259011502 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_y\[4\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_y\[4\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699259011610 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[12\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[12\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699259011610 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[4\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[4\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699259011610 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[8\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[8\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699259011610 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pmod_accelerometer_adxl345:Pmod\|acceleration_x\[0\] Low " "Register pmod_accelerometer_adxl345:Pmod\|acceleration_x\[0\] will power up to Low" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/pmod_accelerometer_adxl345.vhd" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699259011610 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699259011610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699259012645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699259012645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1130 " "Implemented 1130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699259012843 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699259012843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1090 " "Implemented 1090 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699259012843 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699259012843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699259012843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699259012843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699259012867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:23:32 2023 " "Processing ended: Mon Nov 06 15:23:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699259012867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699259012867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699259012867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699259012867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699259014353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699259014353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:23:33 2023 " "Processing started: Mon Nov 06 15:23:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699259014353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699259014353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699259014353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699259015199 ""}
{ "Info" "0" "" "Project  = Mini_project_Ball" {  } {  } 0 0 "Project  = Mini_project_Ball" 0 0 "Fitter" 0 0 1699259015200 ""}
{ "Info" "0" "" "Revision = Mini_project_Ball" {  } {  } 0 0 "Revision = Mini_project_Ball" 0 0 "Fitter" 0 0 1699259015200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699259015285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699259015285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mini_project_Ball 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Mini_project_Ball\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699259015295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699259015325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699259015326 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1699259015428 ""}  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1699259015428 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699259015656 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699259015669 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699259015912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699259015912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 2285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699259015928 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699259015928 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699259015928 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699259015928 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699259015928 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699259015928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699259015932 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699259016703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mini_project_Ball.sdc " "Synopsys Design Constraints File file not found: 'Mini_project_Ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699259016704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699259016704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699259016706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699259016713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699259016713 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699259016714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699259016779 ""}  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/db/vgapll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699259016779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699259017133 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699259017135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699259017135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699259017136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699259017138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699259017139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699259017188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699259017189 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699259017189 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctrl\[0\] " "Node \"ctrl\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctrl\[1\] " "Node \"ctrl\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[0\] " "Node \"seven_seg_digit_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[1\] " "Node \"seven_seg_digit_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[2\] " "Node \"seven_seg_digit_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[3\] " "Node \"seven_seg_digit_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[4\] " "Node \"seven_seg_digit_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[5\] " "Node \"seven_seg_digit_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_1\[6\] " "Node \"seven_seg_digit_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[0\] " "Node \"seven_seg_digit_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[1\] " "Node \"seven_seg_digit_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[2\] " "Node \"seven_seg_digit_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[3\] " "Node \"seven_seg_digit_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[4\] " "Node \"seven_seg_digit_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[5\] " "Node \"seven_seg_digit_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_2\[6\] " "Node \"seven_seg_digit_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[0\] " "Node \"seven_seg_digit_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[1\] " "Node \"seven_seg_digit_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[2\] " "Node \"seven_seg_digit_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[3\] " "Node \"seven_seg_digit_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[4\] " "Node \"seven_seg_digit_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[5\] " "Node \"seven_seg_digit_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_3\[6\] " "Node \"seven_seg_digit_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[0\] " "Node \"seven_seg_digit_4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[1\] " "Node \"seven_seg_digit_4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[2\] " "Node \"seven_seg_digit_4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[3\] " "Node \"seven_seg_digit_4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[4\] " "Node \"seven_seg_digit_4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[5\] " "Node \"seven_seg_digit_4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_4\[6\] " "Node \"seven_seg_digit_4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[0\] " "Node \"seven_seg_digit_5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[1\] " "Node \"seven_seg_digit_5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[2\] " "Node \"seven_seg_digit_5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[3\] " "Node \"seven_seg_digit_5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[4\] " "Node \"seven_seg_digit_5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[5\] " "Node \"seven_seg_digit_5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_5\[6\] " "Node \"seven_seg_digit_5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[0\] " "Node \"seven_seg_digit_6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[1\] " "Node \"seven_seg_digit_6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[2\] " "Node \"seven_seg_digit_6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[3\] " "Node \"seven_seg_digit_6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[4\] " "Node \"seven_seg_digit_6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[5\] " "Node \"seven_seg_digit_6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_digit_6\[6\] " "Node \"seven_seg_digit_6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_digit_6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699259017307 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699259017307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699259017308 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699259017318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699259018390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699259018570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699259018601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699259020710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699259020711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699259021182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699259022780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699259022780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699259024812 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699259024812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699259024814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699259024987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699259024998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699259025546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699259025547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699259026217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699259026971 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699259027258 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVTTL V11 " "Pin mosi uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[0\] 3.3-V LVTTL A14 " "Pin Seclector\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[0] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[0\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[2\] 3.3-V LVTTL F15 " "Pin Seclector\[2\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[2] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[2\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[1\] 3.3-V LVTTL B14 " "Pin Seclector\[1\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[1] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[1\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL C10 " "Pin reset uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL P11 " "Pin clock uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL V12 " "Pin miso uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { miso } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/Mini_project_Ball.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699259027270 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699259027270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/output_files/Mini_project_Ball.fit.smsg " "Generated suppressed messages file D:/all/3rdyear/term1/High level Design/VHDL_Code/Mini_project_Ball/output_files/Mini_project_Ball.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699259027356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699259027835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:23:47 2023 " "Processing ended: Mon Nov 06 15:23:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699259027835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699259027835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699259027835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699259027835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699259028982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699259028982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:23:48 2023 " "Processing started: Mon Nov 06 15:23:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699259028982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699259028982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699259028982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699259029207 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699259030651 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699259030745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699259031547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:23:51 2023 " "Processing ended: Mon Nov 06 15:23:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699259031547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699259031547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699259031547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699259031547 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699259032199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699259032746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699259032746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:23:52 2023 " "Processing started: Mon Nov 06 15:23:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699259032746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699259032746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mini_project_Ball -c Mini_project_Ball " "Command: quartus_sta Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699259032746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699259032826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699259032937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699259032937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259032968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259032968 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699259033171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mini_project_Ball.sdc " "Synopsys Design Constraints File file not found: 'Mini_project_Ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699259033199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259033199 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699259033201 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699259033201 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259033201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259033201 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Seclector\[0\] Seclector\[0\] " "create_clock -period 1.000 -name Seclector\[0\] Seclector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699259033202 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259033202 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699259033207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259033207 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699259033208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699259033218 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699259033226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699259033230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.224 " "Worst-case setup slack is -16.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.224            -224.895 Seclector\[0\]  " "  -16.224            -224.895 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.542               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.542               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259033231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.304 " "Worst-case hold slack is -0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.304 Seclector\[0\]  " "   -0.304              -0.304 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.414               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259033237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259033239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259033241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Seclector\[0\]  " "   -3.000              -3.000 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 clock  " "    9.820               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.560               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.560               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259033242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259033242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.439 ns " "Worst Case Available Settling Time: 38.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259033261 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259033261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699259033264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699259033292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699259033970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259034066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699259034074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.223 " "Worst-case setup slack is -15.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.223            -206.203 Seclector\[0\]  " "  -15.223            -206.203 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.523               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.523               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.263 " "Worst-case hold slack is -0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 Seclector\[0\]  " "   -0.263              -0.263 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.334               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259034082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259034083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Seclector\[0\]  " "   -3.000              -3.000 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 clock  " "    9.830               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.548               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.548               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034084 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.484 ns " "Worst Case Available Settling Time: 38.484 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034097 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259034097 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699259034099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259034246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699259034249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.148 " "Worst-case setup slack is -7.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.148             -79.533 Seclector\[0\]  " "   -7.148             -79.533 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.370               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.370               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 Seclector\[0\]  " "   -0.187              -0.187 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.207               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259034257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699259034258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.117 Seclector\[0\]  " "   -3.000              -7.117 Seclector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 clock  " "    9.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.641               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.641               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699259034260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699259034260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.123 ns " "Worst Case Available Settling Time: 39.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699259034273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699259034273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699259034874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699259034878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699259034921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:23:54 2023 " "Processing ended: Mon Nov 06 15:23:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699259034921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699259034921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699259034921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699259034921 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699259035576 ""}
