# vsim -f hds_args.tmp -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 14:47:01 on Jun 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb_spi_master(fast)
# Loading mopshub_lib.spi_module_trial(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
add wave -position insertpoint  \
sim:/tb_spi_master/CLKS_PER_HALF_BIT \
sim:/tb_spi_master/MAIN_CLK_DELAY \
sim:/tb_spi_master/r_Clk \
sim:/tb_spi_master/r_Master_RX_Byte \
sim:/tb_spi_master/r_Master_RX_DV \
sim:/tb_spi_master/r_Master_TX_Byte \
sim:/tb_spi_master/r_Master_TX_DV \
sim:/tb_spi_master/r_Rst_L \
sim:/tb_spi_master/SPI_MODE \
sim:/tb_spi_master/w_Master_TX_Ready \
sim:/tb_spi_master/w_SPI_Clk \
sim:/tb_spi_master/w_SPI_MOSI
run
# Sent out 0xC1, Received 0xc1
# Sent out 0xBE, Received 0xbe
# Sent out 0xEF, Received 0xef
# ** Note: $finish    : /home/dcs/git/mopshub/mopshub_testbench/hdl/tb_spi_master.sv(91)
#    Time: 922 ns  Iteration: 1  Instance: /tb_spi_master
# Break in Module tb_spi_master at /home/dcs/git/mopshub/mopshub_testbench/hdl/tb_spi_master.sv line 91
