<schema xmlns="http://www.cadence.com/spb/csschema"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://www.cadence.com/spb/csschema CSSchema002.xsd">
  <header>
    <schemaVersion>16.6</schemaVersion>
    <creatorTool>conceptHDL</creatorTool>
    <modifierTool>conceptHDL</modifierTool>
    <modificationTime>2015-03-06T18:55:32</modificationTime>
    <savedLibrary>tubii_tk2_lib</savedLibrary>
  </header>
  <designs>
    <design schemaType="nameBased" name="front_ports" view="sch_1">
      <external_errors>true</external_errors>
      <lastids>
        <instanceid>8</instanceid>
        <netid>60</netid>
        <insttermid>83</insttermid>
      </lastids>
      <cells>
        <cell>
          <id>S2</id>
          <library>tubii_tk2_lib</library>
          <name>translation_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T63</id>
              <name>ecl_to_lvds_out_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T64</id>
              <name>ecl_to_lvds_out_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T65</id>
              <name>ecl_to_nim_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T66</id>
              <name>ecl_to_nim_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T67</id>
              <name>ecl_to_ttl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T68</id>
              <name>lvds_to_ecl_in_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T69</id>
              <name>lvds_to_ecl_in_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T70</id>
              <name>lvds_to_ecl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T71</id>
              <name>nim_to_ecl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T72</id>
              <name>nim_to_ecl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T73</id>
              <name>ttl_to_ecl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T86</id>
              <name>ttl_to_ecl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T89</id>
              <name>ecl_to_lvds_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T90</id>
              <name>ecl_to_ttl_out</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S3</id>
          <library>tubii_tk2_lib</library>
          <name>mtca_mimic_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T99</id>
              <name>mtca_mimic1_out_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T100</id>
              <name>mtca_mimic1_out_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T101</id>
              <name>mtca_mimic1_pulse_anal</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T102</id>
              <name>mtca_mimic2_out_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T103</id>
              <name>mtca_mimic2_out_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T104</id>
              <name>mtca_mimic2_pulse_anal</name>
              <direction>output</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S4</id>
          <library>tubii_tk2_lib</library>
          <name>ellie_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T112</id>
              <name>smellie_delay_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T113</id>
              <name>smellie_delay_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T114</id>
              <name>smellie_pulse_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T115</id>
              <name>tellie_delay_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T116</id>
              <name>tellie_delay_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T117</id>
              <name>tellie_pulse_out</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S5</id>
          <library>tubii_tk2_lib</library>
          <name>clock_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T122</id>
              <name>clk100_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T123</id>
              <name>clk100_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T124</id>
              <name>tub_clk_in</name>
              <direction>output</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S6</id>
          <library>tubii_tk2_lib</library>
          <name>time_bus_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T132</id>
              <name>gt_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T133</id>
              <name>gt_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T134</id>
              <name>sync24_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T135</id>
              <name>sync24_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T136</id>
              <name>sync_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T137</id>
              <name>sync_p</name>
              <direction>output</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S7</id>
          <library>tubii_tk2_lib</library>
          <name>general_utilities_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T147</id>
              <name>generic_delay_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T148</id>
              <name>generic_delay_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T149</id>
              <name>generic_pulse_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T151</id>
              <name>pulse_inv_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T152</id>
              <name>pulse_inv_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T153</id>
              <name>ribbon_pulse_in_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T154</id>
              <name>ribbon_pulse_in_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T155</id>
              <name>ribbon_pulse_out_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T156</id>
              <name>ribbon_pulse_out_p</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S8</id>
          <library>tubii_tk2_lib</library>
          <name>caen_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
          </terms>
        </cell>
      </cells>
      <nets>
        <net>
          <id>N16</id>
          <name>ecl_to_lvds_out_n</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N17</id>
          <name>ecl_to_lvds_out_p</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N18</id>
          <name>ecl_to_nim_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N19</id>
          <name>ecl_to_nim_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N20</id>
          <name>ecl_to_ttl_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N21</id>
          <name>lvds_to_ecl_in_n</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N22</id>
          <name>lvds_to_ecl_in_p</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N23</id>
          <name>lvds_to_ecl_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N24</id>
          <name>nim_to_ecl_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N25</id>
          <name>nim_to_ecl_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N26</id>
          <name>ttl_to_ecl_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N27</id>
          <name>ttl_to_ecl_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N28</id>
          <name>ecl_to_lvds_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N29</id>
          <name>ecl_to_ttl_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N30</id>
          <name>mtca_mimic1_out_n</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N31</id>
          <name>mtca_mimic1_out_p</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N32</id>
          <name>mtca_mimic1_pulse_anal</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N33</id>
          <name>mtca_mimic2_out_n</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N34</id>
          <name>mtca_mimic2_out_p</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N35</id>
          <name>mtca_mimic2_pulse_anal</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N37</id>
          <name>smellie_delay_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N38</id>
          <name>smellie_delay_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N39</id>
          <name>smellie_pulse_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N40</id>
          <name>tellie_delay_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N41</id>
          <name>tellie_delay_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N42</id>
          <name>tellie_pulse_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N43</id>
          <name>clk100_n</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N44</id>
          <name>clk100_p</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N45</id>
          <name>tub_clk_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N46</id>
          <name>gt_n</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N47</id>
          <name>gt_p</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N48</id>
          <name>sync24_n</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N49</id>
          <name>sync24_p</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N50</id>
          <name>sync_n</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N51</id>
          <name>sync_p</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N52</id>
          <name>generic_delay_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N53</id>
          <name>generic_delay_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N54</id>
          <name>generic_pulse_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N55</id>
          <name>pulse_inv_in</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N56</id>
          <name>pulse_inv_out</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N57</id>
          <name>ribbon_pulse_in_n</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N58</id>
          <name>ribbon_pulse_in_p</name>
          <scope>interface</scope>
          <direction>output</direction>
        </net>
        <net>
          <id>N59</id>
          <name>ribbon_pulse_out_n</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>N60</id>
          <name>ribbon_pulse_out_p</name>
          <scope>interface</scope>
          <direction>input</direction>
        </net>
        <net>
          <id>gnd</id>
          <name>gnd</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
      </nets>
      <aliases>
      </aliases>
      <differentialnets>
      </differentialnets>
      <differentialbusnets>
      </differentialbusnets>
      <netgroups>
      </netgroups>
      <netinterfaces>
      </netinterfaces>
      <instances>
        <instance>
          <id>I2</id>
          <cellid>S2</cellid>
          <name>page1_i21</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M35</id>
              <termid>T63</termid>
              <connections>
                <connection net="N16" />
              </connections>
            </pin>
            <pin>
              <id>M36</id>
              <termid>T64</termid>
              <connections>
                <connection net="N17" />
              </connections>
            </pin>
            <pin>
              <id>M37</id>
              <termid>T65</termid>
              <connections>
                <connection net="N18" />
              </connections>
            </pin>
            <pin>
              <id>M38</id>
              <termid>T66</termid>
              <connections>
                <connection net="N19" />
              </connections>
            </pin>
            <pin>
              <id>M39</id>
              <termid>T67</termid>
              <connections>
                <connection net="N20" />
              </connections>
            </pin>
            <pin>
              <id>M40</id>
              <termid>T68</termid>
              <connections>
                <connection net="N21" />
              </connections>
            </pin>
            <pin>
              <id>M41</id>
              <termid>T69</termid>
              <connections>
                <connection net="N22" />
              </connections>
            </pin>
            <pin>
              <id>M42</id>
              <termid>T70</termid>
              <connections>
                <connection net="N23" />
              </connections>
            </pin>
            <pin>
              <id>M43</id>
              <termid>T71</termid>
              <connections>
                <connection net="N24" />
              </connections>
            </pin>
            <pin>
              <id>M44</id>
              <termid>T72</termid>
              <connections>
                <connection net="N25" />
              </connections>
            </pin>
            <pin>
              <id>M45</id>
              <termid>T73</termid>
              <connections>
                <connection net="N27" />
              </connections>
            </pin>
            <pin>
              <id>M46</id>
              <termid>T86</termid>
              <connections>
                <connection net="N26" />
              </connections>
            </pin>
            <pin>
              <id>M47</id>
              <termid>T89</termid>
              <connections>
                <connection net="N28" />
              </connections>
            </pin>
            <pin>
              <id>M48</id>
              <termid>T90</termid>
              <connections>
                <connection net="N29" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I3</id>
          <cellid>S3</cellid>
          <name>page1_i36</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M50</id>
              <termid>T99</termid>
              <connections>
                <connection net="N30" />
              </connections>
            </pin>
            <pin>
              <id>M51</id>
              <termid>T100</termid>
              <connections>
                <connection net="N31" />
              </connections>
            </pin>
            <pin>
              <id>M52</id>
              <termid>T101</termid>
              <connections>
                <connection net="N32" />
              </connections>
            </pin>
            <pin>
              <id>M53</id>
              <termid>T102</termid>
              <connections>
                <connection net="N33" />
              </connections>
            </pin>
            <pin>
              <id>M54</id>
              <termid>T103</termid>
              <connections>
                <connection net="N34" />
              </connections>
            </pin>
            <pin>
              <id>M55</id>
              <termid>T104</termid>
              <connections>
                <connection net="N35" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I4</id>
          <cellid>S4</cellid>
          <name>page1_i43</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M57</id>
              <termid>T112</termid>
              <connections>
                <connection net="N37" />
              </connections>
            </pin>
            <pin>
              <id>M58</id>
              <termid>T113</termid>
              <connections>
                <connection net="N38" />
              </connections>
            </pin>
            <pin>
              <id>M59</id>
              <termid>T114</termid>
              <connections>
                <connection net="N39" />
              </connections>
            </pin>
            <pin>
              <id>M60</id>
              <termid>T115</termid>
              <connections>
                <connection net="N40" />
              </connections>
            </pin>
            <pin>
              <id>M61</id>
              <termid>T116</termid>
              <connections>
                <connection net="N41" />
              </connections>
            </pin>
            <pin>
              <id>M62</id>
              <termid>T117</termid>
              <connections>
                <connection net="N42" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I5</id>
          <cellid>S5</cellid>
          <name>page1_i50</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M64</id>
              <termid>T122</termid>
              <connections>
                <connection net="N43" />
              </connections>
            </pin>
            <pin>
              <id>M65</id>
              <termid>T123</termid>
              <connections>
                <connection net="N44" />
              </connections>
            </pin>
            <pin>
              <id>M66</id>
              <termid>T124</termid>
              <connections>
                <connection net="N45" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I6</id>
          <cellid>S6</cellid>
          <name>page1_i54</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M68</id>
              <termid>T132</termid>
              <connections>
                <connection net="N46" />
              </connections>
            </pin>
            <pin>
              <id>M69</id>
              <termid>T133</termid>
              <connections>
                <connection net="N47" />
              </connections>
            </pin>
            <pin>
              <id>M70</id>
              <termid>T134</termid>
              <connections>
                <connection net="N48" />
              </connections>
            </pin>
            <pin>
              <id>M71</id>
              <termid>T135</termid>
              <connections>
                <connection net="N49" />
              </connections>
            </pin>
            <pin>
              <id>M72</id>
              <termid>T136</termid>
              <connections>
                <connection net="N50" />
              </connections>
            </pin>
            <pin>
              <id>M73</id>
              <termid>T137</termid>
              <connections>
                <connection net="N51" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I7</id>
          <cellid>S7</cellid>
          <name>page1_i61</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M74</id>
              <termid>T147</termid>
              <connections>
                <connection net="N52" />
              </connections>
            </pin>
            <pin>
              <id>M75</id>
              <termid>T148</termid>
              <connections>
                <connection net="N53" />
              </connections>
            </pin>
            <pin>
              <id>M76</id>
              <termid>T149</termid>
              <connections>
                <connection net="N54" />
              </connections>
            </pin>
            <pin>
              <id>M78</id>
              <termid>T151</termid>
              <connections>
                <connection net="N55" />
              </connections>
            </pin>
            <pin>
              <id>M79</id>
              <termid>T152</termid>
              <connections>
                <connection net="N56" />
              </connections>
            </pin>
            <pin>
              <id>M80</id>
              <termid>T153</termid>
              <connections>
                <connection net="N57" />
              </connections>
            </pin>
            <pin>
              <id>M81</id>
              <termid>T154</termid>
              <connections>
                <connection net="N58" />
              </connections>
            </pin>
            <pin>
              <id>M82</id>
              <termid>T155</termid>
              <connections>
                <connection net="N59" />
              </connections>
            </pin>
            <pin>
              <id>M83</id>
              <termid>T156</termid>
              <connections>
                <connection net="N60" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I8</id>
          <cellid>S8</cellid>
          <name>page1_i71</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
      </instances>
      <templateresolutions>
      </templateresolutions>
      <templateinstances>
      </templateinstances>
      <extensions>
        <extension name="schematic_extension">
        <schematicExtension>
        <errorStatus>true</errorStatus>
        <netScopes>
          <netScope ref="clk100_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="clk100_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_lvds_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_lvds_out_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_lvds_out_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_nim_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_nim_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_ttl_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ecl_to_ttl_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="generic_delay_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="generic_delay_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="generic_pulse_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="gt_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="gt_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="lvds_to_ecl_in_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="lvds_to_ecl_in_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="lvds_to_ecl_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic1_out_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic1_out_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic1_pulse_anal">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic2_out_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic2_out_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="mtca_mimic2_pulse_anal">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="nim_to_ecl_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="nim_to_ecl_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="pulse_inv_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="pulse_inv_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ribbon_pulse_in_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ribbon_pulse_in_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ribbon_pulse_out_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ribbon_pulse_out_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="smellie_delay_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="smellie_delay_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="smellie_pulse_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="sync24_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="sync24_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="sync_n">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="sync_p">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="tellie_delay_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="tellie_delay_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="tellie_pulse_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="ttl_to_ecl_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
          <netScope ref="ttl_to_ecl_out">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>input</direction>
            </pageScope>
          </netScope>
          <netScope ref="tub_clk_in">
            <pageScope number="1">
              <scope>interface</scope>
              <direction>output</direction>
            </pageScope>
          </netScope>
        </netScopes>
        <pages>
          <page number="1">
            <physicalPageNumber>1</physicalPageNumber>
            <errorStatus>false</errorStatus>
            <nets>
              <net ref="clk100_n"></net>
              <net ref="clk100_p"></net>
              <net ref="ecl_to_lvds_in"></net>
              <net ref="ecl_to_lvds_out_n"></net>
              <net ref="ecl_to_lvds_out_p"></net>
              <net ref="ecl_to_nim_in"></net>
              <net ref="ecl_to_nim_out"></net>
              <net ref="ecl_to_ttl_in"></net>
              <net ref="ecl_to_ttl_out"></net>
              <net ref="generic_delay_in"></net>
              <net ref="generic_delay_out"></net>
              <net ref="generic_pulse_out"></net>
              <net ref="gt_n"></net>
              <net ref="gt_p"></net>
              <net ref="lvds_to_ecl_in_n"></net>
              <net ref="lvds_to_ecl_in_p"></net>
              <net ref="lvds_to_ecl_out"></net>
              <net ref="mtca_mimic1_out_n"></net>
              <net ref="mtca_mimic1_out_p"></net>
              <net ref="mtca_mimic1_pulse_anal"></net>
              <net ref="mtca_mimic2_out_n"></net>
              <net ref="mtca_mimic2_out_p"></net>
              <net ref="mtca_mimic2_pulse_anal"></net>
              <net ref="nim_to_ecl_in"></net>
              <net ref="nim_to_ecl_out"></net>
              <net ref="pulse_inv_in"></net>
              <net ref="pulse_inv_out"></net>
              <net ref="ribbon_pulse_in_n"></net>
              <net ref="ribbon_pulse_in_p"></net>
              <net ref="ribbon_pulse_out_n"></net>
              <net ref="ribbon_pulse_out_p"></net>
              <net ref="smellie_delay_in"></net>
              <net ref="smellie_delay_out"></net>
              <net ref="smellie_pulse_out"></net>
              <net ref="sync24_n"></net>
              <net ref="sync24_p"></net>
              <net ref="sync_n"></net>
              <net ref="sync_p"></net>
              <net ref="tellie_delay_in"></net>
              <net ref="tellie_delay_out"></net>
              <net ref="tellie_pulse_out"></net>
              <net ref="ttl_to_ecl_in"></net>
              <net ref="ttl_to_ecl_out"></net>
              <net ref="tub_clk_in"></net>
            </nets>
            <instances>
              <instance ref="i21"></instance>
              <instance ref="i36"></instance>
              <instance ref="i43"></instance>
              <instance ref="i50"></instance>
              <instance ref="i54"></instance>
              <instance ref="i61"></instance>
              <instance ref="i71"></instance>
            </instances>
          </page>
        </pages>
      </schematicExtension>
        </extension>
      </extensions>
    </design>
  </designs>
</schema>
