{
	"author": [
		"Luca Benini",
		"Giovanni De Micheli",
		"Enrico Macii",
		"Massimo Poncino",
		"Riccardo Scarsi"
	],
	"booktitle": "Proceedings of the Second European Design and Test Conference",
	"booktitleshort": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/BeniniMMPS97",
	"doi": "10.1109/EDTC.1997.582409",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582409",
	"pages": "514-520",
	"publisher": "IEEE",
	"stemmed": [
		"symbol",
		"synthesi",
		"of",
		"clock",
		"gate",
		"logic",
		"for",
		"power",
		"optim",
		"of",
		"control",
		"orient",
		"synchron",
		"network"
	],
	"tag": [
		"logic",
		"network",
		"optimisation",
		"synthesis"
	],
	"title": "Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1997
}