verilog-property-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\(\\<[a-zA-Z_][a-zA-Z_0-9.]*\\>\\s-*:\\s-*\\)?\\(\\(assert\\|assume\\|cover\\)\\>\\s-+\\<property\\>\\)\\|\\(assert\\)"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.