###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 22:58:43 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/flag_reg/CK 
Endpoint:   CLK_DIV_TX_INST/flag_reg/RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.201 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.333 | 
     | UART_SCAN_CLK__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.393 | 
     | UART_SCAN_CLK__L3_I1       | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.410 | 
     | RST_SYNC2_INST/\FFs_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0  | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.008 | 
     | CLK_DIV_TX_INST/flag_reg   | RN ^        | SDFFRQX2M  | 0.619 | 0.003 |   0.810 |    1.011 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.201 | 
     | UART_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1             | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0     | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.009 | 
     | UART_SCAN_CLK__L3_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.048 | 
     | UART_SCAN_CLK__L4_I0     | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.099 | 
     | UART_SCAN_CLK__L5_I0     | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.155 | 
     | UART_SCAN_CLK__L6_I1     | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.224 | 
     | UART_SCAN_CLK__L7_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.282 | 
     | UART_SCAN_CLK__L8_I1     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1    | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.538 | 
     | UART_SCAN_CLK__L13_I2    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.643 | 
     | UART_SCAN_CLK__L15_I0    | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.697 | 
     | UART_SCAN_CLK__L16_I0    | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.743 | 
     | UART_SCAN_CLK__L18_I0    | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.769 | 
     | CLK_DIV_TX_INST/flag_reg | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[3] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.393 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.410 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.008 | 
     | CLK_DIV_TX_INST/\counter_reg[3] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.009 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.048 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.099 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.538 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.643 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.697 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.743 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.769 | 
     | CLK_DIV_TX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[4] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.393 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.410 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.008 | 
     | CLK_DIV_TX_INST/\counter_reg[4] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.009 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.048 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.099 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.538 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.643 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.697 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.743 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.769 | 
     | CLK_DIV_TX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[2] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.393 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.410 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.008 | 
     | CLK_DIV_TX_INST/\counter_reg[2] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.009 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.048 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.099 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.538 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.643 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.697 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.743 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.769 | 
     | CLK_DIV_TX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[5] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.133 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.393 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.409 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.007 | 
     | CLK_DIV_TX_INST/\counter_reg[5] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.201 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.009 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.049 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.099 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.538 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.644 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.697 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.743 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.770 | 
     | CLK_DIV_TX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[6] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.970
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.133 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.392 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.409 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.007 | 
     | CLK_DIV_TX_INST/\counter_reg[6] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.008 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.049 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.100 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.539 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.644 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.698 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.744 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.770 | 
     | CLK_DIV_TX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.000 |   0.970 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[7] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.133 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.392 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.409 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.576 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.007 | 
     | CLK_DIV_TX_INST/\counter_reg[7] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.008 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.049 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.100 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.539 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.644 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.698 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.744 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.770 | 
     | CLK_DIV_TX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[1] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.810
  Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.219 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.234 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.304 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.333 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.392 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.409 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.575 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.668 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.007 | 
     | CLK_DIV_TX_INST/\counter_reg[1] | RN ^        | SDFFRQX2M  | 0.620 | 0.003 |   0.810 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.200 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.182 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.167 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.097 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.068 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.008 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.049 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.100 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.156 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.225 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.283 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.335 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.386 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.435 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.486 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.539 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.591 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.644 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.698 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.721 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.744 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.770 | 
     | CLK_DIV_TX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.770 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[0] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.971
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.011
  Arrival Time                  0.815
  Slack Time                   -0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.196 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.215 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.230 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.300 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.329 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.388 | 
     | UART_SCAN_CLK__L3_I1            | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.405 | 
     | RST_SYNC2_INST/\FFs_reg[1]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.571 | 
     | U6_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.664 | 
     | SYNC_SCAN_RST2__Exclude_0       | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    1.003 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | RN ^        | SDFFRQX2M  | 0.631 | 0.008 |   0.815 |    1.011 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |   -0.196 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.178 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.163 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.060 | 0.070 |   0.104 |   -0.093 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.133 |   -0.064 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.030 | 0.060 |   0.192 |   -0.004 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.057 |   0.249 |    0.053 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.300 |    0.104 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.056 |   0.356 |    0.160 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.069 |   0.425 |    0.229 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.058 |   0.483 |    0.287 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.536 |    0.339 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.586 |    0.390 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.636 |    0.439 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.687 |    0.490 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.739 |    0.543 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.791 |    0.595 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.844 |    0.648 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.898 |    0.702 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.921 |    0.725 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.944 |    0.748 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.026 | 0.026 |   0.970 |    0.774 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.971 |    0.774 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[2] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.881
  Slack Time                   -0.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.159 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.178 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.193 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.263 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.292 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.351 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.368 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.534 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.627 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.966 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2 | RN ^        | SDFFRQX2M  | 0.701 | 0.074 |   0.881 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.159 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.141 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.126 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.056 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.027 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.033 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.050 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.237 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.335 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.402 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.449 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.471 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.520 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.604 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.604 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.673 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.730 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.783 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.812 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.837 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2 | CK ^        | SDFFRQX2M     | 0.021 | 0.001 |   0.998 |    0.839 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[4] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.883
  Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.177 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.192 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.262 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.291 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.350 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.367 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.533 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.626 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.965 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4 | RN ^        | SDFFRQX2M  | 0.701 | 0.076 |   0.883 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.140 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.125 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.055 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.026 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.034 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.051 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.238 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.336 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.403 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.450 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.472 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.521 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.605 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.605 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.674 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.731 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.784 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.813 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.838 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4 | CK ^        | SDFFRQX2M     | 0.021 | 0.002 |   0.998 |    0.840 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[7] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.883
  Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.176 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.191 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.262 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.291 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.350 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.367 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.533 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.625 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.965 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7 | RN ^        | SDFFRQX2M  | 0.701 | 0.076 |   0.883 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.140 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.125 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.054 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.026 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.034 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.051 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.238 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.336 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.403 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.450 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.473 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.522 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.605 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.605 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.675 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.731 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.785 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.814 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.839 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7 | CK ^        | SDFFRQX2M     | 0.021 | 0.002 |   0.999 |    0.841 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[5] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.883
  Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.176 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.191 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.261 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.290 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.350 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.367 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.533 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.625 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.965 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5 | RN ^        | SDFFRQX2M  | 0.701 | 0.076 |   0.883 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.140 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.125 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.054 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.025 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.034 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.051 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.239 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.337 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.403 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.450 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.473 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.522 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.606 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.606 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.675 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.731 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.785 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.814 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.839 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5 | CK ^        | SDFFRQX2M     | 0.021 | 0.002 |   0.999 |    0.841 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[3] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.883
  Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.176 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.191 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.261 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.290 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.350 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.367 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.533 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.625 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.965 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3 | RN ^        | SDFFRQX2M  | 0.701 | 0.076 |   0.883 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.139 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.124 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.054 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.025 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.034 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.051 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.239 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.337 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.404 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.450 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.473 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.522 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.606 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.606 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.675 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.731 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.785 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.814 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.839 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3 | CK ^        | SDFFRQX2M     | 0.021 | 0.002 |   0.998 |    0.840 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[6] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  0.884
  Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.176 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.191 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.261 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.290 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.350 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.367 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.533 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.625 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.965 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6 | RN ^        | SDFFRQX2M  | 0.701 | 0.077 |   0.884 |    1.041 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.158 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.139 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.124 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.054 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.025 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.034 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.051 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.239 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.337 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.404 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.450 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.473 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.522 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.606 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.606 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.675 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.731 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.785 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.814 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.839 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6 | CK ^        | SDFFRQX2M     | 0.021 | 0.002 |   0.999 |    0.841 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_par_chk/par_err_
reg/CK 
Endpoint:   UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN (^) checked with  
leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                  (^) triggered by  
leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.033
  Arrival Time                  0.884
  Slack Time                   -0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.150 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.168 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.183 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.253 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.282 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.342 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.359 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.525 | 
     | U6_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.617 | 
     | SYNC_SCAN_RST2__Exclude_0                   | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.957 | 
     | UART_INST/U0_UART_RX/U0_par_chk/par_err_reg | RN ^        | SDFFRX1M   | 0.701 | 0.077 |   0.884 |    1.033 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.150 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.131 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.116 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.046 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.017 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.042 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.059 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.247 | 
     | U6_mux2X1/U1                                | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.345 | 
     | SYNC_SCAN_RST2__L1_I0                       | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.412 | 
     | CLK_DIV_RX_INST/U17                         | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.458 | 
     | CLK_DIV_RX_INST/U4                          | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.481 | 
     | CLK_DIV_RX_INST/N0__L1_I0                   | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.530 | 
     | CLK_DIV_RX_INST/U36                         | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.614 | 
     | CLK_DIV_RX_INST                             | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.614 | 
     | U2_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.683 | 
     | RX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.739 | 
     | RX_SCAN_CLK__L2_I0                          | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.793 | 
     | RX_SCAN_CLK__L3_I0                          | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.822 | 
     | RX_SCAN_CLK__L4_I0                          | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.847 | 
     | UART_INST/U0_UART_RX/U0_par_chk/par_err_reg | CK ^        | SDFFRX1M      | 0.021 | 0.002 |   0.999 |    0.849 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_data_sampling/
\Samples_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN (^) 
checked with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                             (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.039
  Arrival Time                  0.891
  Slack Time                   -0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.149 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.167 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.182 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.253 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.281 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.341 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.358 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.524 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.616 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.956 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | RN ^        | SDFFRQX2M  | 0.702 | 0.084 |   0.891 |    1.039 | 
     | [1]                                                |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.149 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.131 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.116 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.045 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.016 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.043 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.060 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.248 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.345 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.412 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.459 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.482 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.531 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.614 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.614 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.684 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.740 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.794 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.823 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.848 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | CK ^        | SDFFRQX2M     | 0.021 | 0.000 |   0.997 |    0.848 | 
     | [1]                                                |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.906
  Slack Time                   -0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.148 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.166 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.181 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.251 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.280 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.340 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.357 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.523 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.615 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.955 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | RN ^        | SDFFRQX2M  | 0.700 | 0.099 |   0.906 |    1.054 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.148 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.129 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.114 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.044 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.015 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.044 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.101 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.152 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.209 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.278 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.305 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.327 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.341 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.507 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.564 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.624 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.624 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.687 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.746 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.802 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.834 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.861 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | CK ^        | SDFFRQX2M     | 0.027 | 0.003 |   1.011 |    0.863 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.040
  Arrival Time                  0.892
  Slack Time                   -0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.166 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.181 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.251 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.280 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.339 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.356 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.522 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.615 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.954 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0 | RN ^        | SDFFRQX2M  | 0.702 | 0.086 |   0.892 |    1.040 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.129 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.114 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.044 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.015 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.045 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.061 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.249 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.347 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.414 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.460 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.483 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.532 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.616 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.616 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.685 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.742 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.795 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.824 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.849 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0 | CK ^        | SDFFRQX2M     | 0.021 | 0.001 |   0.997 |    0.850 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_deserializer/\P_
DATA_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN (^) checked 
with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                           (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.040
  Arrival Time                  0.893
  Slack Time                   -0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.166 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.181 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.251 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.280 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.339 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.356 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.522 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.615 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.954 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1 | RN ^        | SDFFRQX2M  | 0.702 | 0.086 |   0.893 |    1.040 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.129 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.114 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.044 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.015 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.045 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.062 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.249 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.347 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.414 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.461 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.483 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.532 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.616 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.616 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.685 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.742 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.795 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.824 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.849 | 
     | UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1 | CK ^        | SDFFRQX2M     | 0.021 | 0.001 |   0.998 |    0.850 | 
     | ]                                                  |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[2] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.907
  Slack Time                   -0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.165 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.180 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.251 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.280 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.339 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.356 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.522 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.614 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.954 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | RN ^        | SDFFRQX2M  | 0.700 | 0.100 |   0.907 |    1.054 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.147 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.129 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.114 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.044 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.015 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.045 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.102 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.153 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.209 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.278 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.305 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.328 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.342 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.507 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.564 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.624 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.624 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.687 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.746 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.802 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.834 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.861 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | CK ^        | SDFFRQX2M     | 0.027 | 0.003 |   1.011 |    0.864 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[3] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.909
  Slack Time                   -0.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.144 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.162 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.177 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.248 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.277 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.336 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.353 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.519 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.611 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.951 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] | RN ^        | SDFFRQX2M  | 0.699 | 0.103 |   0.909 |    1.054 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.144 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.126 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.111 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.041 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.012 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.048 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.105 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.156 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.212 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.281 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.308 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.331 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.345 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.510 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.567 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.627 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.627 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.690 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.749 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.805 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.837 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.864 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] | CK ^        | SDFFRQX2M     | 0.027 | 0.003 |   1.011 |    0.867 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin PLSE_GEN_INST/pls_flop_reg/CK 
Endpoint:   PLSE_GEN_INST/pls_flop_reg/RN (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.053
  Arrival Time                  0.910
  Slack Time                   -0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.143 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.161 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.176 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.247 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.276 | 
     | UART_SCAN_CLK__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.335 | 
     | UART_SCAN_CLK__L3_I1       | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.352 | 
     | RST_SYNC2_INST/\FFs_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.518 | 
     | U6_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.610 | 
     | SYNC_SCAN_RST2__Exclude_0  | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.950 | 
     | PLSE_GEN_INST/pls_flop_reg | RN ^        | SDFFRQX2M  | 0.699 | 0.103 |   0.910 |    1.053 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.143 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.125 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.110 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.040 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.011 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.049 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.106 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.157 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.213 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.282 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.309 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.332 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.346 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.511 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.568 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.628 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.628 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.691 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.750 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.806 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.838 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.865 | 
     | PLSE_GEN_INST/pls_flop_reg      | CK ^        | SDFFRQX2M     | 0.027 | 0.002 |   1.011 |    0.868 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin PLSE_GEN_INST/rcv_flop_reg/CK 
Endpoint:   PLSE_GEN_INST/rcv_flop_reg/RN (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.053
  Arrival Time                  0.910
  Slack Time                   -0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.143 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.161 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.176 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.247 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.276 | 
     | UART_SCAN_CLK__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.335 | 
     | UART_SCAN_CLK__L3_I1       | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.352 | 
     | RST_SYNC2_INST/\FFs_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.518 | 
     | U6_mux2X1/U1               | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.610 | 
     | SYNC_SCAN_RST2__Exclude_0  | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.950 | 
     | PLSE_GEN_INST/rcv_flop_reg | RN ^        | SDFFRQX2M  | 0.699 | 0.103 |   0.910 |    1.053 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.143 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.125 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.110 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.039 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.011 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.049 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.106 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.157 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.213 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.282 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.310 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.332 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.346 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.511 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.569 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.628 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.628 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.691 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.750 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.806 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.838 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.865 | 
     | PLSE_GEN_INST/rcv_flop_reg      | CK ^        | SDFFRQX2M     | 0.027 | 0.002 |   1.011 |    0.868 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin UART_INST/U0_UART_RX/U0_data_sampling/
\Samples_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN (^) 
checked with  leading edge of 'RX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                             (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.040
  Arrival Time                  0.898
  Slack Time                   -0.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.142 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.160 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.175 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.245 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.274 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.334 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.350 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.517 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.609 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.948 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | RN ^        | SDFFRQX2M  | 0.702 | 0.091 |   0.898 |    1.040 | 
     | [0]                                                |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.142 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.123 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.108 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.038 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.009 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.050 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.017 |   0.209 |    0.067 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.188 |   0.396 |    0.255 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.098 |   0.494 |    0.353 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.067 |   0.561 |    0.420 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.047 |   0.608 |    0.466 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.631 |    0.489 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.680 |    0.538 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.036 | 0.084 |   0.763 |    0.622 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.763 |    0.622 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.069 |   0.833 |    0.691 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.030 | 0.056 |   0.889 |    0.747 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.054 |   0.943 |    0.801 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.972 |    0.830 | 
     | RX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.997 |    0.855 | 
     | UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg | CK ^        | SDFFRQX2M     | 0.021 | 0.001 |   0.997 |    0.856 | 
     | [0]                                                |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin FIFO_INST/fifo_rd/\rptr_reg[2] /CK 
Endpoint:   FIFO_INST/fifo_rd/\rptr_reg[2] /RN (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q      (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.913
  Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.141 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.160 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.175 | 
     | U1_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.245 | 
     | UART_SCAN_CLK__L1_I0           | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.274 | 
     | UART_SCAN_CLK__L2_I0           | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.333 | 
     | UART_SCAN_CLK__L3_I1           | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.350 | 
     | RST_SYNC2_INST/\FFs_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.516 | 
     | U6_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.609 | 
     | SYNC_SCAN_RST2__Exclude_0      | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.948 | 
     | FIFO_INST/fifo_rd/\rptr_reg[2] | RN ^        | SDFFRQX2M  | 0.698 | 0.106 |   0.913 |    1.054 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.141 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.123 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.108 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.038 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.009 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.051 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.108 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.159 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.215 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.284 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.311 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.333 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.347 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.513 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.570 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.630 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.630 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.693 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.752 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.808 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.840 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.867 | 
     | FIFO_INST/fifo_rd/\rptr_reg[2]  | CK ^        | SDFFRQX2M     | 0.027 | 0.003 |   1.011 |    0.870 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin FIFO_INST/fifo_rd/\rptr_reg[1] /CK 
Endpoint:   FIFO_INST/fifo_rd/\rptr_reg[1] /RN (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q      (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.913
  Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.141 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.160 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.175 | 
     | U1_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.245 | 
     | UART_SCAN_CLK__L1_I0           | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.274 | 
     | UART_SCAN_CLK__L2_I0           | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.333 | 
     | UART_SCAN_CLK__L3_I1           | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.350 | 
     | RST_SYNC2_INST/\FFs_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.516 | 
     | U6_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.609 | 
     | SYNC_SCAN_RST2__Exclude_0      | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.948 | 
     | FIFO_INST/fifo_rd/\rptr_reg[1] | RN ^        | SDFFRQX4M  | 0.698 | 0.106 |   0.913 |    1.054 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.141 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.123 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.108 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.038 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.009 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.051 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.108 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.159 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.215 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.284 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.311 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.334 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.347 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.513 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.570 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.630 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.630 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.693 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.752 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.808 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.840 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.867 | 
     | FIFO_INST/fifo_rd/\rptr_reg[1]  | CK ^        | SDFFRQX4M     | 0.027 | 0.003 |   1.011 |    0.870 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin FIFO_INST/fifo_rd/\rptr_reg[3] /CK 
Endpoint:   FIFO_INST/fifo_rd/\rptr_reg[3] /RN (^) checked with  leading edge 
of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q      (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.914
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.244 | 
     | UART_SCAN_CLK__L1_I0           | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0           | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1           | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                   | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0      | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | FIFO_INST/fifo_rd/\rptr_reg[3] | RN ^        | SDFFRQX2M  | 0.698 | 0.107 |   0.914 |    1.054 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.008 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.631 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.631 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | FIFO_INST/fifo_rd/\rptr_reg[3]  | CK ^        | SDFFRQX2M     | 0.027 | 0.003 |   1.011 |    0.871 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[4] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.011
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.053
  Arrival Time                  0.913
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.244 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] | RN ^        | SDFFRQX2M  | 0.698 | 0.106 |   0.913 |    1.053 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] | CK ^        | SDFFRQX2M     | 0.027 | 0.002 |   1.011 |    0.871 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff2_reg[3] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.915
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.244 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | RN ^        | SDFFRQX2M  | 0.698 | 0.108 |   0.915 |    1.055 | 
     | g[3]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.872 | 
     | g[3]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[7] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.915
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] | RN ^        | SDFFRQX2M  | 0.697 | 0.108 |   0.915 |    1.055 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.872 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[5] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.010
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.912
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] | RN ^        | SDFFRQX2M  | 0.698 | 0.105 |   0.912 |    1.052 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] | CK ^        | SDFFRQX2M     | 0.027 | 0.001 |   1.010 |    0.870 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/
parity_reg/CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                     (^) triggered by  
leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.915
  Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.158 | 
     | UART_CLK__L2_I0                                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.173 | 
     | U1_mux2X1/U1                                   | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                           | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.332 | 
     | UART_SCAN_CLK__L3_I1                           | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.349 | 
     | RST_SYNC2_INST/\FFs_reg[1]                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.515 | 
     | U6_mux2X1/U1                                   | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.607 | 
     | SYNC_SCAN_RST2__Exclude_0                      | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.947 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/parity_reg | RN ^        | SDFFRQX2M  | 0.697 | 0.108 |   0.915 |    1.055 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                |             |               |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.122 | 
     | UART_CLK__L2_I0                                | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.107 | 
     | U1_mux2X1/U1                                   | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                           | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.052 | 
     | UART_SCAN_CLK__L3_I0                           | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.109 | 
     | UART_SCAN_CLK__L4_I0                           | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.160 | 
     | UART_SCAN_CLK__L5_I0                           | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.216 | 
     | UART_SCAN_CLK__L6_I1                           | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.285 | 
     | UART_SCAN_CLK__L7_I2                           | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                           | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.335 | 
     | UART_SCAN_CLK__L9_I3                           | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.349 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.514 | 
     | n20__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                            | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                   | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.694 | 
     | TX_SCAN_CLK__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.753 | 
     | TX_SCAN_CLK__L2_I0                             | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.809 | 
     | TX_SCAN_CLK__L3_I0                             | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.841 | 
     | TX_SCAN_CLK__L4_I0                             | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.868 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/parity_reg | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff2_reg[1] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[1]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.036 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.313 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.572 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[1]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff1_reg[0] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.272 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[0]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.007 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.632 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.632 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[0]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff1_reg[3] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.271 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[3]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.006 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.633 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.633 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[3]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff2_reg[0] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.271 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[0]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.006 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.633 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.633 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[0]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff1_reg[1] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.271 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[1]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.006 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.633 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.633 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[1]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff1_reg[2] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.055
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.271 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.055 | 
     | g[2]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.006 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.633 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.633 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[2]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/
\sync_ff2_reg[2] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                              (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.012
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.054
  Arrival Time                  0.916
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.172 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.243 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.271 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.331 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.348 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.514 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.606 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.946 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | RN ^        | SDFFRQX2M  | 0.697 | 0.109 |   0.916 |    1.054 | 
     | g[2]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.106 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.035 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.006 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.053 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.110 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.161 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.217 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.286 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.314 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.336 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.350 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.515 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.573 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.633 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.633 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.695 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.754 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.810 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.842 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.027 | 0.027 |   1.008 |    0.869 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.027 | 0.004 |   1.012 |    0.873 | 
     | g[2]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_
V_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                          (^) 
triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.914
  Slack Time                   -0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.138 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.156 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.171 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.241 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.270 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.330 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.347 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.513 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.605 | 
     | SYNC_SCAN_RST2__Exclude_0                          | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.945 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] | RN ^        | SDFFRQX2M  | 0.698 | 0.107 |   0.914 |    1.052 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.138 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.119 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.104 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.034 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.005 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.054 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.111 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.162 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.219 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.288 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.315 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.337 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.351 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.517 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.574 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.634 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.634 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.697 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.756 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.812 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.844 | 
     | TX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.870 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.009 |    0.872 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[2] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.914
  Slack Time                   -0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.138 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.156 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.171 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.241 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.270 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.330 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.347 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.513 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.605 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.945 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | RN ^        | SDFFRQX2M  | 0.698 | 0.107 |   0.914 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.138 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.119 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.104 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.034 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.005 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.054 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.111 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.162 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.219 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.288 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.315 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.337 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.351 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.517 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.574 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.634 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.634 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.697 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.756 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.812 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.844 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.870 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.009 |    0.872 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.010
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.915
  Slack Time                   -0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.156 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.171 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.241 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.270 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.329 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.346 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.512 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.605 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.944 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | RN ^        | SDFFRQX2M  | 0.698 | 0.108 |   0.915 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.119 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.104 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.034 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.005 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.055 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.112 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.163 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.219 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.288 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.315 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.337 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.351 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.517 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.574 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.634 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.634 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.697 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.756 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.812 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.844 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.870 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.010 |    0.872 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.010
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.915
  Slack Time                   -0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.156 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.171 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.241 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.270 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.329 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.346 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.512 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.605 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.944 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] | RN ^        | SDFFRQX2M  | 0.698 | 0.108 |   0.915 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.119 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.104 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.034 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.005 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.055 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.112 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.163 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.219 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.288 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.315 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.337 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.351 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.517 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.574 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.634 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.634 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.697 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.756 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.812 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.844 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.870 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.010 |    0.872 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[3] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.915
  Slack Time                   -0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.155 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.170 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.240 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.269 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.329 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.346 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.512 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.604 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.944 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | RN ^        | SDFFRQX2M  | 0.698 | 0.108 |   0.915 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.137 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.118 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.103 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.033 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.004 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.055 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.112 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.163 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.220 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.289 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.316 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.338 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.352 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.517 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.575 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.635 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.635 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.698 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.757 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.813 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.845 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.871 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.009 |    0.873 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[5] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.917
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.153 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.168 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.267 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.327 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.344 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.510 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.602 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.942 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] | RN ^        | SDFFRQX2M  | 0.697 | 0.110 |   0.917 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.116 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.101 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.031 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.002 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.057 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.114 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.165 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.222 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.291 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.318 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.340 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.354 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.520 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.577 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.637 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.637 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.700 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.759 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.815 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.847 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.873 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.009 |    0.874 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_fsm/\current_
state_reg[1] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.010
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.917
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.153 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.168 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.267 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.327 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.344 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.510 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.602 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.942 | 
     | UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] | RN ^        | SDFFRQX2M  | 0.697 | 0.110 |   0.917 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.116 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.101 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.031 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.002 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.057 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.114 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.165 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.222 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.291 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.318 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.340 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.354 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.520 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.577 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.637 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.637 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.700 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.759 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.815 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.847 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.873 | 
     | UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.010 |    0.875 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[6] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.917
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.153 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.168 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.267 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.327 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.343 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.510 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.602 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.942 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | RN ^        | SDFFRQX2M  | 0.697 | 0.110 |   0.917 |    1.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.116 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.101 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.031 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.002 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.057 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.115 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.165 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.222 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.291 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.318 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.340 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.354 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.520 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.577 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.637 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.637 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.700 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.759 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.815 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.847 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.873 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.009 |    0.875 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_
V_reg[4] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q                         (^) triggered 
by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.009
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.051
  Arrival Time                  0.917
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.153 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.168 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.267 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.327 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.343 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.510 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.602 | 
     | SYNC_SCAN_RST2__Exclude_0                         | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.941 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | RN ^        | SDFFRQX2M  | 0.697 | 0.110 |   0.917 |    1.051 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.135 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.116 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.101 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.031 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.002 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.057 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.115 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.165 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.222 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.291 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.318 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.340 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.354 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.520 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.577 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.637 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.637 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.700 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.759 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.815 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.847 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.873 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | CK ^        | SDFFRQX2M     | 0.024 | 0.001 |   1.009 |    0.874 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin UART_INST/U0_UART_TX/U0_fsm/busy_reg/CK 
Endpoint:   UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q           (^) triggered by  leading 
edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          1.010
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.052
  Arrival Time                  0.918
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.135 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.153 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.168 | 
     | U1_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M     | 0.060 | 0.070 |   0.104 |    0.238 | 
     | UART_SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.132 |    0.267 | 
     | UART_SCAN_CLK__L2_I0                 | A v -> Y v  | CLKBUFX24M | 0.030 | 0.060 |   0.192 |    0.327 | 
     | UART_SCAN_CLK__L3_I1                 | A v -> Y ^  | CLKINVX16M | 0.012 | 0.017 |   0.209 |    0.343 | 
     | RST_SYNC2_INST/\FFs_reg[1]           | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.375 |    0.510 | 
     | U6_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M     | 0.082 | 0.092 |   0.467 |    0.602 | 
     | SYNC_SCAN_RST2__Exclude_0            | A ^ -> Y ^  | BUFX8M     | 0.612 | 0.340 |   0.807 |    0.941 | 
     | UART_INST/U0_UART_TX/U0_fsm/busy_reg | RN ^        | SDFFRQX2M  | 0.697 | 0.111 |   0.918 |    1.052 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                      |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.135 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.116 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.101 | 
     | U1_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.070 |   0.104 |   -0.031 | 
     | UART_SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX6M     | 0.030 | 0.029 |   0.133 |   -0.002 | 
     | UART_SCAN_CLK__L2_I0                 | A v -> Y v  | CLKBUFX24M    | 0.030 | 0.060 |   0.192 |    0.057 | 
     | UART_SCAN_CLK__L3_I0                 | A v -> Y v  | CLKBUFX20M    | 0.023 | 0.057 |   0.249 |    0.115 | 
     | UART_SCAN_CLK__L4_I0                 | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.051 |   0.300 |    0.165 | 
     | UART_SCAN_CLK__L5_I0                 | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.056 |   0.356 |    0.222 | 
     | UART_SCAN_CLK__L6_I1                 | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.069 |   0.425 |    0.291 | 
     | UART_SCAN_CLK__L7_I2                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.453 |    0.318 | 
     | UART_SCAN_CLK__L8_I2                 | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.475 |    0.340 | 
     | UART_SCAN_CLK__L9_I3                 | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.489 |    0.354 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg      | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.654 |    0.520 | 
     | n20__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.057 |   0.712 |    0.577 | 
     | CLK_DIV_TX_INST/U35                  | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.060 |   0.771 |    0.637 | 
     | CLK_DIV_TX_INST                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.771 |    0.637 | 
     | U3_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.834 |    0.700 | 
     | TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M    | 0.038 | 0.059 |   0.893 |    0.759 | 
     | TX_SCAN_CLK__L2_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.056 |   0.949 |    0.815 | 
     | TX_SCAN_CLK__L3_I0                   | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.981 |    0.847 | 
     | TX_SCAN_CLK__L4_I1                   | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   1.008 |    0.873 | 
     | UART_INST/U0_UART_TX/U0_fsm/busy_reg | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   1.010 |    0.875 | 
     +---------------------------------------------------------------------------------------------------------+ 

