<repack_design_constraints>
  <!-- For a given .blif file, we want to assign 
       - the clk0 signal to the clk[0] port of all the clb tiles available in the FPGA fabric
       - the clk1 signal to the clk[1] port of all the clb tiles available in the FPGA fabric
       and ensure no signals could be mapped to 
       - the clk[2] port of all the clb tiles available in the FPGA fabric
       - the clk[3] port of all the clb tiles available in the FPGA fabric
    -->
  <pin_constraint pb_type="clb" pin="clk0" net="clk0"/>
  <pin_constraint pb_type="clb" pin="clk1" net="clk1"/>
  <pin_constraint pb_type="clb" pin="clk2" net="OPEN"/>
  <pin_constraint pb_type="clb" pin="clk3" net="OPEN"/>
</repack_design_constraints>

