<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-quick-reference/instructions" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.7.0">
<title data-rh="true">AArch 64 Instructions | RiscV Documentation</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://travisc671.github.io/RiscV-docs/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://travisc671.github.io/RiscV-docs/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://travisc671.github.io/RiscV-docs/docs/quick-reference/instructions/"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="AArch 64 Instructions | RiscV Documentation"><meta data-rh="true" name="description" content="adc - Add with carry"><meta data-rh="true" property="og:description" content="adc - Add with carry"><link data-rh="true" rel="icon" href="/RiscV-docs/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://travisc671.github.io/RiscV-docs/docs/quick-reference/instructions/"><link data-rh="true" rel="alternate" href="https://travisc671.github.io/RiscV-docs/docs/quick-reference/instructions/" hreflang="en"><link data-rh="true" rel="alternate" href="https://travisc671.github.io/RiscV-docs/docs/quick-reference/instructions/" hreflang="x-default"><link rel="stylesheet" href="/RiscV-docs/assets/css/styles.3a383670.css">
<script src="/RiscV-docs/assets/js/runtime~main.85f4b21e.js" defer="defer"></script>
<script src="/RiscV-docs/assets/js/main.c26b4a67.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><link rel="preload" as="image" href="/RiscV-docs/img/logo.svg"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/RiscV-docs/"><div class="navbar__logo"><img src="/RiscV-docs/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/RiscV-docs/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">My Site</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/RiscV-docs/docs/intro/">Tutorial</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite" aria-pressed="false"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/RiscV-docs/docs/intro/">Tutorial Intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" href="/RiscV-docs/docs/category/quick-reference/">Quick Reference</a><button aria-label="Collapse sidebar category &#x27;Quick Reference&#x27;" aria-expanded="true" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/RiscV-docs/docs/quick-reference/instructions/">AArch 64 Instructions</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/RiscV-docs/docs/category/tutorial---basics/">Tutorial - Basics</a><button aria-label="Expand sidebar category &#x27;Tutorial - Basics&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/RiscV-docs/docs/category/tutorial---extras/">Tutorial - Extras</a><button aria-label="Expand sidebar category &#x27;Tutorial - Extras&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/RiscV-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/RiscV-docs/docs/category/quick-reference/"><span itemprop="name">Quick Reference</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">AArch 64 Instructions</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>AArch 64 Instructions</h1></header>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>adc</strong> - Add with carry</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax">Syntax<a href="#syntax" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>addc{s} Rd, Rn, Rm</code> <br>
<strong>{s}</strong> (optional) determines if the operation affects the PSTATE <br> <strong>Rd</strong> is the destination register where the sum is stored <br> <strong>Rn,</strong> Rm are the registers to be added together <br></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details">Details<a href="#details" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>This operation adds the carry bit from the PSTATE <br> Rd &lt;- Rn + Rm + carry</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>add</strong> - Add</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-1">Syntax<a href="#syntax-1" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>add{s} Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>{s}</strong> (optional) determines if the operation affects the PSTATE <br> <strong>Rd</strong> is the destination register where the sum is stored <br> <strong>Rn</strong> is the register to be added to <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-1">Details<a href="#details-1" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>This operation adds two registers together, with some extra options <br> Rd &lt;- Rn + Rx</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>adr</strong> - Form PC-Relative Address</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 78</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-2">Syntax<a href="#syntax-2" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>adr Rd, &lt;label&gt;</code> <br>
<strong>Rd</strong> is the destination register where the 64-bit address will be stored <br> <strong>is</strong> the label where the address is stored,</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-2">Details<a href="#details-2" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>This instruction is more efficient than ldr Rx, = Label because it can calculate the 64-bit address in one or two instructions without performing memory access. Has a range of +- 1 MB (adrp has a range of +- 4 GB) <br> Rd &lt;- address of label</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>adrp</strong> - Form PC-Relative Address to 4 KB Page</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 78</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-3">Syntax<a href="#syntax-3" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>adr Rd, &lt;label&gt;</code> <br>
<strong>Rd</strong> is the destination register where the 64-bit address will be stored <br> <strong>is</strong> the label where the address is stored,</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-3">Details<a href="#details-3" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>adrp has a range of +-4 GB to the nearest 4 KB page (4096 bytes). The 21-bit immediate is shifted left by 12 bits and added to the PC. <br>  <br> The lower 12 bits of a label&#x27;s address can be added to adrp to exactly address a label. <br>  <br> rd &lt;- page address of &lt;label&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>and</strong> - Bitwise AND</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 88</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-4">Syntax<a href="#syntax-4" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>and{s} Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>{s}</strong> (optional) determines if the operation affects the PSTATE <br> <strong>Rd</strong> is the destination register where the result is stored <br> <strong>Rn</strong> is the register that is anded  <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-4">Details<a href="#details-4" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Uses the bitwise AND operation between the two registers <br>  <br> Rd &lt;- Rn AND &lt;Operand2&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>asr</strong> - Arithmetic shift right</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 91</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-5">Syntax<a href="#syntax-5" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>asr Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register where the result is stored <br> <strong>Rn</strong> is the register that the shift is performed on <br> <strong>Rm</strong> is the register that is used as the shift amount</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-5">Details<a href="#details-5" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>asr shifts the bits to the right by the amount of Rm, but it keeps the sign of the original value <br>  <br> Ex. <br> 1011 0110 &gt;&gt; 2 <br> Result: <br> 1110 1101</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>b</strong> - Branch</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 70</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-6">Syntax<a href="#syntax-6" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>b{&lt;cond&gt;} &lt;target_label&gt;</code> <br>
<strong>&lt;cond&gt;</strong> (optional) the condition that if true, the program will goto the target_label the list of conditions can be found here(TBD) <br> <strong>&lt;target_label&gt;</strong> can be any label in the current file or any label that is defined as .global(or .global) in any file that is linked</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-6">Details<a href="#details-6" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>This puts the new address inside the PC address. <br>  <br> This can make conditional logic such as loop and if-then-else constructs.</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>bic</strong> - Bitwise Bit Clear</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-7">Syntax<a href="#syntax-7" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>bic{s} Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that has the bic applied with the register in &lt;Operand2&gt;</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-7">Details<a href="#details-7" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>The bit clear operation is pretty much like a mask that only keeps the bits in &lt;Operand2&gt; that are set to zero. The operation looks like this <br>  <br> Ex. <br> Rn = 1011 0110 <br> op = 1111 1000 -&gt; 0000 0111 <br> Rd = 0000 0110 <br>  <br> Rd &lt;- Rn AND NOT(&lt;Operand2&gt;)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>bl</strong> - Branch and Link</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 73</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-8">Syntax<a href="#syntax-8" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>bl &lt;target_address&gt;</code> <br>
<strong>&lt;target_address&gt;</strong> can be any label in the current file or any label defined as .global(or .global) within the range of +-128MB</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-8">Details<a href="#details-8" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Saves the address of the next instruction in link register (x30), then load PC with new address</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>blr</strong> - Branch to Register and Link</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 73</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-9">Syntax<a href="#syntax-9" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>blr Xn</code> <br>
<strong>Xn</strong> contains the address of the next instruction</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-9">Details<a href="#details-9" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Saves the address of the next instruction in link register (x30), then loads PC with Xn <br>  <br> X30 &lt;- PC + 4 <br> PC &lt;- Xn</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>br</strong> - Branch to Register</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 72</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-10">Syntax<a href="#syntax-10" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>br Xn</code> <br>
<strong>Xn</strong> register that will be copied to the program counter (PC)</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-10">Details<a href="#details-10" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Copies register Xn to the program counter (PC) <br>  <br> PC &lt;- Xn</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cbnz</strong> - Compare and Branch if Nonzero</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 76</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-11">Syntax<a href="#syntax-11" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cbnz Rt, &lt;label&gt;</code> <br>
<strong>Rt</strong> The register that will be tested. if nonzero, it will go to the label <br> <strong>&lt;label&gt;</strong> can be any label in the file, must be word-aligned</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-11">Details<a href="#details-11" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Conditionally branches to the label if Rt is nonzero. has a range of +- 1MB <br>  <br> if Rt != 0 then <br>     PC &lt;- label <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cbz</strong> - Compare and Branch if Zero</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 76</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-12">Syntax<a href="#syntax-12" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cbz Rt, &lt;label&gt;</code> <br>
<strong>Rt</strong> The register that will be tested. if zero, it will go to the label <br> <strong>&lt;label&gt;</strong> can be any label in the file, must be word-aligned</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-12">Details<a href="#details-12" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Conditionally branch to label if Rt is zero <br>  <br> if Rt = 0 then <br>     PC &lt;- label <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ccmn</strong> - Conditional Compare Negative</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 101</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-13">Syntax<a href="#syntax-13" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ccmn Rn, Rm|#&lt;imm5&gt;, #&lt;nzcv&gt;, &lt;cond&gt;</code> <br>
<strong>Rn</strong> register to be added with Rm|#&lt;imm5&gt; and set to PSTATE <br> <strong>Rm|#&lt;imm5&gt;</strong> either is a register or an unsigned 5-bit immediate <br> <strong>#&lt;nzcv&gt;</strong> oa value between 0-15, representing the NZCV PSTATE flags <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-13">Details<a href="#details-13" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Test and set PSTATE flags to a negated comparison or immediate <br>  <br> if &lt;cond&gt; then <br>     PSTATE &lt;- flags(Rn+Rm|imm5) <br> else <br>     PSTATE &lt;- &lt;nzcv&gt; <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ccmp</strong> - Conditional Compare</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 101</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-14">Syntax<a href="#syntax-14" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ccmp Rn, Rm|#&lt;imm5&gt;, #&lt;nzcv&gt;, &lt;cond&gt;</code> <br>
<strong>Rn</strong> register to be subtracted by Rm|#&lt;imm5&gt; <br> <strong>Rm|#&lt;imm5&gt;</strong> either is a register or an unsigned 5-bit immediate <br> <strong>#&lt;nzcv&gt;</strong> oa value between 0-15, representing the NZCV PSTATE flags <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-14">Details<a href="#details-14" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Test and set PSTATE to a comparison or immediate <br>  <br> if &lt;cond&gt; then <br>     PSTATE &lt;- flags(Rn-Rm|imm5) <br> else <br>     PSTATE &lt;- &lt;nzcv&gt; <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cinc</strong> - conditional increment</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-15">Syntax<a href="#syntax-15" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cinc Rd, Rn, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is set to Rd and may be incremented if &lt;cond&gt; is true <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-15">Details<a href="#details-15" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to Rn + 1 if true or Rn if false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- Rn + 1 <br> else <br>     Rd &lt;- Rn <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cinv</strong> - Conditional Invert</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-16">Syntax<a href="#syntax-16" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cinv Rd, Rn, Rm, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is inverted then stored to Rd if &lt;cond&gt; is true <br> <strong>Rm</strong> is the register that is stored in Rd if &lt;cond&gt; is false <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-16">Details<a href="#details-16" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to inverted Rn if true or Rn if false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- NOT(Rn) <br> else <br>     Rd &lt;- Rn <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cls</strong> - Count Leading Sign Bits</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 104</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-17">Syntax<a href="#syntax-17" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cls Rd, Rn</code> <br>
<strong>Rd</strong> stores the result of the leading sign bits in Rn <br> <strong>Rn</strong> register to be operated on</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-17">Details<a href="#details-17" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Counts leading sign bits in Rn <br> If Rn is negative it will count the ones at the beginning, and if it&#x27;s positive it will count the zeros <br>  <br> Rd &lt;- CountLeadingSignBits(Rn)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>clz</strong> - Count Leading Zeros</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 104</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-18">Syntax<a href="#syntax-18" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>clz Rd, Rn</code> <br>
<strong>Rd</strong> stores the result of the leading zeros in Rn <br> <strong>Rn</strong> register to be operated on</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-18">Details<a href="#details-18" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Counts the leading zeros in Rn <br>  <br> Rd &lt;- CountLeadingZeros(Rn)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cmn</strong> - Compare Negative</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 98</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-19">Syntax<a href="#syntax-19" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cmn Rn, &lt;Operand2&gt;</code> <br>
<strong>Rn</strong> Register to be compared with &lt;Operand2&gt; <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-19">Details<a href="#details-19" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Compare negative and set PSTATE flags <br>  <br> Rn + operand2</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cmp</strong> - Compare</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 98</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-20">Syntax<a href="#syntax-20" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cmp Rn, &lt;Operand2&gt;</code> <br>
<strong>Rn</strong> Register to be compared with &lt;Operand2&gt; <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-20">Details<a href="#details-20" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Compare and set PSTATE flags <br>  <br> Rn - operand2</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cneg</strong> - Conditional Negate</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 101</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-21">Syntax<a href="#syntax-21" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cneg Rd, Rn, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be stored to Rd and negated if &lt;cond&gt; is true <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-21">Details<a href="#details-21" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>set Rd to Rn negated if &lt;cond&gt; is true or Rn if false <br>  <br> If &lt;cond&gt; then <br>     Rd &lt;- 1 + NOT(Rn) <br> else <br>     Rd &lt;- Rn <br> end if <br>  <br></p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>csel</strong> - Conditional Select</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-22">Syntax<a href="#syntax-22" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>csel Rd, Rn, Rm, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> register that will be stored in Rd if &lt;cond&gt; is true <br> <strong>Rm</strong> register that will be stored in Rd if &lt;cond&gt; is false</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-22">Details<a href="#details-22" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to Rn if &lt;cond&gt; is true or Rm if &lt;cond&gt; is false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- Rn <br> else <br>     Rd &lt;- Rm <br> end if <br></p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>cset</strong> - Conditional Set</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 101</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-23">Syntax<a href="#syntax-23" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>cset Rd, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-23">Details<a href="#details-23" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to 1 if &lt;cond&gt; is true or 0 if false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- 1 <br> else <br>     Rd &lt;- 0 <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>csetm</strong> - Conditional Set Mask</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 101</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-24">Syntax<a href="#syntax-24" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>csetm Rd, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-24">Details<a href="#details-24" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Fill Rd with ones or zeros <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- 0xffffffffffffffff <br> else <br>     Rd &lt;- 0x0000000000000000 <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>csinc</strong> - Conditional Select Increment</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-25">Syntax<a href="#syntax-25" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>csinc Rd, Rn, Rm, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is set to Rd if &lt;cond&gt; is true <br> <strong>Rm</strong> is the register that is incremented and set to Rd if &lt;cond&gt; is false</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-25">Details<a href="#details-25" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to Rn if &lt;cond&gt; is true or Rm + 1 if &lt;cond&gt; is false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- Rn <br> else <br>     Rd &lt;- Rm + 1 <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>csinv</strong> - Conditional Select Invert</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-26">Syntax<a href="#syntax-26" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>csinv Rd, Rn, Rm, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is set to Rd if &lt;cond&gt; is true <br> <strong>Rm</strong> is the register that is inverted and set to Rd if &lt;cond&gt; is false</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-26">Details<a href="#details-26" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to Rn if &lt;cond&gt; is true or NOT(Rm) if &lt;cond&gt; is false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- Rn <br> else <br>     Rd &lt;- Rm + 1 <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>csneg</strong> - Conditional Select Negate</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 100</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-27">Syntax<a href="#syntax-27" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>csneg Rd, Rn, Rm, &lt;cond&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is set to Rd if &lt;cond&gt; is true <br> <strong>Rm</strong> is the register that is negated and set to Rd if &lt;cond&gt; is false <br> <strong>&lt;cond&gt;</strong> condition that will be used for comparison.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-27">Details<a href="#details-27" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set Rd to Rn if &lt;cond&gt; is true or NOT(Rm) + 1 if &lt;cond&gt; is false <br>  <br> if &lt;cond&gt; then <br>     Rd &lt;- Rn <br> else <br>     Rd &lt;- 1 + NOT(Rm) <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>eon</strong> - Bitwise Exclusive  OR NOT</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-28">Syntax<a href="#syntax-28" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>eon Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is operated on <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-28">Details<a href="#details-28" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Bitwise Exclusive OR NOT <br>  <br> Rd &lt;- Rn XOR NOT(&lt;OPERAND2&gt;)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>eor</strong> - Bitwise Exclusive OR</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-29">Syntax<a href="#syntax-29" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>eon Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register that is operated on <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-29">Details<a href="#details-29" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Bitwise Exclusive OR (XOR) <br>  <br> Rd &lt;- Rn XOR &lt;Operand2&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ldp</strong> - Load Pair</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 68</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-30">Syntax<a href="#syntax-30" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ldp{&lt;size&gt;} Rt, Rt2, &lt;addr&gt;</code> <br>
<strong>&lt;size&gt;</strong> is optionally sw for signed words <br> <strong>Rt</strong> is the first register to be stored <br> <strong>Rt2</strong> is the first register to be stored <br> <strong>&lt;adr&gt;</strong> is 7 bits Pre-indexed, Post-indexed, or Signed immediate (Signed immediate Xt range [-0x200, 0x1f8]. Wt range: [-0x100, 0xfc])</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-30">Details<a href="#details-30" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Load register pair from memory at addr where sizeof(Rt) is 4 for Wt registers and 8 for Xt registers <br>  <br> Rt  &lt;- Mem[addr] <br> Rt2 &lt;- Mem[addr+size(Rt)]</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ldr</strong> - Load Register</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 65</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-31">Syntax<a href="#syntax-31" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ldr{&lt;size&gt;} Rd, &lt;addr&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>&lt;addr&gt;</strong> is one of the address specifiers described in (TBD) <br> <strong>&lt;size&gt;</strong> (optional) is one of: <br> <strong>b</strong> unsigned byte <br> <strong>h</strong> unsigned half-word <br> <strong>sb</strong> signed byte <br> <strong>sh</strong> signed half-word <br> <strong>sw</strong> signed word</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-31">Details<a href="#details-31" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Load register from memory at addr <br> Rd &lt;- Mem[addr]</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ldur</strong> - Load Register (Unscaled)</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 67</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-32">Syntax<a href="#syntax-32" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ldur{&lt;size&gt;} Rd, [Xn, #imm9]</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>[Xn,</strong> #imm9] The addressing mode is signed immediate with 9 bits <br> <strong>&lt;size&gt;</strong> is optional and can be one of: <br> <strong>b</strong> unsigned byte <br> <strong>h</strong> unsigned half-word <br> <strong>sb</strong> signed byte <br> <strong>sh</strong> signed half-word <br> <strong>sw</strong> signed word</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-32">Details<a href="#details-32" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Load register from memory at addr <br>  <br> Rd &lt;- Mem[addr] <br>  <br> ex. <br> Load the byte from Mem[x5 + 255]. sign extend it and store the value in x4 <br>  <br> ldursb x4, [x5, #255]</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>lsl</strong> - Logical Shift Left</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 91</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-33">Syntax<a href="#syntax-33" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>lsl Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be operated on <br> <strong>Rm</strong> is the register that stores the shift amount</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-33">Details<a href="#details-33" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Shift left <br>  <br> Ex. <br> shift the bits of Rn to the left by 2 <br> mov x2, #2 <br> lsl x0, x1, x2 <br>  <br> x1 = 1011 0110 <br> Rd = 1101 1000 <br>  <br> Rd &lt;- Rn &lt;&lt; Rm</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>lsr</strong> - Logical Shift Right</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 91</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-34">Syntax<a href="#syntax-34" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>lsr Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be operated on <br> <strong>Rm</strong> is the register that stores the shift amount</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-34">Details<a href="#details-34" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Shift left <br>  <br> Ex. <br> shift the bits of Rn to the right by 2 <br> mov x2, #2 <br> lsr x0, x1, x2 <br>  <br> x1 = 1011 0110 <br> Rd = 0010 1101 <br>  <br> Rd &lt;- Rn &gt;&gt; Rm</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>madd</strong> - Multiply Add</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 92</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-35">Syntax<a href="#syntax-35" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>madd Rd, Rn, Rm, Ra</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be multiplied with Rm <br> <strong>Rm</strong> is the register to be multiplied with Rn <br> <strong>Ra</strong> is the register to be added with Rm*Rn</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-35">Details<a href="#details-35" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Multiply Rm and Rn, then adds Ra and stores the result in Rd <br>  <br> Rd &lt;- Ra+(Rn*Rm)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>mneg</strong> - Multiply Negate</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 92</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-36">Syntax<a href="#syntax-36" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>mneg Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be multiplied with Rm <br> <strong>Rm</strong> is the register to be multiplied with Rn</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-36">Details<a href="#details-36" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Multiplies Rm and Rn, and then multiplies the result of -1 and stores it in Rd. mneg is an alias for msub and sets Ra to ZR <br>  <br> Rd &lt;- -(Rn*Rm)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>mov</strong> - Move</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 90</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-37">Syntax<a href="#syntax-37" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>mov Rd|SP, Rn|SP</code> <br>
<strong>Rd|SP</strong> is either the destination register or stack pointer <br> <strong>Rn</strong> general purpose register <br>  <br> <strong>mov</strong> Rd, #&lt;imm16&gt;|#&lt;pattern&gt; <br> <strong>Rd</strong> is the destination register <br> <strong>#&lt;imm16&gt;</strong> is a 16 bit long number <br> <strong>#&lt;pattern&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-37">Details<a href="#details-37" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>The mov instruction is an alias, chosen by the assembler, which is either orr, movz, movn, or add instructions. It facilitates choosing an immediate value or moving a register value to or from the stack pointer <br>  <br> Move General purpose register to or from sp or two and from another general purpose register <br> Rd|SP &lt;- Rd|sp <br>  <br> Move an immediate to the destination register <br> Rd &lt;- #&lt;imm16&gt; or #&lt;pattern&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>movk</strong> - Move wide with Keep</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 90</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-38">Syntax<a href="#syntax-38" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>movk Rd, #&lt;imm16&gt;{, lsl #&lt;shift&gt;}</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>#&lt;imm16&gt;</strong> is a 16-bit value <br> <strong>{,</strong> lsl #&lt;shift&gt;} is optional and allows you to left shift the immediate value by a specific amount for a 64-bit or 32-bit register <br> <strong>64-bit:</strong> 0, 16, 32, 48 <br> <strong>32-bit:</strong> 0, 16</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-38">Details<a href="#details-38" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Any 64-bit value can be loaded with 4 movk instructions. If it is a pattern, it can be done with just one mov instruction, which is an alias for orr <br>  <br> sets only four bits and keeps the rest of the number <br>  <br> rd[shift + 15: shift] &lt;- (imm16 &lt;&lt; shift)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>movn</strong> - Move wide with NOT</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 90</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-39">Syntax<a href="#syntax-39" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>movk Rd, #&lt;imm16&gt;{, lsl #&lt;shift&gt;}</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>#&lt;imm16&gt;</strong> is a 16-bit value <br> <strong>{,</strong> lsl #&lt;shift&gt;} is optional and allows you to left shift the immediate value by a specific amount for a 64-bit or 32-bit register <br> <strong>64-bit:</strong> 0, 16, 32, 48 <br> <strong>32-bit:</strong> 0, 16</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-39">Details<a href="#details-39" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Sets the register to the 1&#x27;s complement of the shifted immediate <br>  <br> Rd &lt;- NOT(imm16&lt;&lt;shift)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>movz</strong> - Move wide with Zero</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 90</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-40">Syntax<a href="#syntax-40" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>movk Rd, #&lt;imm16&gt;{, lsl #&lt;shift&gt;}</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>#&lt;imm16&gt;</strong> is a 16-bit value <br> <strong>{,</strong> lsl #&lt;shift&gt;} is optional and allows you to left shift the immediate value by a specific amount for a 64-bit or 32-bit register <br> <strong>64-bit:</strong> 0, 16, 32, 48 <br> <strong>32-bit:</strong> 0, 16</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-40">Details<a href="#details-40" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Set the register to the immediate shifted <br>  <br> Rd &lt;- imm16 &lt;&lt; shift</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>mrs</strong> - Move Status to Register</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 105</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-41">Syntax<a href="#syntax-41" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>mrs Xt, &lt;field&gt;</code> <br>
<strong>Xt</strong> is the destination register <br> <strong>&lt;field&gt;</strong> is optional and is one of <br> <strong>NZCV</strong> Condition Flags <br> <strong>FAIR</strong> Interrupt Bits <br> <strong>CurrentEl</strong> Current Exeption Level <br> <strong>PAN</strong> Privileged Access Never(ARMv8.1 only) <br> <strong>UAO</strong> User Access Override (ARMv8.2-UAO only)</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-41">Details<a href="#details-41" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Move from Process State <br>  <br> Xt &lt;- PSTATE <br>  <br> mrs x0, NZCV    //read the NZCV flags into r0 <br> and x0, xzr, z0 //clear the flags <br> msr NZCV, x0    // Write the flags back</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>msr</strong> - Move Register to Status</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 105</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-42">Syntax<a href="#syntax-42" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>msr &lt;field&gt;, Xt</code> <br>
<strong>Xt</strong> is the register to be put in &lt;field&gt; <br> <strong>&lt;field&gt;</strong> is optional and is one of <br> <strong>NZCV</strong> Condition Flags <br> <strong>FAIR</strong> Interrupt Bits <br> <strong>CurrentEl</strong> Current Exeption Level <br> <strong>PAN</strong> Privileged Access Never(ARMv8.1 only) <br> <strong>UAO</strong> User Access Override (ARMv8.2-UAO only)</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-42">Details<a href="#details-42" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Move to Process State <br>  <br> PSTATE &lt;- Xt <br>  <br> mrs x0, NZCV    //read the NZCV flags into r0 <br> and x0, xzr, z0 //clear the flags <br> msr NZCV, x0    // Write the flags back</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>msub</strong> - Multiply Subtract</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 92</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-43">Syntax<a href="#syntax-43" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>msub Rd, Rn, Rm, Ra</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be multiplied by Rm <br> <strong>Rm</strong> is the register to be multiplied by Rn <br> <strong>Ra</strong> is the register to be subtracted</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-43">Details<a href="#details-43" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Multiply Rn and Rm, then subtract the result from Ra and store it in Rd <br>  <br> Rd &lt;- Ra-(Rn*Rm)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>mul</strong> - Multiply</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 92</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-44">Syntax<a href="#syntax-44" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>mul Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the register to be multiplied by Rm <br> <strong>Rm</strong> is the register to be multiplied by Rn</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-44">Details<a href="#details-44" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>mul is an alias for madd and sets Ra to ZR <br>  <br> multiplies Rn by Rm <br>  <br> Rd &lt;- Rn*Rm</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>mvn</strong> - bitwise NOT</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-45">Syntax<a href="#syntax-45" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>mvn Rd, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>&lt;Operand2&gt;</strong> tbd <br></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-45">Details<a href="#details-45" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>One&#x27;s complement <br>  <br> Rd &lt;- NOT(Operand2)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>neg</strong> - Negate</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-46">Syntax<a href="#syntax-46" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>neg{s} Rd, &lt;Operand2&gt;</code> <br>
<strong>{s}</strong> (optional) determines if the instruction affects the PSTATE <br> <strong>Rd</strong> is the destination register <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-46">Details<a href="#details-46" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>neg is an alias of sub where Rn is Zr <br>  <br> Rd &lt;- -&lt;Operand2&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ngc</strong> - Negate with Carry</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-47">Syntax<a href="#syntax-47" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ngc{s} Rd, Rm</code> <br>
<strong>{s}</strong> (optional) determines if the instruction affects the PSTATE <br> <strong>Rd</strong> is the destination register <br> <strong>Rm</strong> is the register to be operated on</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-47">Details<a href="#details-47" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>ngc is an aliace of sbc where Rn is substituted with ZR <br>  <br> Rd &lt;- -Rn + carry - 1</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>nop</strong> - No Operation</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 107</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-48">Syntax<a href="#syntax-48" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>nop</code> <br></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-48">Details<a href="#details-48" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>nop has no effects. Nop&#x27;s can sometimes be inserted to optimize machine-specific code. Other times, they are used in computer attacks. They can even be used just to experiment with a debugger.</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>orn</strong> - Bitwise OR NOT</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-49">Syntax<a href="#syntax-49" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>orn Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the first operand in the instruction <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-49">Details<a href="#details-49" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Or Rn with Not &lt;Operand2&gt; <br>  <br> Rd &lt;- Rn OR NOT(&lt;Operand2&gt;)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>orr</strong> - Bitwise Or</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 89</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-50">Syntax<a href="#syntax-50" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>orr Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the first operand in the instruction <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-50">Details<a href="#details-50" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Or Rn with &lt;Operand2&gt; <br>  <br> Rd &lt;- Rn OR &lt;Operand2&gt;</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ret</strong> - Return from Subroutine</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 72</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-51">Syntax<a href="#syntax-51" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ret {Xn}</code> <br>
<strong>Xn</strong> (optional) the return address, uses the procedure link register (LR), which is x30 if not specified</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-51">Details<a href="#details-51" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>ret is only used to return from a subroutine <br> Copy the link register (x30), or any other register (Xn) to the program counter (PC) <br>  <br> PC &lt;- x30 or PC &lt;- Xn</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>ror</strong> - Rotate right</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 91</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-52">Syntax<a href="#syntax-52" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>ror Rd, Rn, Rm</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rn</strong> the register to be rotated <br> <strong>Rm</strong> the value is used as the rotate amount</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-52">Details<a href="#details-52" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>The ror operation rotates n bits to the right. Those bits &quot;Wrap around and are shifted into the upper bits <br>  <br> Rd &lt;- Rd[Rn-1:0]<!-- -->:Rd<!-- -->[sizeof(Rd)-1: rn <br>  <br> lsl, lsr, asr, and ror are redundant because the same results can be achieved with an add or and instruction.  <br> Although the results are identical, the use of lsl, alr, lsr, and ror mnemonics is strongly encouraged because it results in code that is much easier to read, debug, and maintain</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>sbc</strong> - Subtract with Carry</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-53">Syntax<a href="#syntax-53" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>sbc{s} Rd, Rn, Rm</code> <br>
<br> <strong>{s}</strong> (optional) determines if the instruction affects the PSTATE <br> <strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is the first part of the subtraction <br> <strong>Rm</strong> is the second part of the subtraction</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-53">Details<a href="#details-53" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>the carry bit comes from the PSTATE and is added to the two operands <br>  <br> rd &lt;- Rn - Rm + carry - 1</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>sdiv</strong> - Signed divide</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 97</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-54">Syntax<a href="#syntax-54" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>sdiv Rd, Rm, Rn</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rm</strong> is the dividend <br> <strong>Rn</strong> is the divisor</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-54">Details<a href="#details-54" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Signed integer division <br>  <br> Rd &lt;- Rm/Rn</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>smaddl</strong> - Signed multiply add long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-55">Syntax<a href="#syntax-55" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>smaddl Xd, Wn, Wm, Xa</code> <br>
<strong>Xd</strong> is the destination 64-bit register <br> <strong>Wn</strong> is the 32-bit register multiplicand <br> <strong>Wm</strong> is the 32-bit register multiplier <br> <strong>Xa</strong> is the 64-bit register that is added to Wn * Wm</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-55">Details<a href="#details-55" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Takes in 32-bit input and outputs a 64-bit output <br>  <br> Xd &lt;- Xa + signExtend(Wm)*signExtend(Wn)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>smnegl</strong> - Signed multiply negate long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-56">Syntax<a href="#syntax-56" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>smnegl Xd, Wn, Wm</code> <br>
<strong>Xd</strong> is the 64-bit destination register <br> <strong>Wn</strong> is the 32-bit multiplicand <br> <strong>Wm</strong> is the 32-bit multiplier</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-56">Details<a href="#details-56" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Takes in 32-bit input and outputs a 64-bit output <br>  <br> Xd &lt;- -(signExtend(Wn)*signExtend(Wm))</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>smulh</strong> - Signed multiply high </summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 95</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-57">Syntax<a href="#syntax-57" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>smulh Xd, Xn, Xm</code> <br>
<strong>Xd</strong> is the 64-bit destination register <br> <strong>Xn</strong> is the 64-bit multiplicand <br> <strong>Xm</strong> is the 64-bit multiplier</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-57">Details<a href="#details-57" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Calculate the upper 64 bits of the 128 product multiplication between 2 64-bit numbers. The lower 64 bits can be obtained using the mul instruction <br>  <br> Xd &lt;- (signExtend(Xn)*signExtend(Xm))[127:64]</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>smull</strong> - signed multiply long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-58">Syntax<a href="#syntax-58" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>smull Xd, Wn, Wm</code> <br>
<strong>Xd</strong> is the 64-bit destination register <br> <strong>Wn</strong> is the 32-bit multiplicand <br> <strong>Wm</strong> is the 32-bit multiplier</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-58">Details<a href="#details-58" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Takes in 32-bit input and outputs a 64-bit output <br>  <br> Xd &lt;- (signExtend(Wn)*signExtend(Wm))</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>stp</strong> - Store Pair</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 68</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-59">Syntax<a href="#syntax-59" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>stp{&lt;size&gt;} Rt, Rt2, &lt;addr&gt;</code> <br>
<strong>Rt</strong> and Rt2 are generic registers <br> <strong>&lt;addr&gt;</strong> is 7 bits Pre-indexed, Post-indexed, or Signed immediate (Signed immediate Xt rage: [-0x200, 0x1f8]. Wt range: [-0x100, 0xfc]) <br> <strong>&lt;size&gt;</strong> (optional) sw for signed words</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-59">Details<a href="#details-59" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Store register pair in memory at addr <br>  <br> mem[addr] &lt;- Rt <br> mem[addr + size(Rt)] &lt;- Rt2</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>str</strong> - Store Register</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 65</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-60">Syntax<a href="#syntax-60" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>str{&lt;size&gt;} Rd, &lt;addr&gt;</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>&lt;addr&gt;</strong> is one of the address specifies described in (TBD) <br> <strong>&lt;size&gt;</strong> (optional) is one of <br> <strong>b</strong> unsigned byte <br> <strong>h</strong> unsigned half-word <br> <strong>sb</strong> signed byte <br> <strong>sh</strong> signed half-word <br> <strong>sw</strong> signed word</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-60">Details<a href="#details-60" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Store register in memory at addr <br>  <br> mem[addr] &lt;- Rd</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>stur</strong> - Store Register (Unscaled)</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 67</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-61">Syntax<a href="#syntax-61" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>stur{&lt;size&gt;} Rd, [Xn, #imm9]</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>#imm9</strong> the addressing mode is signed immediate with 9 bits <br> <strong>&lt;size&gt;</strong> (optional) is either <br> <strong>b</strong> unsigned byte <br> <strong>h</strong> unsigned half-word</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-61">Details<a href="#details-61" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Store register in memory at addr <br>  <br> mem[addr] &lt;- Rd</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>sub</strong> - Subtract</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 86</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-62">Syntax<a href="#syntax-62" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>sub{s} Rd, Rn, &lt;Operand2&gt;</code> <br>
<strong>{s}</strong> (optional) determines if the instruction affects the PSTATE <br> <strong>Rd</strong> is the destination register <br> <strong>Rn</strong> is a general register to be subtracted from <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-62">Details<a href="#details-62" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Subtract &lt;Operand2&gt; from Rn <br>  <br> Rd &lt;- Rn - Operand2</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>svc</strong> - Supervisor Call</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 106</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-63">Syntax<a href="#syntax-63" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>svc &lt;syscall_number&gt;</code> <br>
<strong>&lt;syscall_number&gt;</strong> is encoded in the instruction. The operating system may determine which operating system service is requested</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-63">Details<a href="#details-63" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>In Linux, &lt;syscall_number&gt; should always just be zero. The system call number is passed in x8 and six other parameters can be passed in on x0-x5. <br>  <br> On Linux, it is generally better to make system calls by using the corresponding C library function, rather than calling them directly from assembly. This is because the C library function may perform additional work before or after making the system call. For instance, the exit library function may invoke other functions to cleanly shut down the program before it performs the exit system call.</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>tbnz</strong> - Test Bit and Branch if Nonzero</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 76</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-64">Syntax<a href="#syntax-64" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>tbnz Rt, #imm6, &lt;label</code> <br>
<strong>Rt</strong> is the register to be tested <br> <strong>#imm6</strong> specifies which bit to test (0 to 63) <br> <strong>&lt;label&gt;</strong> address to store in PC register, must be word aligned</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-64">Details<a href="#details-64" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>tbnz has a range of +- 32 KB <br>  <br> Conditionally branch label if specified bit in Rt is nonzero <br>  <br> if Rt[imm6] != 0 then <br>     PC &lt;- label <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>tbz</strong> - Test Bit and Branch if Zero</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 76</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-65">Syntax<a href="#syntax-65" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>tbz Rt, #imm6, &lt;label</code> <br>
<strong>Rt</strong> is the register to be tested <br> <strong>#imm6</strong> specifies which bit to test (0 to 63) <br> <strong>&lt;label&gt;</strong> address to store in PC register, must be word aligned</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-65">Details<a href="#details-65" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>tbz has a range of +- 32 KB <br>  <br> Conditionally branch label if specified bit in Rt is zero <br>  <br> if Rt[imm6] = 0 then <br>     PC &lt;- label <br> end if</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>tst</strong> - Test bits</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 98</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-66">Syntax<a href="#syntax-66" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>tst Rn, &lt;Operand2&gt;</code> <br>
<strong>Rn</strong> is the register to be tested <br> <strong>&lt;Operand2&gt;</strong> tbd</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-66">Details<a href="#details-66" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Test bits and set PSTATE <br>  <br> Rn AND &lt;Operand2&gt; <br>  <br> Ex. <br> tst w1, 0x000000001 <br>  <br> if PSTATE Z is 0 then w1 is odd, else w1 is even</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>udiv</strong> - Unsigned divide</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 97</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-67">Syntax<a href="#syntax-67" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>udiv Rd, Rm, Rn</code> <br>
<strong>Rd</strong> is the destination register <br> <strong>Rm</strong> is the dividend <br> <strong>Rn</strong> is the divisor</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-67">Details<a href="#details-67" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Unsigned integer division <br>  <br> Rd &lt;- Rm/Rn</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>umaddl</strong> - Unsigned multiply long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-68">Syntax<a href="#syntax-68" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>umaddl Xd, Wn, Wm, Ra</code> <br>
<strong>Xd</strong> is a 64-bit destination register <br> <strong>Wn</strong> is a 32-bit register and is the multiplicand  <br> <strong>Wm</strong> is a 32-bit register and is the multiplier <br> <strong>Ra</strong> is a general register and is added to the product</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-68">Details<a href="#details-68" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Xd &lt;- Ra+Wn*Wm</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>umnegl</strong> - Unsigned multiply negate long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-69">Syntax<a href="#syntax-69" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>umnegl Xd, Wn, Wm</code> <br>
<strong>Xd</strong> is a 64-bit destination register <br> <strong>Wn</strong> is a 32-bit register and is the multiplicand  <br> <strong>Wm</strong> is a 32-bit register and is the multiplier</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-69">Details<a href="#details-69" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Xd &lt;- -(Wn*Wm)</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>umsubl</strong> - Unsigned multiply long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-70">Syntax<a href="#syntax-70" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>umsubl Xd, Wn, Wm, Xa</code> <br>
<strong>Xd</strong> is a 64-bit destination register <br> <strong>Wn</strong> is a 32-bit register and is the multiplicand  <br> <strong>Wm</strong> is a 32-bit register and is the multiplier <br> <strong>Ra</strong> is a general register and is subtracted by the product</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-70">Details<a href="#details-70" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Xd &lt;- Ra-Wn*Wm</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>umulh</strong> - Unsigned multiply high</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 95</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-71">Syntax<a href="#syntax-71" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>umulh Xd, Xn, Xm</code> <br>
<strong>Xd</strong> is the 64-bit destination register <br> <strong>Xn</strong> is the 64-bit multiplicand <br> <strong>Xm</strong> is the 64-bit multiplier</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-71">Details<a href="#details-71" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Calculate the upper 64 bits of the 128 product multiplication between 2 64-bit numbers. The lower 64 bits can be obtained using the mul instruction <br>  <br> Xd &lt;- (Xn*Xm)[127:64]</p></div></div></details>
<details class="details_lb9f alert alert--info details_b_Ee" data-collapsed="true"><summary><strong>umull</strong> - Unsigned multiply long</summary><div><div class="collapsibleContent_i85q"><p><strong>pg. 93</strong></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="syntax-72">Syntax<a href="#syntax-72" class="hash-link" aria-label="Direct link to Syntax" title="Direct link to Syntax">​</a></h2><p><code>umull Xd, Wn, Wm</code> <br>
<strong>Xd</strong> is a 64-bit destination register <br> <strong>Wm</strong> is a 32-bit multiplicand register <br> <strong>Wn</strong> is a 32-bit multiplier register</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="details-72">Details<a href="#details-72" class="hash-link" aria-label="Direct link to Details" title="Direct link to Details">​</a></h2><p>Xd &lt;- Wn*Wm</p></div></div></details></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/quick-reference/instructions.mdx" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/RiscV-docs/docs/category/quick-reference/"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Quick Reference</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/RiscV-docs/docs/category/tutorial---basics/"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">Tutorial - Basics</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#syntax" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-1" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-1" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-2" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-2" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-3" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-3" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-4" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-4" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-5" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-5" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-6" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-6" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-7" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-7" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-8" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-8" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-9" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-9" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-10" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-10" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-11" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-11" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-12" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-12" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-13" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-13" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-14" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-14" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-15" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-15" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-16" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-16" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-17" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-17" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-18" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-18" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-19" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-19" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-20" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-20" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-21" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-21" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-22" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-22" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-23" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-23" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-24" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-24" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-25" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-25" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-26" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-26" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-27" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-27" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-28" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-28" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-29" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-29" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-30" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-30" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-31" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-31" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-32" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-32" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-33" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-33" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-34" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-34" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-35" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-35" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-36" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-36" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-37" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-37" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-38" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-38" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-39" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-39" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-40" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-40" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-41" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-41" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-42" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-42" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-43" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-43" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-44" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-44" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-45" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-45" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-46" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-46" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-47" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-47" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-48" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-48" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-49" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-49" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-50" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-50" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-51" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-51" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-52" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-52" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-53" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-53" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-54" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-54" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-55" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-55" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-56" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-56" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-57" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-57" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-58" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-58" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-59" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-59" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-60" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-60" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-61" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-61" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-62" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-62" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-63" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-63" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-64" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-64" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-65" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-65" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-66" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-66" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-67" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-67" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-68" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-68" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-69" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-69" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-70" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-70" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-71" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-71" class="table-of-contents__link toc-highlight">Details</a></li><li><a href="#syntax-72" class="table-of-contents__link toc-highlight">Syntax</a></li><li><a href="#details-72" class="table-of-contents__link toc-highlight">Details</a></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/RiscV-docs/docs/intro/">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://x.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">X<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 My Project, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>