\BOOKMARK [0][-]{chapter*.3}{List of Figures}{}% 1
\BOOKMARK [0][-]{chapter*.4}{List of Tables}{}% 2
\BOOKMARK [0][-]{chapter*.5}{List of Acronyms}{}% 3
\BOOKMARK [0][-]{chapter*.6}{Acknowledgements}{}% 4
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 5
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 6
\BOOKMARK [2][-]{subsection.1.1.1}{Futore of -VEX}{section.1.1}% 7
\BOOKMARK [1][-]{section.1.2}{Problem statement}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.2.1}{Goals}{section.1.2}% 9
\BOOKMARK [1][-]{section.1.3}{Methodology}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.4}{Thesis overview}{chapter.1}% 11
\BOOKMARK [0][-]{chapter.2}{Background}{}% 12
\BOOKMARK [1][-]{section.2.1}{VEX System}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.1.1}{Architecture}{section.2.1}% 14
\BOOKMARK [2][-]{subsection.2.1.2}{ISA}{section.2.1}% 15
\BOOKMARK [2][-]{subsection.2.1.3}{Registers}{section.2.1}% 16
\BOOKMARK [2][-]{subsection.2.1.4}{Run-time architecture}{section.2.1}% 17
\BOOKMARK [1][-]{section.2.2}{LLVM Compiler infrastructure}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.2.1}{Front-end}{section.2.2}% 19
\BOOKMARK [2][-]{subsection.2.2.2}{LLVM IR}{section.2.2}% 20
\BOOKMARK [2][-]{subsection.2.2.3}{Code generation}{section.2.2}% 21
\BOOKMARK [2][-]{subsection.2.2.4}{Scheduling}{section.2.2}% 22
\BOOKMARK [1][-]{section.2.3}{Verification}{chapter.2}% 23
\BOOKMARK [1][-]{section.2.4}{Conclusion}{chapter.2}% 24
\BOOKMARK [0][-]{chapter.3}{Implementation}{}% 25
\BOOKMARK [1][-]{section.3.1}{Tablegen}{chapter.3}% 26
\BOOKMARK [2][-]{subsection.3.1.1}{Register definition}{section.3.1}% 27
\BOOKMARK [2][-]{subsection.3.1.2}{Pipeline definition}{section.3.1}% 28
\BOOKMARK [2][-]{subsection.3.1.3}{Other specifications}{section.3.1}% 29
\BOOKMARK [1][-]{section.3.2}{Code generation}{chapter.3}% 30
\BOOKMARK [2][-]{subsection.3.2.1}{Instruction selection}{section.3.2}% 31
\BOOKMARK [2][-]{subsection.3.2.2}{New instructions}{section.3.2}% 32
\BOOKMARK [2][-]{subsection.3.2.3}{Floating-point operations}{section.3.2}% 33
\BOOKMARK [2][-]{subsection.3.2.4}{Scheduling}{section.3.2}% 34
\BOOKMARK [2][-]{subsection.3.2.5}{Hazard recognizer}{section.3.2}% 35
\BOOKMARK [2][-]{subsection.3.2.6}{Register allocation}{section.3.2}% 36
\BOOKMARK [2][-]{subsection.3.2.7}{Prologue and epilogue insertion}{section.3.2}% 37
\BOOKMARK [2][-]{subsection.3.2.8}{VLIW Packetizer}{section.3.2}% 38
\BOOKMARK [1][-]{section.3.3}{New LLVM features}{chapter.3}% 39
\BOOKMARK [2][-]{subsection.3.3.1}{Generic binary support}{section.3.3}% 40
\BOOKMARK [2][-]{subsection.3.3.2}{Dynamic compiler reconfiguration}{section.3.3}% 41
\BOOKMARK [1][-]{section.3.4}{Conclusion}{chapter.3}% 42
\BOOKMARK [0][-]{chapter.4}{Optimization}{}% 43
\BOOKMARK [1][-]{section.4.1}{Generic binary optimization}{chapter.4}% 44
\BOOKMARK [2][-]{subsection.4.1.1}{Problem statement}{section.4.1}% 45
\BOOKMARK [2][-]{subsection.4.1.2}{Implementation}{section.4.1}% 46
\BOOKMARK [1][-]{section.4.2}{Scheduling}{chapter.4}% 47
\BOOKMARK [2][-]{subsection.4.2.1}{Problem statement}{section.4.2}% 48
\BOOKMARK [2][-]{subsection.4.2.2}{implementation}{section.4.2}% 49
\BOOKMARK [1][-]{section.4.3}{Conclusion}{chapter.4}% 50
\BOOKMARK [0][-]{chapter.5}{Verification and Results}{}% 51
\BOOKMARK [1][-]{section.5.1}{Verification}{chapter.5}% 52
\BOOKMARK [1][-]{section.5.2}{Benchmark results}{chapter.5}% 53
\BOOKMARK [1][-]{section.5.3}{Generic binary}{chapter.5}% 54
\BOOKMARK [1][-]{section.5.4}{Conclusion}{chapter.5}% 55
\BOOKMARK [0][-]{chapter.6}{Conclusion}{}% 56
\BOOKMARK [0][-]{Item.10}{Bibliography}{}% 57
\BOOKMARK [0][-]{Item.10}{List of Definitions}{}% 58
\BOOKMARK [0][-]{appendix.A}{LLVM Quickstart guide}{}% 59
\BOOKMARK [1][-]{section.A.1}{LLVM toolchain}{appendix.A}% 60
\BOOKMARK [1][-]{section.A.2}{XSTsim}{appendix.A}% 61
\BOOKMARK [0][-]{appendix.B}{LLVM Development guide}{}% 62
\BOOKMARK [1][-]{section.B.1}{Building LLVM from source}{appendix.B}% 63
