#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  3 14:35:08 2021
# Process ID: 2778
# Current directory: /home/henry/Repos/CT-ECE5727-SP21
# Command line: vivado
# Log file: /home/henry/Repos/CT-ECE5727-SP21/vivado.log
# Journal file: /home/henry/Repos/CT-ECE5727-SP21/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.xpr
INFO: [Project 1-313] Project file moved from 'S:/danme/Documents/GitHub/CT-ECE5727-SP21/Lab4/hw' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/danme/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1', nor could it be found using path '/home/henry/Repos/CT-ECE5727-SP21/S:/danme/Documents/GitHub/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files', nor could it be found using path '/home/henry/Repos/CT-ECE5727-SP21/S:/danme/Documents/GitHub/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', nor could it be found using path '/home/henry/Repos/CT-ECE5727-SP21/S:/danme/Documents/GitHub/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_axi_gpio_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_PmodMic3_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_axi_dma_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_axi_iic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_xbar_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_rst_ps7_0_100M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_d_axi_i2s_audio_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'system_fir_compiler_0_0_synth_1' not found
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_fir_compiler_0_0/system_fir_compiler_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_fir_compiler_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_rst_ps7_0_100M_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/system_d_axi_i2s_audio_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_d_axi_i2s_audio_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_clk_wiz_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_processing_system7_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_xbar_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_axi_iic_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_PmodMic3_0_0/system_PmodMic3_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_PmodMic3_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_axi_dma_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_axi_gpio_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci' could not be found in the subdesign '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd', but fileset 'system_xbar_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7307.457 ; gain = 90.086 ; free physical = 4436 ; free virtual = 8617
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd] -no_script -reset -force -quiet
remove_files  /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd
source /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/genSystembd.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z010clg400-1
#    set_property BOARD_PART digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
# }
# variable design_name
# set design_name system
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one...
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7559.418 ; gain = 9.793 ; free physical = 4206 ; free virtual = 8478
INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# dbsolutionsny.com:user:PmodMic3:1.*\
# xilinx.com:ip:axi_dma:7.*\
# xilinx.com:ip:axi_gpio:2.*\
# xilinx.com:ip:axi_iic:2.*\
# xilinx.com:ip:clk_wiz:6.*\
# digilentinc.com:user:d_axi_i2s_audio:2.*\
# xilinx.com:ip:processing_system7:5.*\
# xilinx.com:ip:proc_sys_reset:5.*\
# xilinx.com:ip:xlconcat:2.*\
# xilinx.com:ip:xlconstant:1.*\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
dbsolutionsny.com:user:PmodMic3:1.* xilinx.com:ip:axi_dma:7.* xilinx.com:ip:axi_gpio:2.* xilinx.com:ip:axi_iic:2.* xilinx.com:ip:clk_wiz:6.* digilentinc.com:user:d_axi_i2s_audio:2.* xilinx.com:ip:processing_system7:5.* xilinx.com:ip:proc_sys_reset:5.* xilinx.com:ip:xlconcat:2.* xilinx.com:ip:xlconstant:1.*  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
#   set IIC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC ]
# 
#   set btns_4bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits ]
# 
# 
#   # Create ports
#   set ac_bclk [ create_bd_port -dir O ac_bclk ]
#   set ac_mclk [ create_bd_port -dir O ac_mclk ]
#   set ac_muten [ create_bd_port -dir O -from 0 -to 0 ac_muten ]
#   set ac_pbdat [ create_bd_port -dir O ac_pbdat ]
#   set ac_pblrc [ create_bd_port -dir O ac_pblrc ]
#   set ac_recdat [ create_bd_port -dir I ac_recdat ]
#   set ac_reclrc [ create_bd_port -dir O ac_reclrc ]
#   set mic3_cs_n [ create_bd_port -dir O mic3_cs_n ]
#   set mic3_miso [ create_bd_port -dir I mic3_miso ]
#   set mic3_sck [ create_bd_port -dir O mic3_sck ]
# 
#   # Create instance: PmodMic3_0, and set properties
#   set PmodMic3_0 [ create_bd_cell -type ip -vlnv dbsolutionsny.com:user:PmodMic3:1.* PmodMic3_0 ]
# 
#   # Create instance: axi_dma_0, and set properties
#   set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.* axi_dma_0 ]
#   set_property -dict [ list \
#    CONFIG.c_include_sg {0} \
#    CONFIG.c_sg_include_stscntrl_strm {0} \
#    CONFIG.c_sg_length_width {23} \
#  ] $axi_dma_0
# 
#   # Create instance: axi_gpio_0, and set properties
#   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.* axi_gpio_0 ]
#   set_property -dict [ list \
#    CONFIG.C_ALL_INPUTS {1} \
#    CONFIG.C_GPIO_WIDTH {4} \
#    CONFIG.C_INTERRUPT_PRESENT {1} \
#    CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $axi_gpio_0
# 
#   # Create instance: axi_iic_0, and set properties
#   set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.* axi_iic_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.* axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {2} \
#    CONFIG.SYNCHRONIZATION_STAGES {2} \
#  ] $axi_mem_intercon
# 
#   # Create instance: clk_wiz_0, and set properties
#   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.* clk_wiz_0 ]
#   set_property -dict [ list \
#    CONFIG.CLKOUT1_JITTER {360.948} \
#    CONFIG.CLKOUT1_PHASE_ERROR {301.601} \
#    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} \
#    CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} \
#    CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} \
#    CONFIG.MMCM_DIVCLK_DIVIDE {5} \
#    CONFIG.PRIM_SOURCE {No_buffer} \
#    CONFIG.RESET_PORT {resetn} \
#    CONFIG.RESET_TYPE {ACTIVE_LOW} \
#    CONFIG.USE_RESET {false} \
#  ] $clk_wiz_0
# 
#   # Create instance: d_axi_i2s_audio_0, and set properties
#   set d_axi_i2s_audio_0 [ create_bd_cell -type ip -vlnv digilentinc.com:user:d_axi_i2s_audio:2.* d_axi_i2s_audio_0 ]
#   set_property -dict [ list \
#    CONFIG.ENABLE_STREAM {true} \
#  ] $d_axi_i2s_audio_0
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.* processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {667} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {0} \
#    CONFIG.PCW_EN_UART1 {1} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
#    CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
#    CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
#    CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
#    CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
#    CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
#    CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
#    CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
#    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {0} \
#    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
#    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
#    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {0} \
#    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
#    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {1} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {inout} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {inout} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {fast} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {fast} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {fast} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {fast} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {fast} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {fast} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {fast} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {fast} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {fast} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {fast} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {fast} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {fast} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {fast} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {fast} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {fast} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {fast} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {fast} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {fast} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {fast} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {fast} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {fast} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {fast} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {fast} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {fast} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {out} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {in} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {inout} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.221} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.222} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.217} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.244} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.050} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.044} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.035} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.100} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
#    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
#    CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
#    CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
#    CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
#    CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
#    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
#    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.221} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.222} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.217} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.244} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {22.8} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {27.9} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {22.9} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {29.4} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.050} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.044} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.035} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.100} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {22.8} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {27.9} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {22.9} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {29.4} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.* ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#    CONFIG.SYNCHRONIZATION_STAGES {2} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.* rst_ps7_0_100M ]
# 
#   # Create instance: xlconcat_0, and set properties
#   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.* xlconcat_0 ]
#   set_property -dict [ list \
#    CONFIG.NUM_PORTS {4} \
#  ] $xlconcat_0
# 
#   # Create instance: xlconstant_0, and set properties
#   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.* xlconstant_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net PmodMic3_0_m_axis [get_bd_intf_pins PmodMic3_0/m_axis] [get_bd_intf_pins d_axi_i2s_audio_0/AXI_MM2S]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
#   connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports btns_4bits] [get_bd_intf_pins axi_gpio_0/GPIO]
#   connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_ports IIC] [get_bd_intf_pins axi_iic_0/IIC]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net d_axi_i2s_audio_0_AXI_S2MM [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins d_axi_i2s_audio_0/AXI_S2MM]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins axi_iic_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins d_axi_i2s_audio_0/AXI_L] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins PmodMic3_0/s_axi_l] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
# 
#   # Create port connections
#   connect_bd_net -net PmodMic3_0_cs_n [get_bd_ports mic3_cs_n] [get_bd_pins PmodMic3_0/cs_n]
#   connect_bd_net -net PmodMic3_0_sclk [get_bd_ports mic3_sck] [get_bd_pins PmodMic3_0/sclk]
#   connect_bd_net -net ac_recdat_1 [get_bd_ports ac_recdat] [get_bd_pins d_axi_i2s_audio_0/SDATA_I]
#   connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In2]
#   connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In3]
#   connect_bd_net -net axi_gpio_0_ip2intc_irpt [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
#   connect_bd_net -net axi_i2s_adi_0_LRCLK_O [get_bd_ports ac_pblrc] [get_bd_ports ac_reclrc] [get_bd_pins d_axi_i2s_audio_0/LRCLK_O]
#   connect_bd_net -net axi_iic_0_iic2intc_irpt [get_bd_pins axi_iic_0/iic2intc_irpt] [get_bd_pins xlconcat_0/In1]
#   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins PmodMic3_0/pmodClk] [get_bd_pins clk_wiz_0/clk_out1]
#   connect_bd_net -net clk_wiz_0_locked [get_bd_pins PmodMic3_0/pmodClkLocked] [get_bd_pins clk_wiz_0/locked]
#   connect_bd_net -net d_axi_i2s_audio_0_BCLK_O [get_bd_ports ac_bclk] [get_bd_pins d_axi_i2s_audio_0/BCLK_O]
#   connect_bd_net -net d_axi_i2s_audio_0_MCLK_O [get_bd_ports ac_mclk] [get_bd_pins d_axi_i2s_audio_0/MCLK_O]
#   connect_bd_net -net d_axi_i2s_audio_0_SDATA_O [get_bd_ports ac_pbdat] [get_bd_pins d_axi_i2s_audio_0/SDATA_O]
#   connect_bd_net -net miso_0_1 [get_bd_ports mic3_miso] [get_bd_pins PmodMic3_0/miso]
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins PmodMic3_0/m_axis_aclk] [get_bd_pins PmodMic3_0/s_axi_l_aclk] [get_bd_pins PmodMic3_0/sysClk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins d_axi_i2s_audio_0/AXI_L_aclk] [get_bd_pins d_axi_i2s_audio_0/CLK_100MHZ_I] [get_bd_pins d_axi_i2s_audio_0/M_AXIS_S2MM_ACLK] [get_bd_pins d_axi_i2s_audio_0/S_AXIS_MM2S_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins PmodMic3_0/m_axis_aresetn] [get_bd_pins PmodMic3_0/s_axi_l_aresetn] [get_bd_pins PmodMic3_0/sysRst] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins d_axi_i2s_audio_0/AXI_L_aresetn] [get_bd_pins d_axi_i2s_audio_0/M_AXIS_S2MM_ARESETN] [get_bd_pins d_axi_i2s_audio_0/S_AXIS_MM2S_ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
#   connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
#   connect_bd_net -net xlconstant_0_dout [get_bd_ports ac_muten] [get_bd_pins xlconstant_0/dout]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs PmodMic3_0/s_axi_l/reg0] -force
#   assign_bd_address -offset 0x40400000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
#   assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
#   assign_bd_address -offset 0x41600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_iic_0/S_AXI/Reg] -force
#   assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs d_axi_i2s_audio_0/AXI_L/AXI_L_reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_TYPE' from 'ACTIVE_HIGH' to 'ACTIVE_LOW' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_PORT' from 'reset' to 'resetn' has been ignored for IP 'clk_wiz_0'
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
Slave segment '/PmodMic3_0/s_axi_l/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/axi_iic_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4160_0000 [ 64K ]>.
Slave segment '/d_axi_i2s_audio_0/AXI_L/AXI_L_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_clk_wiz_0_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hdl/system_wrapper.v
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMic3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_PmodMic3_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_axi_iic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_d_axi_i2s_audio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_xbar_1
[Mon May  3 14:45:17 2021] Launched system_auto_pc_0_synth_1, system_d_axi_i2s_audio_0_0_synth_1, system_xbar_1_synth_1, system_clk_wiz_0_0_synth_1, system_auto_pc_1_synth_1, system_processing_system7_0_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_PmodMic3_0_0_synth_1, system_auto_us_0_synth_1, system_xbar_0_synth_1, system_auto_us_1_synth_1, system_axi_iic_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_axi_dma_0_0_synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_auto_pc_0_synth_1/runme.log
system_d_axi_i2s_audio_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_d_axi_i2s_audio_0_0_synth_1/runme.log
system_xbar_1_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_xbar_1_synth_1/runme.log
system_clk_wiz_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_clk_wiz_0_0_synth_1/runme.log
system_auto_pc_1_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_auto_pc_1_synth_1/runme.log
system_processing_system7_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_PmodMic3_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_PmodMic3_0_0_synth_1/runme.log
system_auto_us_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_auto_us_0_synth_1/runme.log
system_xbar_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_xbar_0_synth_1/runme.log
system_auto_us_1_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_auto_us_1_synth_1/runme.log
system_axi_iic_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_axi_iic_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_axi_gpio_0_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_axi_dma_0_0_synth_1/runme.log
[Mon May  3 14:45:17 2021] Launched synth_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 9117.812 ; gain = 160.973 ; free physical = 3106 ; free virtual = 7984
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_auto_pc_0_synth_1]
set_property needs_refresh false [get_runs system_d_axi_i2s_audio_0_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_1_synth_1]
set_property needs_refresh false [get_runs system_clk_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs system_auto_pc_1_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_100M_0_synth_1]
set_property needs_refresh false [get_runs system_PmodMic3_0_0_synth_1]
set_property needs_refresh false [get_runs system_auto_us_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_0_synth_1]
set_property needs_refresh false [get_runs system_auto_us_1_synth_1]
set_property needs_refresh false [get_runs system_axi_iic_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_dma_0_0_synth_1]
open_bd_design {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May  3 15:18:29 2021] Launched synth_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May  3 15:19:49 2021] Launched impl_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9133.188 ; gain = 0.000 ; free physical = 2936 ; free virtual = 7894
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.90 . Memory (MB): peak = 9556.910 ; gain = 0.000 ; free physical = 2380 ; free virtual = 7339
Restored from archive | CPU: 0.950000 secs | Memory: 10.469948 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.90 . Memory (MB): peak = 9556.910 ; gain = 0.000 ; free physical = 2380 ; free virtual = 7339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9556.910 ; gain = 0.000 ; free physical = 2381 ; free virtual = 7340
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 9767.387 ; gain = 634.199 ; free physical = 2272 ; free virtual = 7235
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9767.387 ; gain = 0.000 ; free physical = 2239 ; free virtual = 7202
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER CONFIG.Data_Sign.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/coe/lpf_1kHz_example.coe} CONFIG.Number_Channels {2} CONFIG.Sample_Frequency {0.048} CONFIG.Clock_Frequency {100.0} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {24} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {24} CONFIG.Coefficient_Sets {1} CONFIG.Select_Pattern {All} CONFIG.Coefficient_Sign {Unsigned} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {17} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_DATA_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required}] [get_bd_cells fir_compiler_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/coe/lpf_1kHz_example.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/lpf_1kHz_example.coe'
delete_bd_objs [get_bd_intf_nets PmodMic3_0_m_axis]
set_property location {3 889 1177} [get_bd_cells fir_compiler_0]
set_property location {4 1260 1179} [get_bd_cells fir_compiler_0]
connect_bd_net [get_bd_pins PmodMic3_0/sclk] [get_bd_pins fir_compiler_0/aclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins PmodMic3_0/sclk] [get_bd_pins fir_compiler_0/aclk]'
connect_bd_intf_net [get_bd_intf_pins PmodMic3_0/m_axis] [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins d_axi_i2s_audio_0/AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fir_compiler_0/aclk]
save_bd_design
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: system_processing_system7_0_0_FCLK_CLK0, clk_domain_1: system_processing_system7_0_0_FCLK_CLK0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fir_compiler_0/S_AXIS_DATA(3) and /PmodMic3_0/m_axis(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /d_axi_i2s_audio_0/AXI_MM2S(4) and /fir_compiler_0/M_AXIS_DATA(3)
WARNING: [BD 41-926] Following properties on interface pin /d_axi_i2s_audio_0/AXI_MM2S have been updated from connected ip, but BD cell '/d_axi_i2s_audio_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value false}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </d_axi_i2s_audio_0> to completely resolve these warnings.
Wrote  : </home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fir_compiler_0/s_axis_data_tdata'(24) to pin: '/PmodMic3_0/m_axis_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/d_axi_i2s_audio_0/S_AXIS_MM2S_TDATA'(32) to pin: '/fir_compiler_0/m_axis_data_tdata'(24) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fir_compiler_0/s_axis_data_tdata'(24) to pin: '/PmodMic3_0/m_axis_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/d_axi_i2s_audio_0/S_AXIS_MM2S_TDATA'(32) to pin: '/fir_compiler_0/m_axis_data_tdata'(24) - Only lower order bits will be connected.
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_compiler_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_fir_compiler_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b3c5e821bd002132; cache size = 16.024 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 16.023 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 1d3036182057bcbd; cache size = 16.024 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = ffe5c9bae0f02f22; cache size = 16.024 MB.
[Mon May  3 17:15:50 2021] Launched system_fir_compiler_0_0_synth_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/system_fir_compiler_0_0_synth_1/runme.log
[Mon May  3 17:15:50 2021] Launched synth_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 10086.090 ; gain = 103.992 ; free physical = 2102 ; free virtual = 7049
launch_runs impl_1 -jobs 2
[Mon May  3 17:18:07 2021] Launched impl_1...
Run output will be captured here: /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 2242 ; free virtual = 7221
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 2145 ; free virtual = 7124
Restored from archive | CPU: 1.040000 secs | Memory: 10.800636 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 2145 ; free virtual = 7124
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 2110 ; free virtual = 7089
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim/lpf_1kHz_example.coe'
INFO: [SIM-utils-43] Exported '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim/system_fir_compiler_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xilinx_vip -prj system_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodMic3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodMic3_wrapper
INFO: [VRFC 10-2458] undeclared symbol s_axis_tready, assumed default net type wire [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_PmodMic3_0_0/sim/system_PmodMic3_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PmodMic3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/sim/fifo_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/sim/fifo_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_xbar_1/sim/system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1H7AUOX
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TEAG88
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_4Y7TYO
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_FKL2TE
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_15QZ4LV
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_TUCI1Y
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11SE3QO
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1P403ZT
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_VQ497S
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module system_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sim_1/system_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
WARNING: [VRFC 10-482] cast without ' violates IEEE 1800 syntax [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sim_1/system_tb.sv:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj system_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_axi_dma_0_0/sim/system_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_axi_iic_0_0/sim/system_axi_iic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_iic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/DCM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/Sync_ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sync_ff'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/d_axi_i2s_audio_v2_0_AXI_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_axi_i2s_audio_v2_0_AXI_L'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/i2s_ctl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_ctl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/i2s_rx_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_rx_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/i2s_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/rst_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rst_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ipshared/7907/src/d_axi_i2s_audio_v2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_axi_i2s_audio_v2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_d_axi_i2s_audio_0_0/sim/system_d_axi_i2s_audio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_d_axi_i2s_audio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_rst_ps7_0_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_fir_compiler_0_0/sim/system_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_fir_compiler_0_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim'
xelab -wto 0e13c50322e04addb9dc6e47fb25f38e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axi_iic_v2_0_25 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_15 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0e13c50322e04addb9dc6e47fb25f38e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axi_iic_v2_0_25 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L fir_compiler_v7_2_15 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 's_axis_tdata' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tdest' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tid' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tuser' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ipshared/60b9/Pmod_Mic3.srcs/sources_1/imports/new/PmodMic3_wrapper.sv:216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_arready' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:3224]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axi_rdata' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rlast' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:3242]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_rresp' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_rvalid' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:3245]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IRQ_F2P' [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:671]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:2141]
WARNING: [VRFC 10-5021] port 'gpo' is not connected on this instance [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:2221]
WARNING: [VRFC 10-5021] port 's_axis_mm2s_tready' is not connected on this instance [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:2328]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/sim/system.v:2623]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:283]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_iic_v2_0_25.iic_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_15.fir_compiler_v7_2_15_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_15.globals_pkg
Compiling package fir_compiler_v7_2_15.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.PmodMic3
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2)
Compiling module xil_defaultlib.PmodMic3_wrapper_default
Compiling module xil_defaultlib.system_PmodMic3_0_0
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=34,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=34,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=34,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=30,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=30,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=30,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture system_axi_dma_0_0_arch of entity xil_defaultlib.system_axi_dma_0_0 [system_axi_dma_0_0_default]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_24.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_24.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture system_axi_gpio_0_0_arch of entity xil_defaultlib.system_axi_gpio_0_0 [system_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=7,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_iic_v2_0_25.soft_reset [soft_reset_default]
Compiling architecture rtl of entity axi_iic_v2_0_25.axi_ipif_ssp1 [\axi_ipif_ssp1(c_num_iic_regs=18...]
Compiling architecture rtl of entity axi_iic_v2_0_25.reg_interface [\reg_interface(c_scl_inertial_de...]
Compiling architecture rtl of entity axi_iic_v2_0_25.debounce [\debounce(c_inertial_delay=0)\]
Compiling architecture rtl of entity axi_iic_v2_0_25.filter [\filter(scl_inertial_delay=0,sda...]
Compiling architecture rtl of entity axi_iic_v2_0_25.upcnt_n [\upcnt_n(c_size=10)\]
Compiling architecture rtl of entity axi_iic_v2_0_25.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_0_25.upcnt_n [\upcnt_n(c_size=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_25.iic_control [\iic_control(c_scl_inertial_dela...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity axi_iic_v2_0_25.SRL_FIFO [\SRL_FIFO(c_depth=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_25.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_0_25.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture rtl of entity axi_iic_v2_0_25.iic [\iic(c_num_iic_regs=18,c_gpo_wid...]
Compiling architecture rtl of entity axi_iic_v2_0_25.axi_iic [\axi_iic(c_family="zynq",c_s_axi...]
Compiling architecture system_axi_iic_0_0_arch of entity xil_defaultlib.system_axi_iic_0_0 [system_axi_iic_0_0_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_w...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module xil_defaultlib.system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_1TEAG88
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_a_u...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_axi...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_top...
Compiling module xil_defaultlib.system_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1P403ZT
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_w_u...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_axi...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_top...
Compiling module xil_defaultlib.system_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_VQ497S
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_si_transact...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_route...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_reg_s...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_axi_mem_intercon_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.i2s_ctl [i2s_ctl_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_4
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_32
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=51,clki...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture xilinx of entity xil_defaultlib.DCM [dcm_default]
Compiling architecture behavioral of entity xil_defaultlib.Sync_ff [sync_ff_default]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture behavioral of entity xil_defaultlib.rst_sync [rst_sync_default]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.i2s_rx_tx [i2s_rx_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.i2s_stream [i2s_stream_default]
Compiling architecture arch_imp of entity xil_defaultlib.d_axi_i2s_audio_v2_0_AXI_L [d_axi_i2s_audio_v2_0_axi_l_defau...]
Compiling architecture arch_imp of entity xil_defaultlib.d_axi_i2s_audio_v2_0 [d_axi_i2s_audio_v2_0_default]
Compiling architecture system_d_axi_i2s_audio_0_0_arch of entity xil_defaultlib.system_d_axi_i2s_audio_0_0 [system_d_axi_i2s_audio_0_0_defau...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=24,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=24,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_15.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_15.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_15.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_15.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_15.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_15.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_15.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_15.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_15.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_15.ext_mult [\ext_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_15.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_15.fir_compiler_v7_2_15_viv [\fir_compiler_v7_2_15_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_15.fir_compiler_v7_2_15 [\fir_compiler_v7_2_15(c_xdevicef...]
Compiling architecture system_fir_compiler_0_0_arch of entity xil_defaultlib.system_fir_compiler_0_0 [system_fir_compiler_0_0_default]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_f...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_d...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10(C...
Compiling module xil_defaultlib.system_processing_system7_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1H7AUOX
Compiling module xil_defaultlib.m01_couplers_imp_4Y7TYO
Compiling module xil_defaultlib.m02_couplers_imp_FKL2TE
Compiling module xil_defaultlib.m03_couplers_imp_15QZ4LV
Compiling module xil_defaultlib.m04_couplers_imp_TUCI1Y
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module xil_defaultlib.system_auto_pc_1
Compiling module xil_defaultlib.s00_couplers_imp_11SE3QO
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.system_xbar_1
Compiling module xil_defaultlib.system_ps7_0_axi_periph_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_rst_ps7_0_100m_0_arch of entity xil_defaultlib.system_rst_ps7_0_100M_0 [system_rst_ps7_0_100m_0_default]
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.system_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim/xsim.dir/system_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim/xsim.dir/system_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  3 17:28:45 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  3 17:28:45 2021...
run_program: Time (s): cpu = 00:03:02 ; elapsed = 00:01:08 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 1731 ; free virtual = 6977
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_tb_behav -key {Behavioral:sim_1:Functional:system_tb} -tclbatch {system_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//PmodMic3_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//PmodMic3_0/s_axi_l
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_dma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_dma_0/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_iic_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/m00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/m00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//d_axi_i2s_audio_0/AXI_L
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//d_axi_i2s_audio_0/AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//d_axi_i2s_audio_0/AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//fir_compiler_0/M_AXIS_DATA
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//fir_compiler_0/S_AXIS_DATA
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//processing_system7_0/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_tb/DUT/system_i//ps7_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
source system_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Note: axi_iic configured for SDA inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /system_tb/DUT/system_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5051  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
Note: axi_iic configured for SCL inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /system_tb/DUT/system_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5025  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd
                   0 else checking line ......x
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. system_tb.DUT.system_i.PmodMic3_0.inst.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /system_tb/DUT/system_i/PmodMic3_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_472  Scope: system_tb.DUT.system_i.PmodMic3_0.inst.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. system_tb.DUT.system_i.axi_dma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /system_tb/DUT/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_673  Scope: system_tb.DUT.system_i.axi_dma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
WARNING: 5 ns system_tb.DUT.system_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_tb.DUT.system_i.processing_system7_0.inst.S_AXI_HP0.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
                   5 else checking line ......1
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 119 ; free virtual = 1860
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 116 ; free virtual = 1861
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:19 ; elapsed = 00:01:28 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 113 ; free virtual = 1860
run 1 ms
run: Time (s): cpu = 00:06:52 ; elapsed = 00:20:00 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 143 ; free virtual = 1761
open_hw_manager
close_hw_manager
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_PmodMic3_0_0/system_PmodMic3_0_0.dcp' for cell 'system_i/PmodMic3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0.dcp' for cell 'system_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/system_d_axi_i2s_audio_0_0.dcp' for cell 'system_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_fir_compiler_0_0/system_fir_compiler_0_0.dcp' for cell 'system_i/fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 10177.188 ; gain = 0.000 ; free physical = 120 ; free virtual = 1655
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/constrs_1/imports/Lab4/zybo-z7-dma.xdc]
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/constrs_1/imports/Lab4/zybo-z7-dma.xdc]
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_late.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_late.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1715] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10295.461 ; gain = 0.000 ; free physical = 123 ; free virtual = 1514
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10356.492 ; gain = 179.305 ; free physical = 139 ; free virtual = 1486
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: system_wrapper
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10356.492 ; gain = 0.000 ; free physical = 129 ; free virtual = 1407
INFO: [Common 17-344] 'synth_design' was cancelled
save_wave_config {/home/henry/Desktop/system_tb_behav.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:19:42 ; elapsed = 00:00:06 . Memory (MB): peak = 10356.492 ; gain = 0.000 ; free physical = 5401 ; free virtual = 6583
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  3 19:49:11 2021...
