SOURCES=tb_csrbrg.v $(wildcard ../rtl/*.v)

all: sim

sim:
	cver $(SOURCES)

clean:
	rm -f verilog.log

.PHONY: clean sim
