
`timescale 1ps / 1ps

module test;


wire  ReadAck, WriteAck;


wire [4:0]  WA_Ack;
wire [4:0]  RA_Ack;
wire [31:0]  ReadData;
wire [7:0]  WD_Ack;

reg [31:0]  WriteData;
reg [1:0]  WRW;
reg [1:0]  RRW;
reg [19:0]  W_Address;
reg [19:0]  R_Address;
reg [7:0]  RD_Ack;
integer dc_mode_flag;
integer output_change_count;
integer max_dc_iter;
integer dc_iterations;
time vmx_time_offset;




cdsModule_29 top(RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack, WriteAck, 
     RD_Ack, RRW, R_Address, WRW, W_Address, WriteData); 
 

`define verimix
`ifdef verimix

  //Parasitic Simulation annotate definitions
  `include "annotate_msb"

  //vms and dc iteration loop definitions
  `include "IE.verimix"

  //please enter any additional stimulus in the testfixture.verimix file
  `include "testfixture.verimix"

  //$save_waveform definitions
  `include "saveDefs"

`endif


endmodule 
// Vermix stimulus file.
// Default verimix stimulus. 

integer rLog;
integer wLog;
integer seed;
integer start;
integer readCount;
integer i;
reg[19:0] lastWriteAddr;
reg[9:0] logAddr;

real rStart;
real rDelay;
real wStart;
real wDelay;

initial
begin 

   seed 	 = 5;
   start 	 = 0;
   readCount = 0;
   rStart = $time;
   rDelay = $time;
   wStart = $time;
   wDelay = $time;
   logAddr[9:0] = $random(seed);
   rLog=$fopen("/tmp2/SDP_BANK_RLog.csv");
   //$fdisplay(rLog, "R_Address[19:0], ReadData[31:0], total_time(ps), read_delay(ps)");

   wLog=$fopen("/tmp2/SDP_BANK_WLog.csv"); 
   //$fdisplay(wLog, "W_Address[19:0], WriteData[31:0], total_time(ps), write_delay(ps)");

   RRW[1:0]        = 2'b00;
   RD_Ack[7:0]     = 8'hFF;
   R_Address[19:0] = 20'h00000;

   WRW[1:0]        = 2'b00;
   W_Address[19:0] = 20'h00000;
   WriteData[31:0] = 32'h00000000;

   #500;
////////////////////////////////
    WRW[1:0]        = 2'b01;
    W_Address[19:0] = 20'h11111;
    WriteData[31:0] = 32'h11111111;
    wStart 	   		= $time;
    wait(WriteAck);
	
	wDelay = $time - wStart;
	$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
   	
	WriteData[31:0] = 32'h00000000;
    W_Address[19:0] = 20'h00000;
    WRW[1:0]        = 2'b00;
   
    wStart   = $time;
    wait(~WriteAck);
    wDelay = $time - wStart;
   	$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
////////////////////////////////

   RD_Ack[7:0]     = 8'hFF;
   RRW[1:0]        = 2'b10;
   R_Address[19:0] = 20'h11111;	
   rStart          = $time;
   wait(ReadAck);

   rDelay = $time - rStart;
   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);   
	   
   RD_Ack[7:0]     = 8'h00;
   RRW[1:0]        = 2'b00;
   R_Address[19:0] = 20'h00000;

   rStart          = $time;
   wait(~ReadAck);
   rDelay = $time - rStart;
   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);  

////////////////////////////////
////////////////////////////////
    WRW[1:0]        = 2'b01;
    W_Address[19:0] = 20'h11111;
    WriteData[31:0] = 32'h11111111;
    wStart 	   		= $time;
    wait(WriteAck);
	
	wDelay = $time - wStart;
	$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
   	
	WriteData[31:0] = 32'h00000000;
    W_Address[19:0] = 20'h00000;
    WRW[1:0]        = 2'b00;
   
    wStart   = $time;
    wait(~WriteAck);
    wDelay = $time - wStart;
   	$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
////////////////////////////////

   RD_Ack[7:0]     = 8'hFF;
   RRW[1:0]        = 2'b10;
   R_Address[19:0] = 20'h11111;	
   rStart          = $time;
   wait(ReadAck);

   rDelay = $time - rStart;
   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);   
	   
   RD_Ack[7:0]     = 8'h00;
   RRW[1:0]        = 2'b00;
   R_Address[19:0] = 20'h00000;

   rStart          = $time;
   wait(~ReadAck);
   rDelay = $time - rStart;
   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);  

////////////////////////////////
////////////////////////////////
   WRW[1:0]        = 2'b01;
   W_Address[19:0] = 20'h11111;
   WriteData[31:0] = 32'h88888888;
   wStart 	   		= $time;
   start           = 1;

end 


always @(posedge WriteAck) begin
	if (start==1) begin
		wDelay = $time - wStart;
		$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
		lastWriteAddr[19:0] <= W_Address[19:0];
 		WriteData[31:0] = 32'h00000000;
		W_Address[19:0] = 20'h00000;
		WRW[1:0]        = 2'b00;
		wStart   = $time;
 		wait(~WriteAck);
   	  	wDelay = $time - wStart;
   	  	$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WriteData[31:0], $time, wDelay);
   	  	RD_Ack[7:0]     = 8'hFF;
        RRW[1:0]        = 2'b10;
        R_Address[19:0] = lastWriteAddr[19:0];	   
	  	rStart          = $time;
   end
 end


always @(posedge ReadAck) begin
   if (start==1) begin
   	   rDelay = $time - rStart;
   	   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);   	   
   	   RD_Ack[7:0]     = 8'h00;
   	   RRW[1:0]        = 2'b00;
   	   R_Address[19:0] = 20'h00000;
	   rStart          = $time;
       wait(~ReadAck);
   	   rDelay = $time - rStart;
   	   $fdisplay(rLog, "%h %h %t %t", R_Address[19:0], ReadData[31:0], $time, rDelay);   

	  readCount = readCount + 1;
	  if (readCount == 2) begin
		$finish;
	  end
   	  logAddr[9:0] = $random;
	  W_Address[0]   = ~logAddr[0] & ~logAddr[1];
	  W_Address[1]   =  logAddr[0] & ~logAddr[1];
	  W_Address[2]   = ~logAddr[0] &  logAddr[1];
      W_Address[3]   =  logAddr[0] &  logAddr[1];
	  W_Address[4]   = ~logAddr[2] & ~logAddr[3];
	  W_Address[5]   =  logAddr[2] & ~logAddr[3];
	  W_Address[6]   = ~logAddr[2] &  logAddr[3];
      W_Address[7]   =  logAddr[2] &  logAddr[3];
	  W_Address[8]   = ~logAddr[4] & ~logAddr[5];
	  W_Address[9]   =  logAddr[4] & ~logAddr[5];
	  W_Address[10]  = ~logAddr[4] &  logAddr[5];
      W_Address[11]  =  logAddr[4] &  logAddr[5];
	  W_Address[12]  = ~logAddr[6] & ~logAddr[7];
	  W_Address[13]  =  logAddr[6] & ~logAddr[7];
	  W_Address[14]  = ~logAddr[6] &  logAddr[7];
      W_Address[15]  =  logAddr[6] &  logAddr[7];
	  W_Address[16]  = ~logAddr[8] & ~logAddr[9];
	  W_Address[17]  =  logAddr[8] & ~logAddr[9];
	  W_Address[18]  = ~logAddr[8] &  logAddr[9];
      W_Address[19]  =  logAddr[8] &  logAddr[9];

       WriteData[31:0]   = 32'h12488421;
       WRW[1:0]  	     = 2'b01;  
       wStart            = $time;
   end
end
`define _VMX_SIMULATOR_NAME_ "spectre"
`define _VMX_MAX_DC_ITER_ 0
`define _VMX_DC_INTERVAL_ 0
`include "simOptions.verimix"

// Begin Interface Element Header and Verimix Synchronization task
initial begin
	$vmx_initialize( `_VMX_SIMULATOR_NAME_ , dc_mode_flag);
	$vmx_define_import( test.top.mixedNet99999, "99999"); // /~ReadData<18>
	$vmx_define_import( test.top.mixedNet99998, "99998"); // /~WA_Ack<2>
	$vmx_define_export( test.top.cdsbus6[18], "99997"); // /~W_Address<18>
	$vmx_define_import( test.top.mixedNet99996, "99996"); // /~ReadData<15>
	$vmx_define_export( test.top.cdsbus4[19], "99995"); // /~WriteData<19>
	$vmx_define_export( test.top.cdsbus4[21], "99994"); // /~WriteData<21>
	$vmx_define_export( test.top.cdsbus9[2], "99993"); // /~RD_Ack<2>
	$vmx_define_export( test.top.cdsbus4[28], "99992"); // /~WriteData<28>
	$vmx_define_import( test.top.mixedNet99991, "99991"); // /~WD_Ack<5>
	$vmx_define_export( test.top.cdsbus6[17], "99990"); // /~W_Address<17>
	$vmx_define_export( test.top.cdsbus0[0], "99989"); // /~RRW<0>
	$vmx_define_export( test.top.cdsbus9[3], "99988"); // /~RD_Ack<3>
	$vmx_define_export( test.top.cdsbus7[10], "99987"); // /~R_Address<10>
	$vmx_define_import( test.top.mixedNet99986, "99986"); // /~WD_Ack<6>
	$vmx_define_export( test.top.cdsbus7[12], "99985"); // /~R_Address<12>
	$vmx_define_export( test.top.cdsbus4[14], "99984"); // /~WriteData<14>
	$vmx_define_export( test.top.cdsbus4[8], "99983"); // /~WriteData<8>
	$vmx_define_export( test.top.cdsbus4[7], "99982"); // /~WriteData<7>
	$vmx_define_export( test.top.cdsbus6[8], "99981"); // /~W_Address<8>
	$vmx_define_export( test.top.cdsbus9[5], "99980"); // /~RD_Ack<5>
	$vmx_define_export( test.top.cdsbus6[0], "99979"); // /~W_Address<0>
	$vmx_define_export( test.top.cdsbus9[1], "99978"); // /~RD_Ack<1>
	$vmx_define_export( test.top.cdsbus4[29], "99977"); // /~WriteData<29>
	$vmx_define_export( test.top.cdsbus6[6], "99976"); // /~W_Address<6>
	$vmx_define_export( test.top.cdsbus7[9], "99975"); // /~R_Address<9>
	$vmx_define_export( test.top.cdsbus4[20], "99974"); // /~WriteData<20>
	$vmx_define_import( test.top.mixedNet99973, "99973"); // /~ReadData<22>
	$vmx_define_export( test.top.cdsbus4[16], "99972"); // /~WriteData<16>
	$vmx_define_export( test.top.cdsbus6[10], "99971"); // /~W_Address<10>
	$vmx_define_export( test.top.cdsbus7[7], "99970"); // /~R_Address<7>
	$vmx_define_export( test.top.cdsbus8[1], "99969"); // /~WRW<1>
	$vmx_define_export( test.top.cdsbus4[12], "99968"); // /~WriteData<12>
	$vmx_define_import( test.top.mixedNet99967, "99967"); // /~ReadData<29>
	$vmx_define_export( test.top.cdsbus4[18], "99966"); // /~WriteData<18>
	$vmx_define_export( test.top.cdsbus4[3], "99965"); // /~WriteData<3>
	$vmx_define_import( test.top.mixedNet99964, "99964"); // /~ReadData<20>
	$vmx_define_import( test.top.mixedNet99963, "99963"); // /~ReadData<21>
	$vmx_define_export( test.top.cdsbus9[7], "99962"); // /~RD_Ack<7>
	$vmx_define_import( test.top.mixedNet99961, "99961"); // /~ReadData<17>
	$vmx_define_import( test.top.mixedNet99960, "99960"); // /~ReadData<30>
	$vmx_define_export( test.top.cdsbus7[4], "99959"); // /~R_Address<4>
	$vmx_define_export( test.top.cdsbus4[2], "99958"); // /~WriteData<2>
	$vmx_define_export( test.top.cdsbus4[13], "99957"); // /~WriteData<13>
	$vmx_define_export( test.top.cdsbus9[4], "99956"); // /~RD_Ack<4>
	$vmx_define_import( test.top.mixedNet99955, "99955"); // /~ReadData<11>
	$vmx_define_export( test.top.cdsbus4[11], "99954"); // /~WriteData<11>
	$vmx_define_export( test.top.cdsbus7[6], "99953"); // /~R_Address<6>
	$vmx_define_export( test.top.cdsbus4[23], "99952"); // /~WriteData<23>
	$vmx_define_export( test.top.cdsbus4[17], "99951"); // /~WriteData<17>
	$vmx_define_export( test.top.cdsbus4[10], "99950"); // /~WriteData<10>
	$vmx_define_export( test.top.cdsbus7[5], "99949"); // /~R_Address<5>
	$vmx_define_export( test.top.cdsbus7[2], "99948"); // /~R_Address<2>
	$vmx_define_import( test.top.mixedNet99947, "99947"); // /~ReadData<31>
	$vmx_define_import( test.top.mixedNet99946, "99946"); // /~ReadData<4>
	$vmx_define_import( test.top.mixedNet99945, "99945"); // /~ReadData<27>
	$vmx_define_export( test.top.cdsbus9[6], "99944"); // /~RD_Ack<6>
	$vmx_define_export( test.top.cdsbus4[25], "99943"); // /~WriteData<25>
	$vmx_define_export( test.top.cdsbus4[9], "99942"); // /~WriteData<9>
	$vmx_define_export( test.top.cdsbus7[1], "99941"); // /~R_Address<1>
	$vmx_define_export( test.top.cdsbus6[1], "99940"); // /~W_Address<1>
	$vmx_define_import( test.top.mixedNet99939, "99939"); // /~ReadData<26>
	$vmx_define_import( test.top.mixedNet99938, "99938"); // /~WA_Ack<0>
	$vmx_define_import( test.top.mixedNet99937, "99937"); // /~ReadData<10>
	$vmx_define_import( test.top.mixedNet99936, "99936"); // /~ReadData<9>
	$vmx_define_import( test.top.mixedNet99935, "99935"); // /~WD_Ack<3>
	$vmx_define_export( test.top.cdsbus7[11], "99934"); // /~R_Address<11>
	$vmx_define_export( test.top.cdsbus4[24], "99933"); // /~WriteData<24>
	$vmx_define_import( test.top.mixedNet99932, "99932"); // /~ReadData<16>
	$vmx_define_export( test.top.cdsbus4[26], "99931"); // /~WriteData<26>
	$vmx_define_export( test.top.cdsbus6[7], "99930"); // /~W_Address<7>
	$vmx_define_import( test.top.mixedNet99929, "99929"); // /~ReadData<25>
	$vmx_define_export( test.top.cdsbus7[18], "99928"); // /~R_Address<18>
	$vmx_define_export( test.top.cdsbus7[16], "99927"); // /~R_Address<16>
	$vmx_define_export( test.top.cdsbus4[27], "99926"); // /~WriteData<27>
	$vmx_define_import( test.top.mixedNet99925, "99925"); // /~ReadData<19>
	$vmx_define_export( test.top.cdsbus7[15], "99924"); // /~R_Address<15>
	$vmx_define_export( test.top.cdsbus7[19], "99923"); // /~R_Address<19>
	$vmx_define_export( test.top.cdsbus4[6], "99922"); // /~WriteData<6>
	$vmx_define_export( test.top.cdsbus6[5], "99921"); // /~W_Address<5>
	$vmx_define_import( test.top.mixedNet99920, "99920"); // /~ReadData<23>
	$vmx_define_import( test.top.mixedNet99919, "99919"); // /~ReadData<2>
	$vmx_define_export( test.top.cdsbus4[0], "99918"); // /~WriteData<0>
	$vmx_define_export( test.top.cdsbus7[8], "99917"); // /~R_Address<8>
	$vmx_define_import( test.top.mixedNet99916, "99916"); // /~ReadData<13>
	$vmx_define_export( test.top.cdsbus7[3], "99915"); // /~R_Address<3>
	$vmx_define_import( test.top.mixedNet99914, "99914"); // /~WA_Ack<1>
	$vmx_define_import( test.top.mixedNet99913, "99913"); // /~ReadData<6>
	$vmx_define_export( test.top.cdsbus6[19], "99912"); // /~W_Address<19>
	$vmx_define_import( test.top.mixedNet99911, "99911"); // /~ReadData<5>
	$vmx_define_export( test.top.cdsbus7[13], "99910"); // /~R_Address<13>
	$vmx_define_import( test.top.mixedNet99909, "99909"); // /~WD_Ack<2>
	$vmx_define_import( test.top.mixedNet99908, "99908"); // /~WD_Ack<0>
	$vmx_define_import( test.top.mixedNet99907, "99907"); // /~ReadData<28>
	$vmx_define_import( test.top.mixedNet99906, "99906"); // /~RA_Ack<1>
	$vmx_define_export( test.top.cdsbus8[0], "99905"); // /~WRW<0>
	$vmx_define_export( test.top.cdsbus4[22], "99904"); // /~WriteData<22>
	$vmx_define_import( test.top.mixedNet99903, "99903"); // /~WD_Ack<4>
	$vmx_define_import( test.top.mixedNet99902, "99902"); // /~ReadData<24>
	$vmx_define_export( test.top.cdsbus6[11], "99901"); // /~W_Address<11>
	$vmx_define_import( test.top.mixedNet99900, "99900"); // /~WriteAck
	$vmx_define_import( test.top.mixedNet99899, "99899"); // /~WD_Ack<1>
	$vmx_define_export( test.top.cdsbus4[31], "99898"); // /~WriteData<31>
	$vmx_define_export( test.top.cdsbus4[30], "99897"); // /~WriteData<30>
	$vmx_define_import( test.top.mixedNet99896, "99896"); // /~ReadData<0>
	$vmx_define_import( test.top.mixedNet99895, "99895"); // /~ReadData<8>
	$vmx_define_import( test.top.mixedNet99894, "99894"); // /~ReadData<7>
	$vmx_define_import( test.top.mixedNet99893, "99893"); // /~ReadData<14>
	$vmx_define_export( test.top.cdsbus7[17], "99892"); // /~R_Address<17>
	$vmx_define_export( test.top.cdsbus4[5], "99891"); // /~WriteData<5>
	$vmx_define_export( test.top.cdsbus4[1], "99890"); // /~WriteData<1>
	$vmx_define_export( test.top.cdsbus0[1], "99889"); // /~RRW<1>
	$vmx_define_import( test.top.mixedNet99888, "99888"); // /~RA_Ack<4>
	$vmx_define_import( test.top.mixedNet99887, "99887"); // /~ReadData<3>
	$vmx_define_import( test.top.mixedNet99886, "99886"); // /~ReadData<1>
	$vmx_define_export( test.top.cdsbus6[4], "99885"); // /~W_Address<4>
	$vmx_define_export( test.top.cdsbus4[4], "99884"); // /~WriteData<4>
	$vmx_define_export( test.top.cdsbus7[14], "99883"); // /~R_Address<14>
	$vmx_define_export( test.top.cdsbus9[0], "99882"); // /~RD_Ack<0>
	$vmx_define_import( test.top.mixedNet99881, "99881"); // /~WA_Ack<4>
	$vmx_define_import( test.top.mixedNet99880, "99880"); // /~WD_Ack<7>
	$vmx_define_export( test.top.cdsbus6[14], "99879"); // /~W_Address<14>
	$vmx_define_import( test.top.mixedNet99878, "99878"); // /~ReadData<12>
	$vmx_define_import( test.top.mixedNet99877, "99877"); // /~ReadAck
	$vmx_define_export( test.top.cdsbus6[9], "99876"); // /~W_Address<9>
	$vmx_define_export( test.top.cdsbus6[13], "99875"); // /~W_Address<13>
	$vmx_define_export( test.top.cdsbus6[12], "99874"); // /~W_Address<12>
	$vmx_define_export( test.top.cdsbus6[3], "99873"); // /~W_Address<3>
	$vmx_define_export( test.top.cdsbus6[16], "99872"); // /~W_Address<16>
	$vmx_define_export( test.top.cdsbus6[2], "99871"); // /~W_Address<2>
	$vmx_define_import( test.top.mixedNet99870, "99870"); // /~RA_Ack<0>
	$vmx_define_import( test.top.mixedNet99869, "99869"); // /~WA_Ack<3>
	$vmx_define_import( test.top.mixedNet99868, "99868"); // /~RA_Ack<2>
	$vmx_define_import( test.top.mixedNet99867, "99867"); // /~RA_Ack<3>
	$vmx_define_export( test.top.cdsbus4[15], "99866"); // /~WriteData<15>
	$vmx_define_export( test.top.cdsbus6[15], "99865"); // /~W_Address<15>
	$vmx_define_export( test.top.cdsbus7[0], "99864"); // /~R_Address<0>
	$vmx_end_definition;
	vmx_time_offset = 0;
	max_dc_iter = `_VMX_MAX_DC_ITER_ ;
	dc_mode_flag = 1;
	$vmx_start_sim( `_VMX_SIMULATOR_NAME_ );
	dc_iterations = 0;
	while(dc_mode_flag !=  0)
	begin
		# `_VMX_DC_INTERVAL_ $vmx_do_dc( `_VMX_SIMULATOR_NAME_ ,
output_change_count);
		dc_iterations = (dc_iterations + 1);
		if( (output_change_count == 0) ||  (dc_iterations >= max_dc_iter) )
		begin
			dc_mode_flag = 0;
			vmx_time_offset = $time;
		end
	end
end
// End Interface Element Footer and Verimix Synchronization task
initial begin
end

`include "dataDirPath"
// Begin SST2 Save Waveforms
initial begin
$shm_open(`_VMX_DATA_PATH_);
$shm_probe(test.top.WriteData[3], test.top.WriteData[31], test.top.R_Address[17], test.top.WriteData[14], test.top.W_Address[6], test.top.W_Address[9], test.top.W_Address[1], test.top.RD_Ack[5], test.top.WD_Ack[3], test.top.WA_Ack[2], test.top.W_Address[17], test.top.W_Address[14], test.top.W_Address[16], test.top.W_Address[8], test.top.R_Address[16], test.top.ReadData[29], test.top.WD_Ack[5], test.top.WriteData[9], test.top.R_Address[19], test.top.WriteData[11], test.top.WriteData[8], test.top.R_Address[18], test.top.ReadData[15], test.top.WriteData[29], test.top.W_Address[11], test.top.ReadData[1], test.top.WriteData[2], test.top.WriteData[16], test.top.W_Address[10], test.top.WriteData[0], test.top.ReadData[16], test.top.W_Address[13], test.top.WriteData[10], test.top.WriteData[26], test.top.RA_Ack[1], test.top.RA_Ack[2], test.top.WriteData[17], test.top.W_Address[15], test.top.RD_Ack[4], test.top.R_Address[15], test.top.ReadData[4], test.top.W_Address[5], test.top.WRW[0], test.top.WriteData[22], 
test.top.WriteData[1], test.top.WRW[1], test.top.WriteData[20], test.top.ReadData[3], test.top.WriteData[15], test.top.ReadData[14], test.top.ReadData[2], test.top.WD_Ack[1], test.top.WriteData[25], test.top.WriteData[19], test.top.WriteData[5], test.top.WD_Ack[7], test.top.ReadData[20], test.top.WriteData[21], test.top.RD_Ack[3], test.top.WA_Ack[0], test.top.ReadData[24], test.top.RA_Ack[4], test.top.RA_Ack[3], test.top.RD_Ack[6], test.top.ReadData[28], test.top.WD_Ack[4], test.top.WriteData[28], test.top.ReadData[0], test.top.ReadData[30], test.top.WriteData[18], test.top.WD_Ack[0], test.top.ReadData[5], test.top.WriteAck, test.top.ReadData[31], test.top.RD_Ack[0], test.top.W_Address[4], test.top.ReadData[8], test.top.ReadData[23], test.top.W_Address[0], test.top.WriteData[4], test.top.ReadData[17], test.top.R_Address[14], test.top.R_Address[13], test.top.ReadData[25], test.top.RRW[1], test.top.R_Address[12], test.top.R_Address[11], test.top.R_Address[10], test.top.R_Address[9], test.top.ReadData[22], 
test.top.R_Address[8], test.top.WriteData[30], test.top.WD_Ack[2], test.top.R_Address[7], test.top.ReadData[13], test.top.R_Address[6], test.top.RD_Ack[2], test.top.ReadData[11], test.top.R_Address[5], test.top.ReadData[27], test.top.RRW[0], test.top.ReadData[18], test.top.ReadData[26], test.top.R_Address[4], test.top.R_Address[3], test.top.R_Address[2], test.top.R_Address[1], test.top.R_Address[0], test.top.RD_Ack[1], test.top.WA_Ack[4], test.top.W_Address[18], test.top.WA_Ack[3], test.top.RA_Ack[0], test.top.ReadData[19], test.top.ReadData[10], test.top.ReadData[7], test.top.W_Address[19], test.top.W_Address[12], test.top.WA_Ack[1], test.top.WriteData[23], test.top.ReadAck, test.top.ReadData[12], test.top.WriteData[27], test.top.WriteData[7], test.top.WriteData[6], test.top.W_Address[3], test.top.W_Address[7], test.top.WriteData[12], test.top.W_Address[2], test.top.WriteData[13], test.top.WriteData[24], test.top.RD_Ack[7], test.top.ReadData[21], test.top.ReadData[9], test.top.WD_Ack[6], 
test.top.ReadData[6], test.top.WriteData[31:0], test.top.W_Address[19:0], test.top.WD_Ack[7:0], test.top.RD_Ack[7:0], test.top.WA_Ack[4:0], test.top.WRW[1:0], test.top.ReadData[31:0], test.top.RA_Ack[4:0], test.top.R_Address[19:0], test.top.RRW[1:0]);
end
// End SST2 Save Waveforms
// Library - 16nm_Tests, Cell - 6T_SDP_BANK_Test, View - schematic
// LAST TIME SAVED: Apr 21 23:33:53 2015
// NETLIST TIME: Apr 21 23:35:31 2015
`timescale 1ps / 1ps 

module cdsModule_29 ( RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack,
     WriteAck, RD_Ack, RRW, R_Address, WRW, W_Address, WriteData );

output  ReadAck, WriteAck;


output [4:0]  WA_Ack;
output [4:0]  RA_Ack;
output [31:0]  ReadData;
output [7:0]  WD_Ack;

input [31:0]  WriteData;
input [1:0]  WRW;
input [1:0]  RRW;
input [19:0]  W_Address;
input [19:0]  R_Address;
input [7:0]  RD_Ack;

// Buses in the design

wire  [1:0]  cdsbus0;

wire  [1:0]  RRWT;

wire  [7:0]  cdsbus1;

wire  [4:0]  cdsbus2;

wire  [4:0]  cdsbus3;

wire  [19:0]  W_AddressT;

wire  [31:0]  cdsbus4;

wire  [19:0]  R_AddressT;

wire  [31:0]  WriteDataT;

wire  [31:0]  cdsbus5;

wire  [19:0]  cdsbus6;

wire  [19:0]  cdsbus7;

wire  [4:0]  RA_AckT;

wire  [4:0]  WA_AckT;

wire  [7:0]  RD_AckT;

wire  [1:0]  cdsbus8;

wire  [31:0]  ReadDataT;

wire  [7:0]  WD_AckT;

wire  [7:0]  cdsbus9;

wire  [1:0]  WRWT;

// begin interface element definitions

wire cdsNet1;
wire cdsNet0;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99996;
reg mixedNet99991;
reg mixedNet99986;
reg mixedNet99973;
reg mixedNet99967;
reg mixedNet99964;
reg mixedNet99963;
reg mixedNet99961;
reg mixedNet99960;
reg mixedNet99955;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99939;
reg mixedNet99938;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99935;
reg mixedNet99932;
reg mixedNet99929;
reg mixedNet99925;
reg mixedNet99920;
reg mixedNet99919;
reg mixedNet99916;
reg mixedNet99914;
reg mixedNet99913;
reg mixedNet99911;
reg mixedNet99909;
reg mixedNet99908;
reg mixedNet99907;
reg mixedNet99906;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99893;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99881;
reg mixedNet99880;
reg mixedNet99878;
reg mixedNet99877;
reg mixedNet99870;
reg mixedNet99869;
reg mixedNet99868;
reg mixedNet99867;
assign cdsbus5[18] = mixedNet99999;
assign cdsbus3[2] = mixedNet99998;
assign cdsbus5[15] = mixedNet99996;
assign cdsbus1[5] = mixedNet99991;
assign cdsbus1[6] = mixedNet99986;
assign cdsbus5[22] = mixedNet99973;
assign cdsbus5[29] = mixedNet99967;
assign cdsbus5[20] = mixedNet99964;
assign cdsbus5[21] = mixedNet99963;
assign cdsbus5[17] = mixedNet99961;
assign cdsbus5[30] = mixedNet99960;
assign cdsbus5[11] = mixedNet99955;
assign cdsbus5[31] = mixedNet99947;
assign cdsbus5[4] = mixedNet99946;
assign cdsbus5[27] = mixedNet99945;
assign cdsbus5[26] = mixedNet99939;
assign cdsbus3[0] = mixedNet99938;
assign cdsbus5[10] = mixedNet99937;
assign cdsbus5[9] = mixedNet99936;
assign cdsbus1[3] = mixedNet99935;
assign cdsbus5[16] = mixedNet99932;
assign cdsbus5[25] = mixedNet99929;
assign cdsbus5[19] = mixedNet99925;
assign cdsbus5[23] = mixedNet99920;
assign cdsbus5[2] = mixedNet99919;
assign cdsbus5[13] = mixedNet99916;
assign cdsbus3[1] = mixedNet99914;
assign cdsbus5[6] = mixedNet99913;
assign cdsbus5[5] = mixedNet99911;
assign cdsbus1[2] = mixedNet99909;
assign cdsbus1[0] = mixedNet99908;
assign cdsbus5[28] = mixedNet99907;
assign cdsbus2[1] = mixedNet99906;
assign cdsbus1[4] = mixedNet99903;
assign cdsbus5[24] = mixedNet99902;
assign cdsNet1 = mixedNet99900;
assign cdsbus1[1] = mixedNet99899;
assign cdsbus5[0] = mixedNet99896;
assign cdsbus5[8] = mixedNet99895;
assign cdsbus5[7] = mixedNet99894;
assign cdsbus5[14] = mixedNet99893;
assign cdsbus2[4] = mixedNet99888;
assign cdsbus5[3] = mixedNet99887;
assign cdsbus5[1] = mixedNet99886;
assign cdsbus3[4] = mixedNet99881;
assign cdsbus1[7] = mixedNet99880;
assign cdsbus5[12] = mixedNet99878;
assign cdsNet0 = mixedNet99877;
assign cdsbus2[0] = mixedNet99870;
assign cdsbus3[3] = mixedNet99869;
assign cdsbus2[2] = mixedNet99868;
assign cdsbus2[3] = mixedNet99867;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_SDP_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I28_19_ ( cdsbus7[19], R_Address[19]);
inv_1xT I28_18_ ( cdsbus7[18], R_Address[18]);
inv_1xT I28_17_ ( cdsbus7[17], R_Address[17]);
inv_1xT I28_16_ ( cdsbus7[16], R_Address[16]);
inv_1xT I28_15_ ( cdsbus7[15], R_Address[15]);
inv_1xT I28_14_ ( cdsbus7[14], R_Address[14]);
inv_1xT I28_13_ ( cdsbus7[13], R_Address[13]);
inv_1xT I28_12_ ( cdsbus7[12], R_Address[12]);
inv_1xT I28_11_ ( cdsbus7[11], R_Address[11]);
inv_1xT I28_10_ ( cdsbus7[10], R_Address[10]);
inv_1xT I28_9_ ( cdsbus7[9], R_Address[9]);
inv_1xT I28_8_ ( cdsbus7[8], R_Address[8]);
inv_1xT I28_7_ ( cdsbus7[7], R_Address[7]);
inv_1xT I28_6_ ( cdsbus7[6], R_Address[6]);
inv_1xT I28_5_ ( cdsbus7[5], R_Address[5]);
inv_1xT I28_4_ ( cdsbus7[4], R_Address[4]);
inv_1xT I28_3_ ( cdsbus7[3], R_Address[3]);
inv_1xT I28_2_ ( cdsbus7[2], R_Address[2]);
inv_1xT I28_1_ ( cdsbus7[1], R_Address[1]);
inv_1xT I28_0_ ( cdsbus7[0], R_Address[0]);
inv_1xT I27_1_ ( cdsbus0[1], RRW[1]);
inv_1xT I27_0_ ( cdsbus0[0], RRW[0]);
inv_1xT I24_4_ ( RA_Ack[4], cdsbus2[4]);
inv_1xT I24_3_ ( RA_Ack[3], cdsbus2[3]);
inv_1xT I24_2_ ( RA_Ack[2], cdsbus2[2]);
inv_1xT I24_1_ ( RA_Ack[1], cdsbus2[1]);
inv_1xT I24_0_ ( RA_Ack[0], cdsbus2[0]);
inv_1xT I23 ( ReadAck, cdsNet0);
inv_1xT I21_4_ ( WA_Ack[4], cdsbus3[4]);
inv_1xT I21_3_ ( WA_Ack[3], cdsbus3[3]);
inv_1xT I21_2_ ( WA_Ack[2], cdsbus3[2]);
inv_1xT I21_1_ ( WA_Ack[1], cdsbus3[1]);
inv_1xT I21_0_ ( WA_Ack[0], cdsbus3[0]);
inv_1xT I22 ( WriteAck, cdsNet1);
inv_1xT I4_31_ ( cdsbus4[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus4[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus4[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus4[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus4[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus4[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus4[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus4[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus4[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus4[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus4[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus4[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus4[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus4[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus4[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus4[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus4[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus4[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus4[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus4[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus4[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus4[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus4[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus4[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus4[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus4[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus4[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus4[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus4[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus4[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus4[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus4[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus5[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus5[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus5[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus5[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus5[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus5[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus5[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus5[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus5[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus5[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus5[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus5[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus5[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus5[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus5[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus5[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus5[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus5[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus5[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus5[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus5[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus5[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus5[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus5[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus5[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus5[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus5[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus5[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus5[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus5[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus5[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus5[0]);
inv_1xT I9_7_ ( WD_Ack[7], cdsbus1[7]);
inv_1xT I9_6_ ( WD_Ack[6], cdsbus1[6]);
inv_1xT I9_5_ ( WD_Ack[5], cdsbus1[5]);
inv_1xT I9_4_ ( WD_Ack[4], cdsbus1[4]);
inv_1xT I9_3_ ( WD_Ack[3], cdsbus1[3]);
inv_1xT I9_2_ ( WD_Ack[2], cdsbus1[2]);
inv_1xT I9_1_ ( WD_Ack[1], cdsbus1[1]);
inv_1xT I9_0_ ( WD_Ack[0], cdsbus1[0]);
inv_1xT I12_7_ ( cdsbus9[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus9[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus9[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus9[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus9[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus9[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus9[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus9[0], RD_Ack[0]);
inv_1xT I26_1_ ( cdsbus8[1], WRW[1]);
inv_1xT I26_0_ ( cdsbus8[0], WRW[0]);
inv_1xT I25_19_ ( cdsbus6[19], W_Address[19]);
inv_1xT I25_18_ ( cdsbus6[18], W_Address[18]);
inv_1xT I25_17_ ( cdsbus6[17], W_Address[17]);
inv_1xT I25_16_ ( cdsbus6[16], W_Address[16]);
inv_1xT I25_15_ ( cdsbus6[15], W_Address[15]);
inv_1xT I25_14_ ( cdsbus6[14], W_Address[14]);
inv_1xT I25_13_ ( cdsbus6[13], W_Address[13]);
inv_1xT I25_12_ ( cdsbus6[12], W_Address[12]);
inv_1xT I25_11_ ( cdsbus6[11], W_Address[11]);
inv_1xT I25_10_ ( cdsbus6[10], W_Address[10]);
inv_1xT I25_9_ ( cdsbus6[9], W_Address[9]);
inv_1xT I25_8_ ( cdsbus6[8], W_Address[8]);
inv_1xT I25_7_ ( cdsbus6[7], W_Address[7]);
inv_1xT I25_6_ ( cdsbus6[6], W_Address[6]);
inv_1xT I25_5_ ( cdsbus6[5], W_Address[5]);
inv_1xT I25_4_ ( cdsbus6[4], W_Address[4]);
inv_1xT I25_3_ ( cdsbus6[3], W_Address[3]);
inv_1xT I25_2_ ( cdsbus6[2], W_Address[2]);
inv_1xT I25_1_ ( cdsbus6[1], W_Address[1]);
inv_1xT I25_0_ ( cdsbus6[0], W_Address[0]);

endmodule
