Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'readReg1' is already connected [D:/Vivado_MIPS/Vivado_MIPS.srcs/sources_1/new/CPU.v:47]
ERROR: [VRFC 10-3633] port 'readReg1' is already connected [D:/Vivado_MIPS/Vivado_MIPS.srcs/sources_1/new/CPU.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
