{
    "DESIGN_NAME": "CF_SRAM_4096x32_wb_wrapper",
    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": false,
    "VERILOG_FILES": [
        "dir::../../ip/CF_SRAM_4096x32/hdl/CF_SRAM_4096x32.v",
        "dir::../../ip/CF_SRAM_4096x32/hdl/controllers/ram_controller_wb.v",
        "dir::../../ip/CF_SRAM_4096x32/hdl/bus_wrapper/CF_SRAM_4096x32_wb_wrapper.v"
    ],
    "SYNTH_DEFINES": ["PnR"],
    "ERROR_ON_LINTER_ERRORS": false,
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0.000 0.000 720 920",
    "CORE_AREA": "5.000 5.000 700 900",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PNR_SDC_FILE": "dir::base.sdc",
    "SIGNOFF_SDC_FILE": "dir::base.sdc",
    "VDD_NETS": [
        "VPWR"
    ],
    "GND_NETS": [
        "VGND"
    ],
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../ip/CF_SRAM_1024x32/hdl/CF_SRAM_1024x32_stub.v"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../ip/CF_SRAM_1024x32/gds/CF_SRAM_1024x32.gds"
    ],
    "EXTRA_LEFS": [
        "dir::../../ip/CF_SRAM_1024x32/lef/CF_SRAM_1024x32.lef"
    ],
    "EXTRA_LIBS": [
        "dir::../../ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_tt_180V_25C.lib"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "FP_PDN_HORIZONTAL_LAYER": "met3",
    "FP_PDN_VERTICAL_LAYER": "met2",
    "RUN_IRDROP_REPORT": false,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 1.76,
    "FP_PDN_HWIDTH": 1.76,
    "FP_PDN_VSPACING": 10,
    "FP_PDN_HSPACING": 10,
    "FP_PDN_VPITCH": 50,
    "FP_PDN_HPITCH": 50,
    "FP_PDN_MACRO_HOOKS": [
        "i_sram.sram0 VPWR VGND vpwra vgnd",
        "i_sram.sram0 VPWR VGND vpb vnb",
        "i_sram.sram0 VPWR VGND vpwrp vgnd",
        "i_sram.sram0 VPWR VGND vpwrm vgnd",
        "i_sram.sram1 VPWR VGND vpwra vgnd",
        "i_sram.sram1 VPWR VGND vpb vnb",
        "i_sram.sram1 VPWR VGND vpwrp vgnd",
        "i_sram.sram1 VPWR VGND vpwrm vgnd",
        "i_sram.sram2 VPWR VGND vpwra vgnd",
        "i_sram.sram2 VPWR VGND vpb vnb",
        "i_sram.sram2 VPWR VGND vpwrp vgnd",
        "i_sram.sram2 VPWR VGND vpwrm vgnd",
        "i_sram.sram3 VPWR VGND vpwra vgnd",
        "i_sram.sram3 VPWR VGND vpb vnb",
        "i_sram.sram3 VPWR VGND vpwrp vgnd",
        "i_sram.sram3 VPWR VGND vpwrm vgnd"
    ],
    "FP_PDN_CFG": "dir::pdn.tcl",
    "QUIT_ON_LINTER_ERRORS": false,
    "PL_TARGET_DENSITY": 0.15,
    "PL_TIME_DRIVEN": false,
    "PL_ROUTABILITY_DRIVEN": true,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_ADJUSTMENT": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
    "QUIT_ON_MAGIC_DRC": false,
    "MAGIC_EXT_USE_GDS": false,
    "QUIT_ON_ILLEGAL_OVERLAPS": false
}
