<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>G9_VLSI Designing-(Front End)</h2>
</div>

# Course Report

## Name: [EDIGA SUSEELA]

## Qualifications: [B.Tech Final year,ECE]

Welcome to the course report for the [G9_VLSI Designing-(Front End)]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 [Design of ALU]               | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-1">Click here</a>]                         |
| Mini Project:2 [Design of Carry_Look_Adder]  | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-2">Click here</a>]                         |
| Mini Project:3 [Design of FIFO]              | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-3">Click here</a>]                         |
| Mini Project:4 [Design of RAM]               | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-4">Click here</a>]                         |
| Mini Project:5 [Round Robin Arbiter]         | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-5">Click here</a>]                         |
| Mini Project:6 [Univ_shift_reg]              | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-6">Click here</a>]                         |
| Final Project: [Design of I2C-Protocol]      | [<a href="https://github.com/EdigaSuseela407/G9_VLSI/tree/main/Final%20Capstone%20Project/SUSEELA/Final%20Project">Click here</a>]                         |

