

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Tue May 28 19:29:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [source/word.h:28->source/aead.c:60]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx53_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx53"   --->   Operation 6 'read' 'idx53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_0_26_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_0_26"   --->   Operation 7 'read' 's_0_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx53_cast = zext i4 %idx53_read"   --->   Operation 8 'zext' 'idx53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %i" [source/word.h:28->source/aead.c:60]   --->   Operation 9 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [source/word.h:29->source/aead.c:60]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln29 = icmp_eq  i4 %i_2, i4 8" [source/word.h:29->source/aead.c:60]   --->   Operation 12 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %i_2, i4 1" [source/word.h:29->source/aead.c:60]   --->   Operation 14 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.i.split, void %STOREBYTES.exit.exitStub" [source/word.h:29->source/aead.c:60]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i_2" [source/word.h:29->source/aead.c:60]   --->   Operation 16 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i4 %i_2" [source/word.h:29->source/aead.c:60]   --->   Operation 17 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29_5, i3 0" [source/word.h:29->source/aead.c:60]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln29 = sub i6 56, i6 %shl_ln" [source/word.h:29->source/aead.c:60]   --->   Operation 19 'sub' 'sub_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %sub_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 20 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (4.59ns)   --->   "%lshr_ln29 = lshr i64 %s_0_26_read, i64 %zext_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 21 'lshr' 'lshr_ln29' <Predicate = (!icmp_ln29)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i64 %lshr_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 22 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 2" [source/word.h:29->source/aead.c:60]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 2" [source/word.h:29->source/aead.c:60]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%or_ln29 = or i1 %tmp_1, i1 %tmp" [source/word.h:29->source/aead.c:60]   --->   Operation 25 'or' 'or_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 3" [source/word.h:29->source/aead.c:60]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.86ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %arrayidx.i7.case.3, i2 0, void %arrayidx.i7.case.0, i2 1, void %arrayidx.i7.case.1, i2 2, void %arrayidx.i7.case.2" [source/word.h:29->source/aead.c:60]   --->   Operation 27 'switch' 'switch_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.86>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %add_ln29, i4 %i" [source/word.h:28->source/aead.c:60]   --->   Operation 28 'store' 'store_ln28' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i" [source/word.h:29->source/aead.c:60]   --->   Operation 29 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [source/word.h:28->source/aead.c:60]   --->   Operation 30 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [source/word.h:29->source/aead.c:60]   --->   Operation 31 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_2, i1 %or_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i2 %or_ln" [source/word.h:29->source/aead.c:60]   --->   Operation 33 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i8 %c_0, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 34 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i8 %c_1, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 35 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i8 %c_2, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 36 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i8 %c_3, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 37 'getelementptr' 'c_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_2_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 38 'store' 'store_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 39 'br' 'br_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_1_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 40 'store' 'store_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 41 'br' 'br_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_0_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 42 'store' 'store_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 43 'br' 'br_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_3_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 44 'store' 'store_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 45 'br' 'br_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.008ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', source/word.h:28->source/aead.c:60) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:60 [11]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:60) on local variable 'i', source/word.h:28->source/aead.c:60 [14]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:60) [25]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:60) [27]  (4.595 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('c_0_addr', source/word.h:29->source/aead.c:60) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln29', source/word.h:29->source/aead.c:60) of variable 'trunc_ln29_6', source/word.h:29->source/aead.c:60 on array 'c_0' [47]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
