vendor_name = ModelSim
source_file = 1, C:/Lab8_provided/boot.rom.txt
source_file = 1, C:/Lab8_provided/HexDriver.sv
source_file = 1, C:/Lab8_provided/final_project.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/nios_system.qip
source_file = 1, C:/Lab8_provided/nios_system/synthesis/nios_system.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_irq_mapper.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_016.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_video_pll_0.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_altpll.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_video_fifo.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_vga_controller.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_timer_0.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_sys_sdram_pll_0.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_switches.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_sdram.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_scaler.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_rgb_resampler.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_ready.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_r.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_pixel_buffer.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_onchip_memory.hex
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_onchip_memory.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.ocp
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_bht_ram.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_dc_tag_ram.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_mult_cell.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_rf_ram_a.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_rf_ram_b.mif
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_mem_rw_pio.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_jtag_uart.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_data_out.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_data_in.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_buttons.v
source_file = 1, C:/Lab8_provided/nios_system/synthesis/submodules/nios_system_addr.v
source_file = 1, C:/Lab8_provided/lab9.sdc
source_file = 1, C:/Lab8_provided/core/tv80s.v
source_file = 1, C:/Lab8_provided/core/tv80n.v
source_file = 1, C:/Lab8_provided/core/tv80_reg.v
source_file = 1, C:/Lab8_provided/core/tv80_mcode.v
source_file = 1, C:/Lab8_provided/core/tv80_core.v
source_file = 1, C:/Lab8_provided/core/tv80_alu.v
source_file = 1, C:/Lab8_provided/divider.sv
source_file = 1, C:/Lab8_provided/memunit.sv
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Lab8_provided/db/altsyncram_8nc1.tdf
source_file = 1, C:/Lab8_provided/db/decode_rsa.tdf
source_file = 1, C:/Lab8_provided/db/decode_k8a.tdf
source_file = 1, C:/Lab8_provided/db/mux_bnb.tdf
design_name = final_project
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, final_project, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, final_project, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, final_project, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, final_project, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, final_project, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, final_project, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, final_project, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, final_project, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, final_project, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, final_project, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, final_project, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, final_project, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, final_project, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, final_project, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, final_project, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, final_project, 1
instance = comp, \DRAM_DQ[16]~output\, DRAM_DQ[16]~output, final_project, 1
instance = comp, \DRAM_DQ[17]~output\, DRAM_DQ[17]~output, final_project, 1
instance = comp, \DRAM_DQ[18]~output\, DRAM_DQ[18]~output, final_project, 1
instance = comp, \DRAM_DQ[19]~output\, DRAM_DQ[19]~output, final_project, 1
instance = comp, \DRAM_DQ[20]~output\, DRAM_DQ[20]~output, final_project, 1
instance = comp, \DRAM_DQ[21]~output\, DRAM_DQ[21]~output, final_project, 1
instance = comp, \DRAM_DQ[22]~output\, DRAM_DQ[22]~output, final_project, 1
instance = comp, \DRAM_DQ[23]~output\, DRAM_DQ[23]~output, final_project, 1
instance = comp, \DRAM_DQ[24]~output\, DRAM_DQ[24]~output, final_project, 1
instance = comp, \DRAM_DQ[25]~output\, DRAM_DQ[25]~output, final_project, 1
instance = comp, \DRAM_DQ[26]~output\, DRAM_DQ[26]~output, final_project, 1
instance = comp, \DRAM_DQ[27]~output\, DRAM_DQ[27]~output, final_project, 1
instance = comp, \DRAM_DQ[28]~output\, DRAM_DQ[28]~output, final_project, 1
instance = comp, \DRAM_DQ[29]~output\, DRAM_DQ[29]~output, final_project, 1
instance = comp, \DRAM_DQ[30]~output\, DRAM_DQ[30]~output, final_project, 1
instance = comp, \DRAM_DQ[31]~output\, DRAM_DQ[31]~output, final_project, 1
instance = comp, \SRAM_DQ[0]~output\, SRAM_DQ[0]~output, final_project, 1
instance = comp, \SRAM_DQ[1]~output\, SRAM_DQ[1]~output, final_project, 1
instance = comp, \SRAM_DQ[2]~output\, SRAM_DQ[2]~output, final_project, 1
instance = comp, \SRAM_DQ[3]~output\, SRAM_DQ[3]~output, final_project, 1
instance = comp, \SRAM_DQ[4]~output\, SRAM_DQ[4]~output, final_project, 1
instance = comp, \SRAM_DQ[5]~output\, SRAM_DQ[5]~output, final_project, 1
instance = comp, \SRAM_DQ[6]~output\, SRAM_DQ[6]~output, final_project, 1
instance = comp, \SRAM_DQ[7]~output\, SRAM_DQ[7]~output, final_project, 1
instance = comp, \SRAM_DQ[8]~output\, SRAM_DQ[8]~output, final_project, 1
instance = comp, \SRAM_DQ[9]~output\, SRAM_DQ[9]~output, final_project, 1
instance = comp, \SRAM_DQ[10]~output\, SRAM_DQ[10]~output, final_project, 1
instance = comp, \SRAM_DQ[11]~output\, SRAM_DQ[11]~output, final_project, 1
instance = comp, \SRAM_DQ[12]~output\, SRAM_DQ[12]~output, final_project, 1
instance = comp, \SRAM_DQ[13]~output\, SRAM_DQ[13]~output, final_project, 1
instance = comp, \SRAM_DQ[14]~output\, SRAM_DQ[14]~output, final_project, 1
instance = comp, \SRAM_DQ[15]~output\, SRAM_DQ[15]~output, final_project, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, final_project, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, final_project, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, final_project, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, final_project, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, final_project, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, final_project, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, final_project, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, final_project, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, final_project, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, final_project, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, final_project, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, final_project, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, final_project, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, final_project, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, final_project, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, final_project, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, final_project, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, final_project, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, final_project, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, final_project, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, final_project, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, final_project, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, final_project, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, final_project, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, final_project, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, final_project, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, final_project, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, final_project, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, final_project, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, final_project, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, final_project, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, final_project, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, final_project, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, final_project, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, final_project, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, final_project, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, final_project, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, final_project, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, final_project, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, final_project, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, final_project, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, final_project, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, final_project, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, final_project, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, final_project, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, final_project, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, final_project, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, final_project, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, final_project, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, final_project, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, final_project, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, final_project, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, final_project, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, final_project, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, final_project, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, final_project, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, final_project, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, final_project, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, final_project, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, final_project, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, final_project, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, final_project, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, final_project, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, final_project, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, final_project, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, final_project, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, final_project, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, final_project, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, final_project, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, final_project, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, final_project, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, final_project, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, final_project, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, final_project, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, final_project, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, final_project, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, final_project, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, final_project, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, final_project, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, final_project, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, final_project, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, final_project, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, final_project, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, final_project, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, final_project, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, final_project, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, final_project, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, final_project, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, final_project, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, final_project, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, final_project, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, final_project, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, final_project, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, final_project, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, final_project, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, final_project, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, final_project, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, final_project, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, final_project, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, final_project, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, final_project, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, final_project, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, final_project, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, final_project, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, final_project, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, final_project, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, final_project, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, final_project, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, final_project, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, final_project, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, final_project, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, final_project, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, final_project, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, final_project, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, final_project, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, final_project, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, final_project, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, final_project, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, final_project, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, final_project, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, final_project, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, final_project, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, final_project, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, final_project, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, final_project, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, final_project, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, final_project, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, final_project, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, final_project, 1
instance = comp, \DRAM_DQM[0]~output\, DRAM_DQM[0]~output, final_project, 1
instance = comp, \DRAM_DQM[1]~output\, DRAM_DQM[1]~output, final_project, 1
instance = comp, \DRAM_DQM[2]~output\, DRAM_DQM[2]~output, final_project, 1
instance = comp, \DRAM_DQM[3]~output\, DRAM_DQM[3]~output, final_project, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, final_project, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, final_project, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, final_project, 1
instance = comp, \SRAM_ADDR[0]~output\, SRAM_ADDR[0]~output, final_project, 1
instance = comp, \SRAM_ADDR[1]~output\, SRAM_ADDR[1]~output, final_project, 1
instance = comp, \SRAM_ADDR[2]~output\, SRAM_ADDR[2]~output, final_project, 1
instance = comp, \SRAM_ADDR[3]~output\, SRAM_ADDR[3]~output, final_project, 1
instance = comp, \SRAM_ADDR[4]~output\, SRAM_ADDR[4]~output, final_project, 1
instance = comp, \SRAM_ADDR[5]~output\, SRAM_ADDR[5]~output, final_project, 1
instance = comp, \SRAM_ADDR[6]~output\, SRAM_ADDR[6]~output, final_project, 1
instance = comp, \SRAM_ADDR[7]~output\, SRAM_ADDR[7]~output, final_project, 1
instance = comp, \SRAM_ADDR[8]~output\, SRAM_ADDR[8]~output, final_project, 1
instance = comp, \SRAM_ADDR[9]~output\, SRAM_ADDR[9]~output, final_project, 1
instance = comp, \SRAM_ADDR[10]~output\, SRAM_ADDR[10]~output, final_project, 1
instance = comp, \SRAM_ADDR[11]~output\, SRAM_ADDR[11]~output, final_project, 1
instance = comp, \SRAM_ADDR[12]~output\, SRAM_ADDR[12]~output, final_project, 1
instance = comp, \SRAM_ADDR[13]~output\, SRAM_ADDR[13]~output, final_project, 1
instance = comp, \SRAM_ADDR[14]~output\, SRAM_ADDR[14]~output, final_project, 1
instance = comp, \SRAM_ADDR[15]~output\, SRAM_ADDR[15]~output, final_project, 1
instance = comp, \SRAM_ADDR[16]~output\, SRAM_ADDR[16]~output, final_project, 1
instance = comp, \SRAM_ADDR[17]~output\, SRAM_ADDR[17]~output, final_project, 1
instance = comp, \SRAM_ADDR[18]~output\, SRAM_ADDR[18]~output, final_project, 1
instance = comp, \SRAM_ADDR[19]~output\, SRAM_ADDR[19]~output, final_project, 1
instance = comp, \SRAM_LB_N~output\, SRAM_LB_N~output, final_project, 1
instance = comp, \SRAM_UB_N~output\, SRAM_UB_N~output, final_project, 1
instance = comp, \SRAM_CE_N~output\, SRAM_CE_N~output, final_project, 1
instance = comp, \SRAM_OE_N~output\, SRAM_OE_N~output, final_project, 1
instance = comp, \SRAM_WE_N~output\, SRAM_WE_N~output, final_project, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, final_project, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, final_project, 1
instance = comp, \z80|i_tv80_core|tstate~4\, z80|i_tv80_core|tstate~4, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[0]~7\, z80|i_tv80_core|mcycle[0]~7, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[0]\, z80|i_tv80_core|mcycle[0], final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~8\, z80|i_tv80_core|mcycle~8, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[0]~0\, z80|i_tv80_core|tstate[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[1]\, z80|i_tv80_core|mcycle[1], final_project, 1
instance = comp, \z80|i_tv80_core|IR~5\, z80|i_tv80_core|IR~5, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~11\, z80|i_tv80_core|mcycle~11, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[6]\, z80|i_tv80_core|mcycle[6], final_project, 1
instance = comp, \z80|i_tv80_core|IR[7]~1\, z80|i_tv80_core|IR[7]~1, final_project, 1
instance = comp, \z80|i_tv80_core|IR[7]~2\, z80|i_tv80_core|IR[7]~2, final_project, 1
instance = comp, \z80|i_tv80_core|IR[0]\, z80|i_tv80_core|IR[0], final_project, 1
instance = comp, \z80|i_tv80_core|BTR_r~0\, z80|i_tv80_core|BTR_r~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~3\, z80|i_tv80_core|i_mcode|Selector26~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Equal0~1\, z80|i_tv80_core|i_mcode|Equal0~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_BusA_To~1\, z80|i_tv80_core|i_mcode|Set_BusA_To~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_BusB_To~0\, z80|i_tv80_core|i_mcode|Set_BusB_To~0, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~6\, z80|i_tv80_core|mcycle~6, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[2]\, z80|i_tv80_core|mcycle[2], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~57\, z80|i_tv80_core|i_mcode|MCycles~57, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~135\, z80|i_tv80_core|i_mcode|MCycles~135, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~86\, z80|i_tv80_core|i_mcode|MCycles~86, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~10\, z80|i_tv80_core|mcycle~10, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[3]\, z80|i_tv80_core|mcycle[3], final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~9\, z80|i_tv80_core|mcycle~9, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]\, z80|i_tv80_core|mcycle[4], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Read_To_Reg~4\, z80|i_tv80_core|i_mcode|Read_To_Reg~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~136\, z80|i_tv80_core|i_mcode|MCycles~136, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~83\, z80|i_tv80_core|i_mcode|MCycles~83, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~87\, z80|i_tv80_core|i_mcode|MCycles~87, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~8\, z80|i_tv80_core|i_mcode|Mux5~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~88\, z80|i_tv80_core|i_mcode|MCycles~88, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~89\, z80|i_tv80_core|i_mcode|MCycles~89, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~13\, z80|i_tv80_core|i_mcode|Selector38~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|always0~2\, z80|i_tv80_core|i_mcode|always0~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~85\, z80|i_tv80_core|i_mcode|MCycles~85, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector44~2\, z80|i_tv80_core|i_mcode|Selector44~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~1\, z80|i_tv80_core|i_mcode|Selector135~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector134~1\, z80|i_tv80_core|i_mcode|Selector134~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector134~0\, z80|i_tv80_core|i_mcode|Selector134~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector134~2\, z80|i_tv80_core|i_mcode|Selector134~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector134~3\, z80|i_tv80_core|i_mcode|Selector134~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector134~4\, z80|i_tv80_core|i_mcode|Selector134~4, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA_r[1]\, z80|i_tv80_core|RegAddrA_r[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~46\, z80|i_tv80_core|i_mcode|MCycles~46, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~59\, z80|i_tv80_core|i_mcode|MCycles~59, final_project, 1
instance = comp, \z80|i_tv80_core|Equal27~0\, z80|i_tv80_core|Equal27~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector28~0\, z80|i_tv80_core|i_mcode|Selector28~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~0\, z80|i_tv80_core|i_mcode|Selector27~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~2\, z80|i_tv80_core|i_mcode|Selector27~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder1~0\, z80|i_tv80_core|i_mcode|Decoder1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~1\, z80|i_tv80_core|i_mcode|Selector27~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~3\, z80|i_tv80_core|i_mcode|Selector27~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector28~1\, z80|i_tv80_core|i_mcode|Selector28~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~4\, z80|i_tv80_core|i_mcode|Selector27~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~58\, z80|i_tv80_core|i_mcode|MCycles~58, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector27~5\, z80|i_tv80_core|i_mcode|Selector27~5, final_project, 1
instance = comp, \z80|i_tv80_core|always4~0\, z80|i_tv80_core|always4~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA[0]~5\, z80|i_tv80_core|RegAddrA[0]~5, final_project, 1
instance = comp, \z80|i_tv80_core|always4~1\, z80|i_tv80_core|always4~1, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA[1]~3\, z80|i_tv80_core|RegAddrA[1]~3, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA[1]~4\, z80|i_tv80_core|RegAddrA[1]~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~81\, z80|i_tv80_core|i_mcode|MCycles~81, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~82\, z80|i_tv80_core|i_mcode|MCycles~82, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_BusA_To~0\, z80|i_tv80_core|i_mcode|Set_BusA_To~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~134\, z80|i_tv80_core|i_mcode|MCycles~134, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~84\, z80|i_tv80_core|i_mcode|MCycles~84, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~0\, z80|i_tv80_core|i_mcode|Selector135~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector149~3\, z80|i_tv80_core|i_mcode|Selector149~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~2\, z80|i_tv80_core|i_mcode|Selector135~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~3\, z80|i_tv80_core|i_mcode|Selector135~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~4\, z80|i_tv80_core|i_mcode|Selector135~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~5\, z80|i_tv80_core|i_mcode|Selector135~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector135~6\, z80|i_tv80_core|i_mcode|Selector135~6, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA_r[0]~feeder\, z80|i_tv80_core|RegAddrA_r[0]~feeder, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA_r[0]\, z80|i_tv80_core|RegAddrA_r[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~4\, z80|i_tv80_core|i_mcode|Selector29~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~127\, z80|i_tv80_core|i_mcode|MCycles~127, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~54\, z80|i_tv80_core|i_mcode|MCycles~54, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~5\, z80|i_tv80_core|i_mcode|Selector29~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~6\, z80|i_tv80_core|i_mcode|Selector29~6, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrA[0]~2\, z80|i_tv80_core|RegAddrA[0]~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector49~3\, z80|i_tv80_core|i_mcode|Selector49~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|always0~0\, z80|i_tv80_core|i_mcode|always0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|always0~1\, z80|i_tv80_core|i_mcode|always0~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~4\, z80|i_tv80_core|i_mcode|Mux5~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector49~2\, z80|i_tv80_core|i_mcode|Selector49~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~6\, z80|i_tv80_core|i_mcode|Selector38~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector49~6\, z80|i_tv80_core|i_mcode|Selector49~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Equal0~2\, z80|i_tv80_core|i_mcode|Equal0~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector49~4\, z80|i_tv80_core|i_mcode|Selector49~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector49~5\, z80|i_tv80_core|i_mcode|Selector49~5, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[3]~6\, z80|i_tv80_core|Read_To_Reg_r[3]~6, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~11\, z80|i_tv80_core|Read_To_Reg_r~11, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[1]\, z80|i_tv80_core|Read_To_Reg_r[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Equal0~3\, z80|i_tv80_core|i_mcode|Equal0~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector133~1\, z80|i_tv80_core|i_mcode|Selector133~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector133~2\, z80|i_tv80_core|i_mcode|Selector133~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~8\, z80|i_tv80_core|i_mcode|Decoder2~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~53\, z80|i_tv80_core|i_mcode|MCycles~53, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~110\, z80|i_tv80_core|i_mcode|MCycles~110, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector133~0\, z80|i_tv80_core|i_mcode|Selector133~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector133~3\, z80|i_tv80_core|i_mcode|Selector133~3, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~7\, z80|i_tv80_core|Read_To_Reg_r~7, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[3]\, z80|i_tv80_core|Read_To_Reg_r[3], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|always0~3\, z80|i_tv80_core|i_mcode|always0~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector62~0\, z80|i_tv80_core|i_mcode|Selector62~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_BusA_To~2\, z80|i_tv80_core|i_mcode|Set_BusA_To~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~133\, z80|i_tv80_core|i_mcode|MCycles~133, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~125\, z80|i_tv80_core|i_mcode|MCycles~125, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~122\, z80|i_tv80_core|i_mcode|MCycles~122, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~112\, z80|i_tv80_core|i_mcode|MCycles~112, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~123\, z80|i_tv80_core|i_mcode|MCycles~123, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~124\, z80|i_tv80_core|i_mcode|MCycles~124, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector39~2\, z80|i_tv80_core|i_mcode|Selector39~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector39~0\, z80|i_tv80_core|i_mcode|Selector39~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector39~1\, z80|i_tv80_core|i_mcode|Selector39~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector39~3\, z80|i_tv80_core|i_mcode|Selector39~3, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~8\, z80|i_tv80_core|Read_To_Reg_r~8, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~9\, z80|i_tv80_core|Read_To_Reg_r~9, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[4]\, z80|i_tv80_core|Read_To_Reg_r[4], final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~12\, z80|i_tv80_core|Read_To_Reg_r~12, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[2]\, z80|i_tv80_core|Read_To_Reg_r[2], final_project, 1
instance = comp, \z80|i_tv80_core|WideOr1~0\, z80|i_tv80_core|WideOr1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~74\, z80|i_tv80_core|i_mcode|MCycles~74, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|IncDec_16~2\, z80|i_tv80_core|i_mcode|IncDec_16~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~117\, z80|i_tv80_core|i_mcode|MCycles~117, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector3~0\, z80|i_tv80_core|i_mcode|Selector3~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~118\, z80|i_tv80_core|i_mcode|MCycles~118, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~113\, z80|i_tv80_core|i_mcode|MCycles~113, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~114\, z80|i_tv80_core|i_mcode|MCycles~114, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~115\, z80|i_tv80_core|i_mcode|MCycles~115, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~116\, z80|i_tv80_core|i_mcode|MCycles~116, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector44~4\, z80|i_tv80_core|i_mcode|Selector44~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector44~6\, z80|i_tv80_core|i_mcode|Selector44~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~111\, z80|i_tv80_core|i_mcode|MCycles~111, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector44~3\, z80|i_tv80_core|i_mcode|Selector44~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector44~5\, z80|i_tv80_core|i_mcode|Selector44~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector136~0\, z80|i_tv80_core|i_mcode|Selector136~0, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r~10\, z80|i_tv80_core|Read_To_Reg_r~10, final_project, 1
instance = comp, \z80|i_tv80_core|Read_To_Reg_r[0]\, z80|i_tv80_core|Read_To_Reg_r[0], final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[3]~1\, z80|i_tv80_core|ALU_Op_r[3]~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~14\, z80|i_tv80_core|i_mcode|TStates~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~119\, z80|i_tv80_core|i_mcode|MCycles~119, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|WideOr41~4\, z80|i_tv80_core|i_mcode|WideOr41~4, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~3\, z80|i_tv80_core|ALU_Op_r~3, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[3]\, z80|i_tv80_core|ALU_Op_r[3], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~0\, z80|i_tv80_core|i_mcode|Selector60~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~1\, z80|i_tv80_core|i_mcode|Selector60~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~2\, z80|i_tv80_core|i_mcode|Selector60~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~3\, z80|i_tv80_core|i_mcode|Selector60~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~4\, z80|i_tv80_core|i_mcode|Selector60~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector60~5\, z80|i_tv80_core|i_mcode|Selector60~5, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~4\, z80|i_tv80_core|ALU_Op_r~4, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~5\, z80|i_tv80_core|ALU_Op_r~5, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~6\, z80|i_tv80_core|ALU_Op_r~6, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~7\, z80|i_tv80_core|ALU_Op_r~7, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r~8\, z80|i_tv80_core|ALU_Op_r~8, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[1]\, z80|i_tv80_core|ALU_Op_r[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector52~6\, z80|i_tv80_core|i_mcode|Selector52~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector52~7\, z80|i_tv80_core|i_mcode|Selector52~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector52~4\, z80|i_tv80_core|i_mcode|Selector52~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Read_To_Reg~5\, z80|i_tv80_core|i_mcode|Read_To_Reg~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector52~5\, z80|i_tv80_core|i_mcode|Selector52~5, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[2]~2\, z80|i_tv80_core|ALU_Op_r[2]~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector59~0\, z80|i_tv80_core|i_mcode|Selector59~0, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[2]\, z80|i_tv80_core|ALU_Op_r[2], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector61~1\, z80|i_tv80_core|i_mcode|Selector61~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector61~0\, z80|i_tv80_core|i_mcode|Selector61~0, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[0]~0\, z80|i_tv80_core|ALU_Op_r[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector54~0\, z80|i_tv80_core|i_mcode|Selector54~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector54~2\, z80|i_tv80_core|i_mcode|Selector54~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector54~3\, z80|i_tv80_core|i_mcode|Selector54~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~13\, z80|i_tv80_core|i_mcode|Mux5~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector54~1\, z80|i_tv80_core|i_mcode|Selector54~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector54~4\, z80|i_tv80_core|i_mcode|Selector54~4, final_project, 1
instance = comp, \z80|i_tv80_core|ALU_Op_r[0]\, z80|i_tv80_core|ALU_Op_r[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~0\, z80|i_tv80_core|i_alu|Mux28~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector40~2\, z80|i_tv80_core|i_mcode|Selector40~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector40~3\, z80|i_tv80_core|i_mcode|Selector40~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~138\, z80|i_tv80_core|i_mcode|MCycles~138, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~120\, z80|i_tv80_core|i_mcode|MCycles~120, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~121\, z80|i_tv80_core|i_mcode|MCycles~121, final_project, 1
instance = comp, \z80|i_tv80_core|Save_ALU_r~0\, z80|i_tv80_core|Save_ALU_r~0, final_project, 1
instance = comp, \z80|i_tv80_core|Save_ALU_r\, z80|i_tv80_core|Save_ALU_r, final_project, 1
instance = comp, \z80|i_tv80_core|Auto_Wait_t1~0\, z80|i_tv80_core|Auto_Wait_t1~0, final_project, 1
instance = comp, \z80|i_tv80_core|Auto_Wait_t1\, z80|i_tv80_core|Auto_Wait_t1, final_project, 1
instance = comp, \z80|i_tv80_core|tstate~5\, z80|i_tv80_core|tstate~5, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[6]\, z80|i_tv80_core|tstate[6], final_project, 1
instance = comp, \z80|i_tv80_core|tstate~8\, z80|i_tv80_core|tstate~8, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[0]\, z80|i_tv80_core|tstate[0], final_project, 1
instance = comp, \z80|i_tv80_core|tstate~1\, z80|i_tv80_core|tstate~1, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[1]\, z80|i_tv80_core|tstate[1], final_project, 1
instance = comp, \z80|i_tv80_core|always5~0\, z80|i_tv80_core|always5~0, final_project, 1
instance = comp, \z80|i_tv80_core|always5~1\, z80|i_tv80_core|always5~1, final_project, 1
instance = comp, \z80|i_tv80_core|Equal27~1\, z80|i_tv80_core|Equal27~1, final_project, 1
instance = comp, \z80|i_tv80_core|Equal27~2\, z80|i_tv80_core|Equal27~2, final_project, 1
instance = comp, \z80|i_tv80_core|always6~0\, z80|i_tv80_core|always6~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegWEL~0\, z80|i_tv80_core|RegWEL~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegWEL~1\, z80|i_tv80_core|RegWEL~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][0]~0\, z80|i_tv80_core|i_reg|RegsL[2][0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][5]\, z80|i_tv80_core|i_reg|RegsL[2][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][0]~3\, z80|i_tv80_core|i_reg|RegsL[3][0]~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][5]\, z80|i_tv80_core|i_reg|RegsL[3][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][0]~2\, z80|i_tv80_core|i_reg|RegsL[0][0]~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][5]\, z80|i_tv80_core|i_reg|RegsL[0][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux10~0\, z80|i_tv80_core|i_reg|Mux10~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux10~1\, z80|i_tv80_core|i_reg|Mux10~1, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[1]~0\, z80|i_tv80_core|BusA[1]~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~56\, z80|i_tv80_core|i_mcode|MCycles~56, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|IncDec_16~1\, z80|i_tv80_core|i_mcode|IncDec_16~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~0\, z80|i_tv80_core|i_mcode|TStates~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|IncDec_16~0\, z80|i_tv80_core|i_mcode|IncDec_16~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~5\, z80|i_tv80_core|i_mcode|Selector33~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~6\, z80|i_tv80_core|i_mcode|Selector33~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~7\, z80|i_tv80_core|i_mcode|Selector33~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~55\, z80|i_tv80_core|i_mcode|MCycles~55, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|IncDec_16~3\, z80|i_tv80_core|i_mcode|IncDec_16~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~7\, z80|i_tv80_core|i_mcode|Selector29~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~4\, z80|i_tv80_core|i_mcode|Selector33~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~0\, z80|i_tv80_core|i_alu|Decoder0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~2\, z80|i_tv80_core|i_mcode|Selector33~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~3\, z80|i_tv80_core|i_mcode|Selector33~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~8\, z80|i_tv80_core|i_mcode|Selector33~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~9\, z80|i_tv80_core|i_mcode|Selector33~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~10\, z80|i_tv80_core|i_mcode|Selector33~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~13\, z80|i_tv80_core|i_mcode|Selector33~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~52\, z80|i_tv80_core|i_mcode|MCycles~52, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~11\, z80|i_tv80_core|i_mcode|Selector33~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector33~12\, z80|i_tv80_core|i_mcode|Selector33~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector125~0\, z80|i_tv80_core|i_mcode|Selector125~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~0\, z80|i_tv80_core|i_mcode|Selector128~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~0\, z80|i_tv80_core|i_mcode|Selector35~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~102\, z80|i_tv80_core|i_mcode|MCycles~102, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~104\, z80|i_tv80_core|i_mcode|MCycles~104, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~103\, z80|i_tv80_core|i_mcode|MCycles~103, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~105\, z80|i_tv80_core|i_mcode|MCycles~105, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~106\, z80|i_tv80_core|i_mcode|MCycles~106, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~1\, z80|i_tv80_core|i_mcode|Selector128~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_BusB_To~1\, z80|i_tv80_core|i_mcode|Set_BusB_To~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~2\, z80|i_tv80_core|i_mcode|Mux5~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~12\, z80|i_tv80_core|i_mcode|Mux5~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~14\, z80|i_tv80_core|i_mcode|Mux5~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Jump~0\, z80|i_tv80_core|i_mcode|Jump~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~109\, z80|i_tv80_core|i_mcode|MCycles~109, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~107\, z80|i_tv80_core|i_mcode|MCycles~107, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~108\, z80|i_tv80_core|i_mcode|MCycles~108, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~2\, z80|i_tv80_core|i_mcode|Selector128~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~3\, z80|i_tv80_core|i_mcode|Selector128~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~4\, z80|i_tv80_core|i_mcode|Selector128~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector128~5\, z80|i_tv80_core|i_mcode|Selector128~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~91\, z80|i_tv80_core|i_mcode|MCycles~91, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~92\, z80|i_tv80_core|i_mcode|MCycles~92, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~90\, z80|i_tv80_core|i_mcode|MCycles~90, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~93\, z80|i_tv80_core|i_mcode|MCycles~93, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~63\, z80|i_tv80_core|i_mcode|MCycles~63, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~11\, z80|i_tv80_core|i_mcode|Mux5~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~94\, z80|i_tv80_core|i_mcode|MCycles~94, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~95\, z80|i_tv80_core|i_mcode|MCycles~95, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~1\, z80|i_tv80_core|i_mcode|Selector35~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~2\, z80|i_tv80_core|i_mcode|Selector35~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~3\, z80|i_tv80_core|i_mcode|Selector35~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~4\, z80|i_tv80_core|i_mcode|Selector35~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~5\, z80|i_tv80_core|i_mcode|Selector35~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~6\, z80|i_tv80_core|i_mcode|Selector35~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector35~7\, z80|i_tv80_core|i_mcode|Selector35~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector127~0\, z80|i_tv80_core|i_mcode|Selector127~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~5\, z80|i_tv80_core|i_mcode|Decoder2~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector34~0\, z80|i_tv80_core|i_mcode|Selector34~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector34~1\, z80|i_tv80_core|i_mcode|Selector34~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~137\, z80|i_tv80_core|i_mcode|MCycles~137, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector140~0\, z80|i_tv80_core|i_mcode|Selector140~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~97\, z80|i_tv80_core|i_mcode|MCycles~97, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~98\, z80|i_tv80_core|i_mcode|MCycles~98, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~99\, z80|i_tv80_core|i_mcode|MCycles~99, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~100\, z80|i_tv80_core|i_mcode|MCycles~100, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~101\, z80|i_tv80_core|i_mcode|MCycles~101, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~51\, z80|i_tv80_core|i_mcode|MCycles~51, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~96\, z80|i_tv80_core|i_mcode|MCycles~96, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector34~2\, z80|i_tv80_core|i_mcode|Selector34~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector126~0\, z80|i_tv80_core|i_mcode|Selector126~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~2\, z80|i_tv80_core|Mux33~2, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~2\, z80|i_tv80_core|Decoder3~2, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~5\, z80|i_tv80_core|Decoder3~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~10\, z80|i_tv80_core|i_mcode|Decoder2~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|LDSPHL~0\, z80|i_tv80_core|i_mcode|LDSPHL~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrC~0\, z80|i_tv80_core|RegAddrC~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrC[1]\, z80|i_tv80_core|RegAddrC[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][2]\, z80|i_tv80_core|i_reg|RegsL[2][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux13~0\, z80|i_tv80_core|i_reg|Mux13~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][0]~1\, z80|i_tv80_core|i_reg|RegsL[1][0]~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][2]\, z80|i_tv80_core|i_reg|RegsL[1][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][2]\, z80|i_tv80_core|i_reg|RegsL[3][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux13~1\, z80|i_tv80_core|i_reg|Mux13~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|ExchangeRp~0\, z80|i_tv80_core|i_mcode|ExchangeRp~0, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[1]~3\, z80|i_tv80_core|BusB[1]~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][6]\, z80|i_tv80_core|i_reg|RegsL[1][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][6]\, z80|i_tv80_core|i_reg|RegsL[3][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][6]\, z80|i_tv80_core|i_reg|RegsL[2][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux9~0\, z80|i_tv80_core|i_reg|Mux9~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux9~1\, z80|i_tv80_core|i_reg|Mux9~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~10\, z80|i_tv80_core|Mux33~10, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrB_r[0]\, z80|i_tv80_core|RegAddrB_r[0], final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrB_r[1]\, z80|i_tv80_core|RegAddrB_r[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][4]\, z80|i_tv80_core|i_reg|RegsL[0][4], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][4]\, z80|i_tv80_core|i_reg|RegsL[2][4], final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~5\, z80|i_tv80_core|Mux29~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][4]\, z80|i_tv80_core|i_reg|RegsL[3][4], final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~6\, z80|i_tv80_core|Mux29~6, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~0\, z80|i_tv80_core|Decoder3~0, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~6\, z80|i_tv80_core|Decoder3~6, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~3\, z80|i_tv80_core|ACC~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|WideOr41~5\, z80|i_tv80_core|i_mcode|WideOr41~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|I_CPL~0\, z80|i_tv80_core|i_mcode|I_CPL~0, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[3]~1\, z80|i_tv80_core|ACC[3]~1, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[4]\, z80|i_tv80_core|ACC[4], final_project, 1
instance = comp, \z80|i_tv80_core|RegWEH~0\, z80|i_tv80_core|RegWEH~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][0]~1\, z80|i_tv80_core|i_reg|RegsH[1][0]~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][4]\, z80|i_tv80_core|i_reg|RegsH[1][4], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][0]~2\, z80|i_tv80_core|i_reg|RegsH[0][0]~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][4]\, z80|i_tv80_core|i_reg|RegsH[0][4], final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~2\, z80|i_tv80_core|Mux29~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][0]~3\, z80|i_tv80_core|i_reg|RegsH[3][0]~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][4]\, z80|i_tv80_core|i_reg|RegsH[3][4], final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~3\, z80|i_tv80_core|Mux29~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][4]~0\, z80|i_tv80_core|i_reg|RegsH[2][4]~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][7]\, z80|i_tv80_core|i_reg|RegsH[2][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][7]\, z80|i_tv80_core|i_reg|RegsH[1][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux0~0\, z80|i_tv80_core|i_reg|Mux0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][7]\, z80|i_tv80_core|i_reg|RegsH[3][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux0~1\, z80|i_tv80_core|i_reg|Mux0~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][6]\, z80|i_tv80_core|i_reg|RegsH[2][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux1~0\, z80|i_tv80_core|i_reg|Mux1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][6]\, z80|i_tv80_core|i_reg|RegsH[1][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][6]\, z80|i_tv80_core|i_reg|RegsH[3][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux1~1\, z80|i_tv80_core|i_reg|Mux1~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[13]~26\, z80|i_tv80_core|ID16[13]~26, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[14]~28\, z80|i_tv80_core|ID16[14]~28, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[15]~30\, z80|i_tv80_core|ID16[15]~30, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~3\, z80|i_tv80_core|RegDIH~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][7]\, z80|i_tv80_core|i_reg|RegsH[0][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux32~0\, z80|i_tv80_core|i_reg|Mux32~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux32~1\, z80|i_tv80_core|i_reg|Mux32~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[15]~0\, z80|i_tv80_core|SP16_B[15]~0, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[15]~15\, z80|i_tv80_core|SP16_A[15]~15, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~3\, z80|i_tv80_core|Decoder3~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][5]\, z80|i_tv80_core|i_reg|RegsH[1][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][5]\, z80|i_tv80_core|i_reg|RegsH[2][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][5]\, z80|i_tv80_core|i_reg|RegsH[0][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux34~0\, z80|i_tv80_core|i_reg|Mux34~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux34~1\, z80|i_tv80_core|i_reg|Mux34~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux35~0\, z80|i_tv80_core|i_reg|Mux35~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux35~1\, z80|i_tv80_core|i_reg|Mux35~1, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|address_reg_b[0]\, mu|mainram_rtl_0|auto_generated|address_reg_b[0], final_project, 1
instance = comp, \z80|i_tv80_core|A[15]\, z80|i_tv80_core|A[15], final_project, 1
instance = comp, \z80|i_tv80_core|A[14]\, z80|i_tv80_core|A[14], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~60\, z80|i_tv80_core|i_mcode|MCycles~60, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~61\, z80|i_tv80_core|i_mcode|MCycles~61, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~62\, z80|i_tv80_core|i_mcode|MCycles~62, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~5\, z80|i_tv80_core|i_mcode|Mux5~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~64\, z80|i_tv80_core|i_mcode|MCycles~64, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~66\, z80|i_tv80_core|i_mcode|MCycles~66, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~65\, z80|i_tv80_core|i_mcode|MCycles~65, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~67\, z80|i_tv80_core|i_mcode|MCycles~67, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~68\, z80|i_tv80_core|i_mcode|MCycles~68, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector37~0\, z80|i_tv80_core|i_mcode|Selector37~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~70\, z80|i_tv80_core|i_mcode|MCycles~70, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~69\, z80|i_tv80_core|i_mcode|MCycles~69, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~9\, z80|i_tv80_core|i_mcode|TStates~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~71\, z80|i_tv80_core|i_mcode|MCycles~71, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector37~1\, z80|i_tv80_core|i_mcode|Selector37~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|WideOr66~0\, z80|i_tv80_core|i_mcode|WideOr66~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector129~1\, z80|i_tv80_core|i_mcode|Selector129~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector129~0\, z80|i_tv80_core|i_mcode|Selector129~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector129~2\, z80|i_tv80_core|i_mcode|Selector129~2, final_project, 1
instance = comp, \z80|wr_n~0\, z80|wr_n~0, final_project, 1
instance = comp, \z80|wr_n\, z80|wr_n, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w[3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][3]\, z80|i_tv80_core|i_reg|RegsH[0][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux36~0\, z80|i_tv80_core|i_reg|Mux36~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][3]\, z80|i_tv80_core|i_reg|RegsH[3][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][3]\, z80|i_tv80_core|i_reg|RegsH[1][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux36~1\, z80|i_tv80_core|i_reg|Mux36~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~8\, z80|i_tv80_core|i_mcode|Selector38~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~72\, z80|i_tv80_core|i_mcode|MCycles~72, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~9\, z80|i_tv80_core|i_mcode|Selector38~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~9\, z80|i_tv80_core|i_mcode|Mux5~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~10\, z80|i_tv80_core|i_mcode|Mux5~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~75\, z80|i_tv80_core|i_mcode|MCycles~75, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~76\, z80|i_tv80_core|i_mcode|MCycles~76, final_project, 1
instance = comp, \z80|i_tv80_core|PC~16\, z80|i_tv80_core|PC~16, final_project, 1
instance = comp, \z80|i_tv80_core|PC~12\, z80|i_tv80_core|PC~12, final_project, 1
instance = comp, \z80|i_tv80_core|PC~13\, z80|i_tv80_core|PC~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~7\, z80|i_tv80_core|i_mcode|Selector38~7, final_project, 1
instance = comp, \z80|i_tv80_core|PC~14\, z80|i_tv80_core|PC~14, final_project, 1
instance = comp, \z80|i_tv80_core|PC~15\, z80|i_tv80_core|PC~15, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~0\, z80|i_tv80_core|i_mcode|Selector25~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector57~2\, z80|i_tv80_core|i_mcode|Selector57~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~15\, z80|i_tv80_core|i_mcode|Selector38~15, final_project, 1
instance = comp, \z80|i_tv80_core|PC~18\, z80|i_tv80_core|PC~18, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~14\, z80|i_tv80_core|i_mcode|Selector38~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~79\, z80|i_tv80_core|i_mcode|MCycles~79, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~80\, z80|i_tv80_core|i_mcode|MCycles~80, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~78\, z80|i_tv80_core|i_mcode|MCycles~78, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~139\, z80|i_tv80_core|i_mcode|MCycles~139, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~140\, z80|i_tv80_core|i_mcode|MCycles~140, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~2\, z80|i_tv80_core|i_mcode|Selector29~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~16\, z80|i_tv80_core|i_mcode|Selector38~16, final_project, 1
instance = comp, \z80|i_tv80_core|PC~19\, z80|i_tv80_core|PC~19, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~10\, z80|i_tv80_core|i_mcode|Selector38~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Arith16~0\, z80|i_tv80_core|i_mcode|Arith16~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~12\, z80|i_tv80_core|i_mcode|Selector38~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~77\, z80|i_tv80_core|i_mcode|MCycles~77, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~132\, z80|i_tv80_core|i_mcode|MCycles~132, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector38~11\, z80|i_tv80_core|i_mcode|Selector38~11, final_project, 1
instance = comp, \z80|i_tv80_core|PC~17\, z80|i_tv80_core|PC~17, final_project, 1
instance = comp, \z80|i_tv80_core|PC~20\, z80|i_tv80_core|PC~20, final_project, 1
instance = comp, \z80|i_tv80_core|PC~21\, z80|i_tv80_core|PC~21, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector50~0\, z80|i_tv80_core|i_mcode|Selector50~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector50~1\, z80|i_tv80_core|i_mcode|Selector50~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector50~2\, z80|i_tv80_core|i_mcode|Selector50~2, final_project, 1
instance = comp, \z80|i_tv80_core|PC~10\, z80|i_tv80_core|PC~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector47~0\, z80|i_tv80_core|i_mcode|Selector47~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Call~0\, z80|i_tv80_core|i_mcode|Call~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Call~1\, z80|i_tv80_core|i_mcode|Call~1, final_project, 1
instance = comp, \z80|i_tv80_core|PC~11\, z80|i_tv80_core|PC~11, final_project, 1
instance = comp, \z80|i_tv80_core|PC~22\, z80|i_tv80_core|PC~22, final_project, 1
instance = comp, \z80|i_tv80_core|PC[13]~57\, z80|i_tv80_core|PC[13]~57, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~131\, z80|i_tv80_core|i_mcode|MCycles~131, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~128\, z80|i_tv80_core|i_mcode|MCycles~128, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~129\, z80|i_tv80_core|i_mcode|MCycles~129, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~130\, z80|i_tv80_core|i_mcode|MCycles~130, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~73\, z80|i_tv80_core|i_mcode|MCycles~73, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector46~0\, z80|i_tv80_core|i_mcode|Selector46~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector46~1\, z80|i_tv80_core|i_mcode|Selector46~1, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~4\, z80|i_tv80_core|TmpAddr~4, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[8]~5\, z80|i_tv80_core|TmpAddr[8]~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][2]\, z80|i_tv80_core|i_reg|RegsH[1][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux37~0\, z80|i_tv80_core|i_reg|Mux37~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][2]\, z80|i_tv80_core|i_reg|RegsH[2][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][2]\, z80|i_tv80_core|i_reg|RegsH[3][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux37~1\, z80|i_tv80_core|i_reg|Mux37~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~1\, z80|i_tv80_core|i_alu|Decoder0~1, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[1]~0\, z80|i_tv80_core|BusB[1]~0, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[1]~2\, z80|i_tv80_core|BusB[1]~2, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[32]~feeder\, mu|mainram_rtl_0_bypass[32]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[32]\, mu|mainram_rtl_0_bypass[32], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[29]\, mu|mainram_rtl_0_bypass[29], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[30]\, mu|mainram_rtl_0_bypass[30], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[31]\, mu|mainram_rtl_0_bypass[31], final_project, 1
instance = comp, \mu|mainram~8\, mu|mainram~8, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[1]~6\, z80|i_tv80_core|PC16_B[1]~6, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[0]~0\, z80|i_tv80_core|PC16[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[1]~2\, z80|i_tv80_core|PC16[1]~2, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[2]~21\, z80|i_tv80_core|TmpAddr[2]~21, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][1]\, z80|i_tv80_core|i_reg|RegsL[3][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][1]\, z80|i_tv80_core|i_reg|RegsL[0][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][1]\, z80|i_tv80_core|i_reg|RegsL[2][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux46~0\, z80|i_tv80_core|i_reg|Mux46~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux46~1\, z80|i_tv80_core|i_reg|Mux46~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP~15\, z80|i_tv80_core|SP~15, final_project, 1
instance = comp, \z80|i_tv80_core|SP~16\, z80|i_tv80_core|SP~16, final_project, 1
instance = comp, \z80|i_tv80_core|SP[2]~6\, z80|i_tv80_core|SP[2]~6, final_project, 1
instance = comp, \z80|i_tv80_core|SP[2]~7\, z80|i_tv80_core|SP[2]~7, final_project, 1
instance = comp, \z80|i_tv80_core|SP[2]~8\, z80|i_tv80_core|SP[2]~8, final_project, 1
instance = comp, \z80|i_tv80_core|SP[2]~40\, z80|i_tv80_core|SP[2]~40, final_project, 1
instance = comp, \z80|i_tv80_core|SP[1]\, z80|i_tv80_core|SP[1], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[1]~13\, z80|i_tv80_core|SP16_A[1]~13, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[1]~6\, z80|i_tv80_core|SP16_B[1]~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][0]\, z80|i_tv80_core|i_reg|RegsL[2][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux15~0\, z80|i_tv80_core|i_reg|Mux15~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][0]\, z80|i_tv80_core|i_reg|RegsL[1][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][0]\, z80|i_tv80_core|i_reg|RegsL[3][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux15~1\, z80|i_tv80_core|i_reg|Mux15~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[0]~0\, z80|i_tv80_core|ID16[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~0\, z80|i_tv80_core|RegDIL~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][0]\, z80|i_tv80_core|i_reg|RegsL[0][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux47~0\, z80|i_tv80_core|i_reg|Mux47~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux47~1\, z80|i_tv80_core|i_reg|Mux47~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[0]~7\, z80|i_tv80_core|SP16_B[0]~7, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[0]~0\, z80|i_tv80_core|SP16[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|SP~13\, z80|i_tv80_core|SP~13, final_project, 1
instance = comp, \z80|i_tv80_core|SP~14\, z80|i_tv80_core|SP~14, final_project, 1
instance = comp, \z80|i_tv80_core|SP[0]\, z80|i_tv80_core|SP[0], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[0]~14\, z80|i_tv80_core|SP16_A[0]~14, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[1]~2\, z80|i_tv80_core|SP16[1]~2, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~32\, z80|i_tv80_core|TmpAddr~32, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|RstP~0\, z80|i_tv80_core|i_mcode|RstP~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|RstP~1\, z80|i_tv80_core|i_mcode|RstP~1, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[2]~7\, z80|i_tv80_core|TmpAddr[2]~7, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[2]~23\, z80|i_tv80_core|TmpAddr[2]~23, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[1]\, z80|i_tv80_core|TmpAddr[1], final_project, 1
instance = comp, \z80|i_tv80_core|PC~33\, z80|i_tv80_core|PC~33, final_project, 1
instance = comp, \z80|i_tv80_core|PC~34\, z80|i_tv80_core|PC~34, final_project, 1
instance = comp, \z80|i_tv80_core|A~12\, z80|i_tv80_core|A~12, final_project, 1
instance = comp, \z80|i_tv80_core|PC[1]~25\, z80|i_tv80_core|PC[1]~25, final_project, 1
instance = comp, \z80|i_tv80_core|PC[1]~26\, z80|i_tv80_core|PC[1]~26, final_project, 1
instance = comp, \z80|i_tv80_core|PC[1]\, z80|i_tv80_core|PC[1], final_project, 1
instance = comp, \z80|i_tv80_core|F~22\, z80|i_tv80_core|F~22, final_project, 1
instance = comp, \z80|i_tv80_core|F[3]~23\, z80|i_tv80_core|F[3]~23, final_project, 1
instance = comp, \z80|i_tv80_core|F[1]\, z80|i_tv80_core|F[1], final_project, 1
instance = comp, \z80|i_tv80_core|BusB[1]~1\, z80|i_tv80_core|BusB[1]~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~0\, z80|i_tv80_core|Mux32~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~1\, z80|i_tv80_core|Mux32~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~5\, z80|i_tv80_core|Mux32~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~6\, z80|i_tv80_core|Mux32~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][1]\, z80|i_tv80_core|i_reg|RegsH[2][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][1]\, z80|i_tv80_core|i_reg|RegsH[3][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][1]\, z80|i_tv80_core|i_reg|RegsH[1][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux6~0\, z80|i_tv80_core|i_reg|Mux6~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux6~1\, z80|i_tv80_core|i_reg|Mux6~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[6]~12\, z80|i_tv80_core|ID16[6]~12, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[7]~14\, z80|i_tv80_core|ID16[7]~14, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~7\, z80|i_tv80_core|RegDIL~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][7]\, z80|i_tv80_core|i_reg|RegsL[3][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][7]\, z80|i_tv80_core|i_reg|RegsL[2][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][7]\, z80|i_tv80_core|i_reg|RegsL[1][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][7]\, z80|i_tv80_core|i_reg|RegsL[0][7], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux8~0\, z80|i_tv80_core|i_reg|Mux8~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux8~1\, z80|i_tv80_core|i_reg|Mux8~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[8]~16\, z80|i_tv80_core|ID16[8]~16, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~4\, z80|i_tv80_core|RegDIH~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][0]\, z80|i_tv80_core|i_reg|RegsH[0][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][0]\, z80|i_tv80_core|i_reg|RegsH[2][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux7~0\, z80|i_tv80_core|i_reg|Mux7~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[1][0]\, z80|i_tv80_core|i_reg|RegsH[1][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][0]\, z80|i_tv80_core|i_reg|RegsH[3][0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux7~1\, z80|i_tv80_core|i_reg|Mux7~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[9]~18\, z80|i_tv80_core|ID16[9]~18, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~5\, z80|i_tv80_core|RegDIH~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][1]\, z80|i_tv80_core|i_reg|RegsH[0][1], final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~2\, z80|i_tv80_core|Mux32~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~3\, z80|i_tv80_core|Mux32~3, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~2\, z80|i_tv80_core|ACC~2, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[1]\, z80|i_tv80_core|ACC[1], final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~4\, z80|i_tv80_core|Mux32~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~7\, z80|i_tv80_core|Mux32~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~8\, z80|i_tv80_core|Mux32~8, final_project, 1
instance = comp, \z80|i_tv80_core|PC[13]~58\, z80|i_tv80_core|PC[13]~58, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[15]~0\, z80|i_tv80_core|PC16_B[15]~0, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[6]~8\, z80|i_tv80_core|SP16_A[6]~8, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~1\, z80|i_tv80_core|Decoder3~1, final_project, 1
instance = comp, \z80|i_tv80_core|do~6\, z80|i_tv80_core|do~6, final_project, 1
instance = comp, \z80|i_tv80_core|do~13\, z80|i_tv80_core|do~13, final_project, 1
instance = comp, \z80|i_tv80_core|do[5]~8\, z80|i_tv80_core|do[5]~8, final_project, 1
instance = comp, \z80|i_tv80_core|do[5]\, z80|i_tv80_core|do[5], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[38]\, mu|mainram_rtl_0_bypass[38], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[3]~4\, z80|i_tv80_core|SP16_B[3]~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[3][3]\, z80|i_tv80_core|i_reg|RegsL[3][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[2][3]\, z80|i_tv80_core|i_reg|RegsL[2][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][3]\, z80|i_tv80_core|i_reg|RegsL[1][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux12~0\, z80|i_tv80_core|i_reg|Mux12~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux12~1\, z80|i_tv80_core|i_reg|Mux12~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[2]~4\, z80|i_tv80_core|ID16[2]~4, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[3]~6\, z80|i_tv80_core|ID16[3]~6, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~3\, z80|i_tv80_core|RegDIL~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][3]\, z80|i_tv80_core|i_reg|RegsL[0][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux44~0\, z80|i_tv80_core|i_reg|Mux44~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux44~1\, z80|i_tv80_core|i_reg|Mux44~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP~19\, z80|i_tv80_core|SP~19, final_project, 1
instance = comp, \z80|i_tv80_core|SP~20\, z80|i_tv80_core|SP~20, final_project, 1
instance = comp, \z80|i_tv80_core|SP[3]\, z80|i_tv80_core|SP[3], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[3]~11\, z80|i_tv80_core|SP16_A[3]~11, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~3\, z80|i_tv80_core|Save_Mux[0]~3, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~6\, z80|i_tv80_core|ACC~6, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[2]\, z80|i_tv80_core|ACC[2], final_project, 1
instance = comp, \z80|i_tv80_core|Mux39~0\, z80|i_tv80_core|Mux39~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux39~1\, z80|i_tv80_core|Mux39~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux39~2\, z80|i_tv80_core|Mux39~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux39~3\, z80|i_tv80_core|Mux39~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[1]~1\, z80|i_tv80_core|BusA[1]~1, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[2]\, z80|i_tv80_core|BusA[2], final_project, 1
instance = comp, \z80|i_tv80_core|Mux38~2\, z80|i_tv80_core|Mux38~2, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~5\, z80|i_tv80_core|ACC~5, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[3]\, z80|i_tv80_core|ACC[3], final_project, 1
instance = comp, \z80|i_tv80_core|Mux38~0\, z80|i_tv80_core|Mux38~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux38~1\, z80|i_tv80_core|Mux38~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux38~3\, z80|i_tv80_core|Mux38~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[3]\, z80|i_tv80_core|BusA[3], final_project, 1
instance = comp, \z80|i_tv80_core|Mux40~0\, z80|i_tv80_core|Mux40~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux40~1\, z80|i_tv80_core|Mux40~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux40~2\, z80|i_tv80_core|Mux40~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux40~3\, z80|i_tv80_core|Mux40~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[1]\, z80|i_tv80_core|BusA[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~0\, z80|i_tv80_core|i_alu|Add6~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~2\, z80|i_tv80_core|i_alu|Add6~2, final_project, 1
instance = comp, \z80|i_tv80_core|Decoder3~4\, z80|i_tv80_core|Decoder3~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~3\, z80|i_tv80_core|i_alu|Decoder0~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|I_DJNZ~4\, z80|i_tv80_core|i_mcode|I_DJNZ~4, final_project, 1
instance = comp, \z80|i_tv80_core|Equal15~0\, z80|i_tv80_core|Equal15~0, final_project, 1
instance = comp, \z80|i_tv80_core|always2~1\, z80|i_tv80_core|always2~1, final_project, 1
instance = comp, \z80|i_tv80_core|F~17\, z80|i_tv80_core|F~17, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|I_CCF~0\, z80|i_tv80_core|i_mcode|I_CCF~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|I_SCF~0\, z80|i_tv80_core|i_mcode|I_SCF~0, final_project, 1
instance = comp, \z80|i_tv80_core|F~4\, z80|i_tv80_core|F~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector149~2\, z80|i_tv80_core|i_mcode|Selector149~2, final_project, 1
instance = comp, \z80|i_tv80_core|PreserveC_r\, z80|i_tv80_core|PreserveC_r, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~4\, z80|i_tv80_core|ACC~4, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[7]\, z80|i_tv80_core|ACC[7], final_project, 1
instance = comp, \z80|i_tv80_core|Mux34~0\, z80|i_tv80_core|Mux34~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux34~1\, z80|i_tv80_core|Mux34~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux34~2\, z80|i_tv80_core|Mux34~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux34~3\, z80|i_tv80_core|Mux34~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[7]\, z80|i_tv80_core|BusA[7], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub1~0\, z80|i_tv80_core|i_alu|AddSub1~0, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~8\, z80|i_tv80_core|ACC~8, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[6]\, z80|i_tv80_core|ACC[6], final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~2\, z80|i_tv80_core|Mux27~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~3\, z80|i_tv80_core|Mux27~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~4\, z80|i_tv80_core|Mux27~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~5\, z80|i_tv80_core|Mux27~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~6\, z80|i_tv80_core|Mux27~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~7\, z80|i_tv80_core|Mux27~7, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[6]~1\, z80|i_tv80_core|PC16_B[6]~1, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[5]~2\, z80|i_tv80_core|PC16_B[5]~2, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[4]~3\, z80|i_tv80_core|PC16_B[4]~3, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[3]~4\, z80|i_tv80_core|PC16_B[3]~4, final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[2]~5\, z80|i_tv80_core|PC16_B[2]~5, final_project, 1
instance = comp, \z80|i_tv80_core|PC~35\, z80|i_tv80_core|PC~35, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[2]~4\, z80|i_tv80_core|PC16[2]~4, final_project, 1
instance = comp, \z80|i_tv80_core|PC~36\, z80|i_tv80_core|PC~36, final_project, 1
instance = comp, \z80|i_tv80_core|PC[2]\, z80|i_tv80_core|PC[2], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[3]~6\, z80|i_tv80_core|PC16[3]~6, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[4]~8\, z80|i_tv80_core|PC16[4]~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux43~0\, z80|i_tv80_core|i_reg|Mux43~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux43~1\, z80|i_tv80_core|i_reg|Mux43~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP~21\, z80|i_tv80_core|SP~21, final_project, 1
instance = comp, \z80|i_tv80_core|SP~22\, z80|i_tv80_core|SP~22, final_project, 1
instance = comp, \z80|i_tv80_core|SP[4]\, z80|i_tv80_core|SP[4], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[4]~10\, z80|i_tv80_core|SP16_A[4]~10, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[4]~3\, z80|i_tv80_core|SP16_B[4]~3, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[3]~6\, z80|i_tv80_core|SP16[3]~6, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[4]~8\, z80|i_tv80_core|SP16[4]~8, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~27\, z80|i_tv80_core|TmpAddr~27, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~28\, z80|i_tv80_core|TmpAddr~28, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[4]\, z80|i_tv80_core|TmpAddr[4], final_project, 1
instance = comp, \z80|i_tv80_core|PC~39\, z80|i_tv80_core|PC~39, final_project, 1
instance = comp, \z80|i_tv80_core|PC~40\, z80|i_tv80_core|PC~40, final_project, 1
instance = comp, \z80|i_tv80_core|PC[4]\, z80|i_tv80_core|PC[4], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[5]~10\, z80|i_tv80_core|PC16[5]~10, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~25\, z80|i_tv80_core|TmpAddr~25, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~26\, z80|i_tv80_core|TmpAddr~26, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[5]\, z80|i_tv80_core|TmpAddr[5], final_project, 1
instance = comp, \z80|i_tv80_core|PC~41\, z80|i_tv80_core|PC~41, final_project, 1
instance = comp, \z80|i_tv80_core|PC~42\, z80|i_tv80_core|PC~42, final_project, 1
instance = comp, \z80|i_tv80_core|PC[5]\, z80|i_tv80_core|PC[5], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[6]~12\, z80|i_tv80_core|PC16[6]~12, final_project, 1
instance = comp, \z80|i_tv80_core|PC~43\, z80|i_tv80_core|PC~43, final_project, 1
instance = comp, \z80|i_tv80_core|PC~44\, z80|i_tv80_core|PC~44, final_project, 1
instance = comp, \z80|i_tv80_core|PC[6]\, z80|i_tv80_core|PC[6], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux1~0\, z80|i_tv80_core|i_alu|Mux1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux1~1\, z80|i_tv80_core|i_alu|Mux1~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub3~1\, z80|i_tv80_core|i_alu|AddSub3~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub3~0\, z80|i_tv80_core|i_alu|AddSub3~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux37~2\, z80|i_tv80_core|Mux37~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux37~0\, z80|i_tv80_core|Mux37~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux37~1\, z80|i_tv80_core|Mux37~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux37~3\, z80|i_tv80_core|Mux37~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[4]\, z80|i_tv80_core|BusA[4], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub4~3\, z80|i_tv80_core|i_alu|AddSub4~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub4~2\, z80|i_tv80_core|i_alu|AddSub4~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub4~1\, z80|i_tv80_core|i_alu|AddSub4~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub4~0\, z80|i_tv80_core|i_alu|AddSub4~0, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~0\, z80|i_tv80_core|ACC~0, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[0]\, z80|i_tv80_core|ACC[0], final_project, 1
instance = comp, \z80|i_tv80_core|Mux41~0\, z80|i_tv80_core|Mux41~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux41~1\, z80|i_tv80_core|Mux41~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux41~2\, z80|i_tv80_core|Mux41~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux41~3\, z80|i_tv80_core|Mux41~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[0]\, z80|i_tv80_core|BusA[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|concat~0\, z80|i_tv80_core|i_alu|concat~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~1\, z80|i_tv80_core|i_alu|Add0~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~2\, z80|i_tv80_core|i_alu|Add0~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~4\, z80|i_tv80_core|i_alu|Add0~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~6\, z80|i_tv80_core|i_alu|Add0~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~8\, z80|i_tv80_core|i_alu|Add0~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add0~10\, z80|i_tv80_core|i_alu|Add0~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~1\, z80|i_tv80_core|i_alu|Add2~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~2\, z80|i_tv80_core|i_alu|Add2~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~4\, z80|i_tv80_core|i_alu|Add2~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux2~0\, z80|i_tv80_core|i_alu|Mux2~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux2~1\, z80|i_tv80_core|i_alu|Mux2~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~4\, z80|i_tv80_core|i_alu|Mux28~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~1\, z80|i_tv80_core|i_alu|Mux28~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~2\, z80|i_tv80_core|i_alu|Mux28~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux12~0\, z80|i_tv80_core|i_alu|Mux12~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux12~1\, z80|i_tv80_core|i_alu|Mux12~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~3\, z80|i_tv80_core|i_alu|Mux28~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~5\, z80|i_tv80_core|i_alu|Mux28~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux28~6\, z80|i_tv80_core|i_alu|Mux28~6, final_project, 1
instance = comp, \z80|i_tv80_core|F~9\, z80|i_tv80_core|F~9, final_project, 1
instance = comp, \z80|i_tv80_core|F~33\, z80|i_tv80_core|F~33, final_project, 1
instance = comp, \z80|i_tv80_core|F~27\, z80|i_tv80_core|F~27, final_project, 1
instance = comp, \z80|i_tv80_core|F~28\, z80|i_tv80_core|F~28, final_project, 1
instance = comp, \z80|i_tv80_core|F~29\, z80|i_tv80_core|F~29, final_project, 1
instance = comp, \z80|i_tv80_core|F~30\, z80|i_tv80_core|F~30, final_project, 1
instance = comp, \z80|i_tv80_core|F[6]\, z80|i_tv80_core|F[6], final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~0\, z80|i_tv80_core|Mux27~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~1\, z80|i_tv80_core|Mux27~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~8\, z80|i_tv80_core|Mux27~8, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~6\, z80|i_tv80_core|TmpAddr~6, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[8]~8\, z80|i_tv80_core|TmpAddr[8]~8, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[14]\, z80|i_tv80_core|TmpAddr[14], final_project, 1
instance = comp, \z80|i_tv80_core|PC~23\, z80|i_tv80_core|PC~23, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[9]~18\, z80|i_tv80_core|PC16[9]~18, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[10]~20\, z80|i_tv80_core|PC16[10]~20, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~12\, z80|i_tv80_core|TmpAddr~12, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[10]\, z80|i_tv80_core|TmpAddr[10], final_project, 1
instance = comp, \z80|i_tv80_core|PC~51\, z80|i_tv80_core|PC~51, final_project, 1
instance = comp, \z80|i_tv80_core|PC~52\, z80|i_tv80_core|PC~52, final_project, 1
instance = comp, \z80|i_tv80_core|PC[10]\, z80|i_tv80_core|PC[10], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[11]~22\, z80|i_tv80_core|PC16[11]~22, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[12]~24\, z80|i_tv80_core|PC16[12]~24, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~10\, z80|i_tv80_core|TmpAddr~10, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[12]\, z80|i_tv80_core|TmpAddr[12], final_project, 1
instance = comp, \z80|i_tv80_core|PC~55\, z80|i_tv80_core|PC~55, final_project, 1
instance = comp, \z80|i_tv80_core|PC~56\, z80|i_tv80_core|PC~56, final_project, 1
instance = comp, \z80|i_tv80_core|PC[12]\, z80|i_tv80_core|PC[12], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[13]~26\, z80|i_tv80_core|PC16[13]~26, final_project, 1
instance = comp, \z80|i_tv80_core|PC~29\, z80|i_tv80_core|PC~29, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~9\, z80|i_tv80_core|TmpAddr~9, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[13]\, z80|i_tv80_core|TmpAddr[13], final_project, 1
instance = comp, \z80|i_tv80_core|PC~30\, z80|i_tv80_core|PC~30, final_project, 1
instance = comp, \z80|i_tv80_core|PC[13]\, z80|i_tv80_core|PC[13], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[14]~28\, z80|i_tv80_core|PC16[14]~28, final_project, 1
instance = comp, \z80|i_tv80_core|PC~24\, z80|i_tv80_core|PC~24, final_project, 1
instance = comp, \z80|i_tv80_core|PC[14]\, z80|i_tv80_core|PC[14], final_project, 1
instance = comp, \z80|i_tv80_core|Mux27~9\, z80|i_tv80_core|Mux27~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[6]\, z80|i_tv80_core|BusB[6], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|AddSub3~2\, z80|i_tv80_core|i_alu|AddSub3~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~6\, z80|i_tv80_core|i_alu|Add2~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~8\, z80|i_tv80_core|i_alu|Add2~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add2~10\, z80|i_tv80_core|i_alu|Add2~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~8\, z80|i_tv80_core|i_alu|Mux30~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~2\, z80|i_tv80_core|i_alu|Mux30~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|LessThan1~0\, z80|i_tv80_core|i_alu|LessThan1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~0\, z80|i_tv80_core|i_alu|Add8~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~2\, z80|i_tv80_core|i_alu|Add8~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~4\, z80|i_tv80_core|i_alu|Add8~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~6\, z80|i_tv80_core|i_alu|Add8~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~8\, z80|i_tv80_core|i_alu|Add8~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~12\, z80|i_tv80_core|i_alu|DAA_Q~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|LessThan3~0\, z80|i_tv80_core|i_alu|LessThan3~0, final_project, 1
instance = comp, \z80|i_tv80_core|F~10\, z80|i_tv80_core|F~10, final_project, 1
instance = comp, \z80|i_tv80_core|F~11\, z80|i_tv80_core|F~11, final_project, 1
instance = comp, \z80|i_tv80_core|F[0]\, z80|i_tv80_core|F[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~26\, z80|i_tv80_core|i_alu|DAA_Q~26, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~10\, z80|i_tv80_core|i_alu|Add8~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add8~12\, z80|i_tv80_core|i_alu|Add8~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~22\, z80|i_tv80_core|i_alu|DAA_Q~22, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~19\, z80|i_tv80_core|i_alu|DAA_Q~19, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~3\, z80|i_tv80_core|i_alu|Mux30~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~4\, z80|i_tv80_core|i_alu|Add6~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~6\, z80|i_tv80_core|i_alu|Add6~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~8\, z80|i_tv80_core|i_alu|Add6~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~10\, z80|i_tv80_core|i_alu|Add6~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~12\, z80|i_tv80_core|i_alu|Add6~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Add6~14\, z80|i_tv80_core|i_alu|Add6~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~16\, z80|i_tv80_core|i_alu|DAA_Q~16, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~4\, z80|i_tv80_core|i_alu|Mux30~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~5\, z80|i_tv80_core|i_alu|Mux30~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~6\, z80|i_tv80_core|i_alu|Mux30~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux30~7\, z80|i_tv80_core|i_alu|Mux30~7, final_project, 1
instance = comp, \z80|i_tv80_core|F~5\, z80|i_tv80_core|F~5, final_project, 1
instance = comp, \z80|i_tv80_core|F~6\, z80|i_tv80_core|F~6, final_project, 1
instance = comp, \z80|i_tv80_core|F[4]\, z80|i_tv80_core|F[4], final_project, 1
instance = comp, \z80|i_tv80_core|F~18\, z80|i_tv80_core|F~18, final_project, 1
instance = comp, \z80|i_tv80_core|F~19\, z80|i_tv80_core|F~19, final_project, 1
instance = comp, \z80|i_tv80_core|F~32\, z80|i_tv80_core|F~32, final_project, 1
instance = comp, \z80|i_tv80_core|F~12\, z80|i_tv80_core|F~12, final_project, 1
instance = comp, \z80|i_tv80_core|F~13\, z80|i_tv80_core|F~13, final_project, 1
instance = comp, \z80|i_tv80_core|F~14\, z80|i_tv80_core|F~14, final_project, 1
instance = comp, \z80|i_tv80_core|F~15\, z80|i_tv80_core|F~15, final_project, 1
instance = comp, \z80|i_tv80_core|F~16\, z80|i_tv80_core|F~16, final_project, 1
instance = comp, \z80|i_tv80_core|F~20\, z80|i_tv80_core|F~20, final_project, 1
instance = comp, \z80|i_tv80_core|F~21\, z80|i_tv80_core|F~21, final_project, 1
instance = comp, \z80|i_tv80_core|F[5]\, z80|i_tv80_core|F[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|always1~0\, z80|i_tv80_core|i_alu|always1~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~7\, z80|i_tv80_core|i_alu|DAA_Q~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~27\, z80|i_tv80_core|i_alu|DAA_Q~27, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux5~0\, z80|i_tv80_core|i_alu|Mux5~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux5~1\, z80|i_tv80_core|i_alu|Mux5~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~2\, z80|i_tv80_core|Save_Mux[0]~2, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[2]~14\, z80|i_tv80_core|Save_Mux[2]~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux15~0\, z80|i_tv80_core|i_alu|Mux15~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux15~1\, z80|i_tv80_core|i_alu|Mux15~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~4\, z80|i_tv80_core|i_alu|Q_t~4, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[2]~12\, z80|i_tv80_core|Save_Mux[2]~12, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[2]~13\, z80|i_tv80_core|Save_Mux[2]~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~5\, z80|i_tv80_core|i_alu|Q_t~5, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[2]~15\, z80|i_tv80_core|Save_Mux[2]~15, final_project, 1
instance = comp, \z80|i_tv80_core|do~2\, z80|i_tv80_core|do~2, final_project, 1
instance = comp, \z80|i_tv80_core|do~10\, z80|i_tv80_core|do~10, final_project, 1
instance = comp, \z80|i_tv80_core|do[2]\, z80|i_tv80_core|do[2], final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~33\, z80|i_tv80_core|TmpAddr~33, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[0]\, z80|i_tv80_core|TmpAddr[0], final_project, 1
instance = comp, \z80|i_tv80_core|Add0~0\, z80|i_tv80_core|Add0~0, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~2\, z80|i_tv80_core|Add0~2, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~4\, z80|i_tv80_core|Add0~4, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~6\, z80|i_tv80_core|Add0~6, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~8\, z80|i_tv80_core|Add0~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~2\, z80|i_tv80_core|i_mcode|TStates~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector30~2\, z80|i_tv80_core|i_mcode|Selector30~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector30~3\, z80|i_tv80_core|i_mcode|Selector30~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~44\, z80|i_tv80_core|i_mcode|MCycles~44, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~45\, z80|i_tv80_core|i_mcode|MCycles~45, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~43\, z80|i_tv80_core|i_mcode|MCycles~43, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector30~1\, z80|i_tv80_core|i_mcode|Selector30~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Set_Addr_To~0\, z80|i_tv80_core|i_mcode|Set_Addr_To~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~40\, z80|i_tv80_core|i_mcode|MCycles~40, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~41\, z80|i_tv80_core|i_mcode|MCycles~41, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~42\, z80|i_tv80_core|i_mcode|MCycles~42, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector30~0\, z80|i_tv80_core|i_mcode|Selector30~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector30~4\, z80|i_tv80_core|i_mcode|Selector30~4, final_project, 1
instance = comp, \z80|i_tv80_core|A~36\, z80|i_tv80_core|A~36, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~2\, z80|i_tv80_core|i_mcode|Selector32~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~0\, z80|i_tv80_core|i_mcode|Selector32~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~1\, z80|i_tv80_core|i_mcode|Selector32~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~3\, z80|i_tv80_core|i_mcode|Selector32~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~4\, z80|i_tv80_core|i_mcode|Selector32~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~5\, z80|i_tv80_core|i_mcode|Selector32~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~6\, z80|i_tv80_core|i_mcode|Selector32~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~0\, z80|i_tv80_core|i_mcode|Selector21~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~7\, z80|i_tv80_core|i_mcode|Selector32~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~8\, z80|i_tv80_core|i_mcode|Selector32~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~9\, z80|i_tv80_core|i_mcode|Selector32~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector32~10\, z80|i_tv80_core|i_mcode|Selector32~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector124~2\, z80|i_tv80_core|i_mcode|Selector124~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector122~2\, z80|i_tv80_core|i_mcode|Selector122~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector124~3\, z80|i_tv80_core|i_mcode|Selector124~3, final_project, 1
instance = comp, \z80|i_tv80_core|A~37\, z80|i_tv80_core|A~37, final_project, 1
instance = comp, \z80|i_tv80_core|A~58\, z80|i_tv80_core|A~58, final_project, 1
instance = comp, \z80|i_tv80_core|A~59\, z80|i_tv80_core|A~59, final_project, 1
instance = comp, \z80|i_tv80_core|A~60\, z80|i_tv80_core|A~60, final_project, 1
instance = comp, \z80|i_tv80_core|A~61\, z80|i_tv80_core|A~61, final_project, 1
instance = comp, \z80|i_tv80_core|A~62\, z80|i_tv80_core|A~62, final_project, 1
instance = comp, \z80|i_tv80_core|A[4]\, z80|i_tv80_core|A[4], final_project, 1
instance = comp, \z80|i_tv80_core|A~10\, z80|i_tv80_core|A~10, final_project, 1
instance = comp, \z80|i_tv80_core|A~11\, z80|i_tv80_core|A~11, final_project, 1
instance = comp, \z80|i_tv80_core|A~106\, z80|i_tv80_core|A~106, final_project, 1
instance = comp, \z80|i_tv80_core|A~78\, z80|i_tv80_core|A~78, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector123~0\, z80|i_tv80_core|i_mcode|Selector123~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector124~4\, z80|i_tv80_core|i_mcode|Selector124~4, final_project, 1
instance = comp, \z80|i_tv80_core|A~13\, z80|i_tv80_core|A~13, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~22\, z80|i_tv80_core|TmpAddr~22, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[7]\, z80|i_tv80_core|TmpAddr[7], final_project, 1
instance = comp, \z80|i_tv80_core|Add0~10\, z80|i_tv80_core|Add0~10, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~12\, z80|i_tv80_core|Add0~12, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~14\, z80|i_tv80_core|Add0~14, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~16\, z80|i_tv80_core|Add0~16, final_project, 1
instance = comp, \z80|i_tv80_core|A~79\, z80|i_tv80_core|A~79, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux39~0\, z80|i_tv80_core|i_reg|Mux39~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux39~1\, z80|i_tv80_core|i_reg|Mux39~1, final_project, 1
instance = comp, \z80|i_tv80_core|A~80\, z80|i_tv80_core|A~80, final_project, 1
instance = comp, \z80|i_tv80_core|A~81\, z80|i_tv80_core|A~81, final_project, 1
instance = comp, \z80|i_tv80_core|A~82\, z80|i_tv80_core|A~82, final_project, 1
instance = comp, \z80|i_tv80_core|A[8]\, z80|i_tv80_core|A[8], final_project, 1
instance = comp, \z80|i_tv80_core|A[9]\, z80|i_tv80_core|A[9], final_project, 1
instance = comp, \z80|i_tv80_core|A~90\, z80|i_tv80_core|A~90, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~13\, z80|i_tv80_core|TmpAddr~13, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[9]\, z80|i_tv80_core|TmpAddr[9], final_project, 1
instance = comp, \z80|i_tv80_core|Add0~18\, z80|i_tv80_core|Add0~18, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~20\, z80|i_tv80_core|Add0~20, final_project, 1
instance = comp, \z80|i_tv80_core|A~88\, z80|i_tv80_core|A~88, final_project, 1
instance = comp, \z80|i_tv80_core|A~89\, z80|i_tv80_core|A~89, final_project, 1
instance = comp, \z80|i_tv80_core|A~91\, z80|i_tv80_core|A~91, final_project, 1
instance = comp, \z80|i_tv80_core|A~92\, z80|i_tv80_core|A~92, final_project, 1
instance = comp, \z80|i_tv80_core|A[10]\, z80|i_tv80_core|A[10], final_project, 1
instance = comp, \z80|i_tv80_core|A~93\, z80|i_tv80_core|A~93, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~22\, z80|i_tv80_core|Add0~22, final_project, 1
instance = comp, \z80|i_tv80_core|A~94\, z80|i_tv80_core|A~94, final_project, 1
instance = comp, \z80|i_tv80_core|A~95\, z80|i_tv80_core|A~95, final_project, 1
instance = comp, \z80|i_tv80_core|A~96\, z80|i_tv80_core|A~96, final_project, 1
instance = comp, \z80|i_tv80_core|A~97\, z80|i_tv80_core|A~97, final_project, 1
instance = comp, \z80|i_tv80_core|A[11]~feeder\, z80|i_tv80_core|A[11]~feeder, final_project, 1
instance = comp, \z80|i_tv80_core|A[11]\, z80|i_tv80_core|A[11], final_project, 1
instance = comp, \z80|i_tv80_core|Add0~24\, z80|i_tv80_core|Add0~24, final_project, 1
instance = comp, \z80|i_tv80_core|A~98\, z80|i_tv80_core|A~98, final_project, 1
instance = comp, \z80|i_tv80_core|A~99\, z80|i_tv80_core|A~99, final_project, 1
instance = comp, \z80|i_tv80_core|A~100\, z80|i_tv80_core|A~100, final_project, 1
instance = comp, \z80|i_tv80_core|A~101\, z80|i_tv80_core|A~101, final_project, 1
instance = comp, \z80|i_tv80_core|A~102\, z80|i_tv80_core|A~102, final_project, 1
instance = comp, \z80|i_tv80_core|A[12]\, z80|i_tv80_core|A[12], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a50\, mu|mainram_rtl_0|auto_generated|ram_block1a50, final_project, 1
instance = comp, \mu|bootrom_enabled~1\, mu|bootrom_enabled~1, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a58\, mu|mainram_rtl_0|auto_generated|ram_block1a58, final_project, 1
instance = comp, \mu|z80_din[2]~20\, mu|z80_din[2]~20, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a10\, mu|mainram_rtl_0|auto_generated|ram_block1a10, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w[3]\, mu|mainram_rtl_0|auto_generated|decode2|w_anode578w[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a2\, mu|mainram_rtl_0|auto_generated|ram_block1a2, final_project, 1
instance = comp, \mu|z80_din[2]~16\, mu|z80_din[2]~16, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a26\, mu|mainram_rtl_0|auto_generated|ram_block1a26, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0\, mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]\, mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a18\, mu|mainram_rtl_0|auto_generated|ram_block1a18, final_project, 1
instance = comp, \mu|z80_din[2]~17\, mu|z80_din[2]~17, final_project, 1
instance = comp, \mu|z80_din[2]~18\, mu|z80_din[2]~18, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a42\, mu|mainram_rtl_0|auto_generated|ram_block1a42, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a34\, mu|mainram_rtl_0|auto_generated|ram_block1a34, final_project, 1
instance = comp, \mu|z80_din[2]~19\, mu|z80_din[2]~19, final_project, 1
instance = comp, \mu|z80_din[2]~21\, mu|z80_din[2]~21, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[35]\, mu|mainram_rtl_0_bypass[35], final_project, 1
instance = comp, \mu|z80_din[2]~22\, mu|z80_din[2]~22, final_project, 1
instance = comp, \z80|di_reg~6\, z80|di_reg~6, final_project, 1
instance = comp, \z80|di_reg[6]~1\, z80|di_reg[6]~1, final_project, 1
instance = comp, \z80|di_reg[2]\, z80|di_reg[2], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[2]~5\, z80|i_tv80_core|SP16_B[2]~5, final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[2]~12\, z80|i_tv80_core|SP16_A[2]~12, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[2]~4\, z80|i_tv80_core|SP16[2]~4, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~29\, z80|i_tv80_core|TmpAddr~29, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~30\, z80|i_tv80_core|TmpAddr~30, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[3]\, z80|i_tv80_core|TmpAddr[3], final_project, 1
instance = comp, \z80|i_tv80_core|PC~37\, z80|i_tv80_core|PC~37, final_project, 1
instance = comp, \z80|i_tv80_core|PC~38\, z80|i_tv80_core|PC~38, final_project, 1
instance = comp, \z80|i_tv80_core|PC[3]\, z80|i_tv80_core|PC[3], final_project, 1
instance = comp, \z80|i_tv80_core|A~53\, z80|i_tv80_core|A~53, final_project, 1
instance = comp, \z80|i_tv80_core|A~54\, z80|i_tv80_core|A~54, final_project, 1
instance = comp, \z80|i_tv80_core|A~55\, z80|i_tv80_core|A~55, final_project, 1
instance = comp, \z80|i_tv80_core|A~56\, z80|i_tv80_core|A~56, final_project, 1
instance = comp, \z80|i_tv80_core|A~57\, z80|i_tv80_core|A~57, final_project, 1
instance = comp, \z80|i_tv80_core|A[3]\, z80|i_tv80_core|A[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a53\, mu|mainram_rtl_0|auto_generated|ram_block1a53, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a61\, mu|mainram_rtl_0|auto_generated|ram_block1a61, final_project, 1
instance = comp, \mu|z80_din[5]~44\, mu|z80_din[5]~44, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a37\, mu|mainram_rtl_0|auto_generated|ram_block1a37, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a45\, mu|mainram_rtl_0|auto_generated|ram_block1a45, final_project, 1
instance = comp, \mu|z80_din[5]~43\, mu|z80_din[5]~43, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a5\, mu|mainram_rtl_0|auto_generated|ram_block1a5, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a13\, mu|mainram_rtl_0|auto_generated|ram_block1a13, final_project, 1
instance = comp, \mu|z80_din[5]~40\, mu|z80_din[5]~40, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a21\, mu|mainram_rtl_0|auto_generated|ram_block1a21, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a29\, mu|mainram_rtl_0|auto_generated|ram_block1a29, final_project, 1
instance = comp, \mu|z80_din[5]~41\, mu|z80_din[5]~41, final_project, 1
instance = comp, \mu|z80_din[5]~42\, mu|z80_din[5]~42, final_project, 1
instance = comp, \mu|z80_din[5]~45\, mu|z80_din[5]~45, final_project, 1
instance = comp, \mu|z80_din[5]~46\, mu|z80_din[5]~46, final_project, 1
instance = comp, \z80|di_reg~3\, z80|di_reg~3, final_project, 1
instance = comp, \z80|di_reg[5]\, z80|di_reg[5], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[5]~2\, z80|i_tv80_core|SP16_B[5]~2, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[5]~10\, z80|i_tv80_core|SP16[5]~10, final_project, 1
instance = comp, \z80|i_tv80_core|SP~23\, z80|i_tv80_core|SP~23, final_project, 1
instance = comp, \z80|i_tv80_core|SP~24\, z80|i_tv80_core|SP~24, final_project, 1
instance = comp, \z80|i_tv80_core|SP[5]\, z80|i_tv80_core|SP[5], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[5]~9\, z80|i_tv80_core|SP16_A[5]~9, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[6]~12\, z80|i_tv80_core|SP16[6]~12, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[7]~14\, z80|i_tv80_core|SP16[7]~14, final_project, 1
instance = comp, \z80|i_tv80_core|SP~27\, z80|i_tv80_core|SP~27, final_project, 1
instance = comp, \z80|i_tv80_core|SP~28\, z80|i_tv80_core|SP~28, final_project, 1
instance = comp, \z80|i_tv80_core|SP[7]\, z80|i_tv80_core|SP[7], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[7]~7\, z80|i_tv80_core|SP16_A[7]~7, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[8]~16\, z80|i_tv80_core|SP16[8]~16, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~14\, z80|i_tv80_core|TmpAddr~14, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[8]\, z80|i_tv80_core|TmpAddr[8], final_project, 1
instance = comp, \z80|i_tv80_core|PC~47\, z80|i_tv80_core|PC~47, final_project, 1
instance = comp, \z80|i_tv80_core|PC~45\, z80|i_tv80_core|PC~45, final_project, 1
instance = comp, \z80|i_tv80_core|PC16[7]~14\, z80|i_tv80_core|PC16[7]~14, final_project, 1
instance = comp, \z80|i_tv80_core|PC~46\, z80|i_tv80_core|PC~46, final_project, 1
instance = comp, \z80|i_tv80_core|PC[7]\, z80|i_tv80_core|PC[7], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[8]~16\, z80|i_tv80_core|PC16[8]~16, final_project, 1
instance = comp, \z80|i_tv80_core|PC~48\, z80|i_tv80_core|PC~48, final_project, 1
instance = comp, \z80|i_tv80_core|PC[8]\, z80|i_tv80_core|PC[8], final_project, 1
instance = comp, \z80|i_tv80_core|PC~49\, z80|i_tv80_core|PC~49, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux38~0\, z80|i_tv80_core|i_reg|Mux38~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux38~1\, z80|i_tv80_core|i_reg|Mux38~1, final_project, 1
instance = comp, \z80|i_tv80_core|PC~50\, z80|i_tv80_core|PC~50, final_project, 1
instance = comp, \z80|i_tv80_core|PC[9]\, z80|i_tv80_core|PC[9], final_project, 1
instance = comp, \z80|i_tv80_core|Mux32~9\, z80|i_tv80_core|Mux32~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[1]\, z80|i_tv80_core|BusB[1], final_project, 1
instance = comp, \z80|i_tv80_core|do~9\, z80|i_tv80_core|do~9, final_project, 1
instance = comp, \z80|i_tv80_core|do[1]\, z80|i_tv80_core|do[1], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a41\, mu|mainram_rtl_0|auto_generated|ram_block1a41, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a33\, mu|mainram_rtl_0|auto_generated|ram_block1a33, final_project, 1
instance = comp, \mu|z80_din[1]~11\, mu|z80_din[1]~11, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a25\, mu|mainram_rtl_0|auto_generated|ram_block1a25, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a17\, mu|mainram_rtl_0|auto_generated|ram_block1a17, final_project, 1
instance = comp, \mu|z80_din[1]~9\, mu|z80_din[1]~9, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a1\, mu|mainram_rtl_0|auto_generated|ram_block1a1, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a9\, mu|mainram_rtl_0|auto_generated|ram_block1a9, final_project, 1
instance = comp, \mu|z80_din[1]~8\, mu|z80_din[1]~8, final_project, 1
instance = comp, \mu|z80_din[1]~10\, mu|z80_din[1]~10, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a49\, mu|mainram_rtl_0|auto_generated|ram_block1a49, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a57\, mu|mainram_rtl_0|auto_generated|ram_block1a57, final_project, 1
instance = comp, \mu|z80_din[1]~12\, mu|z80_din[1]~12, final_project, 1
instance = comp, \mu|z80_din[1]~13\, mu|z80_din[1]~13, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[34]\, mu|mainram_rtl_0_bypass[34], final_project, 1
instance = comp, \mu|z80_din[1]~14\, mu|z80_din[1]~14, final_project, 1
instance = comp, \z80|di_reg~5\, z80|di_reg~5, final_project, 1
instance = comp, \z80|di_reg[1]\, z80|di_reg[1], final_project, 1
instance = comp, \z80|i_tv80_core|A~85\, z80|i_tv80_core|A~85, final_project, 1
instance = comp, \z80|i_tv80_core|A~83\, z80|i_tv80_core|A~83, final_project, 1
instance = comp, \z80|i_tv80_core|A~84\, z80|i_tv80_core|A~84, final_project, 1
instance = comp, \z80|i_tv80_core|A~86\, z80|i_tv80_core|A~86, final_project, 1
instance = comp, \z80|i_tv80_core|A~87\, z80|i_tv80_core|A~87, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[20]~feeder\, mu|mainram_rtl_0_bypass[20]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[20]\, mu|mainram_rtl_0_bypass[20], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[19]~feeder\, mu|mainram_rtl_0_bypass[19]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[19]\, mu|mainram_rtl_0_bypass[19], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[18]\, mu|mainram_rtl_0_bypass[18], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[17]\, mu|mainram_rtl_0_bypass[17], final_project, 1
instance = comp, \mu|mainram~5\, mu|mainram~5, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[25]~feeder\, mu|mainram_rtl_0_bypass[25]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[25]\, mu|mainram_rtl_0_bypass[25], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[28]\, mu|mainram_rtl_0_bypass[28], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[26]\, mu|mainram_rtl_0_bypass[26], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[27]\, mu|mainram_rtl_0_bypass[27], final_project, 1
instance = comp, \mu|mainram~7\, mu|mainram~7, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[21]~feeder\, mu|mainram_rtl_0_bypass[21]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[21]\, mu|mainram_rtl_0_bypass[21], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[23]~feeder\, mu|mainram_rtl_0_bypass[23]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[23]\, mu|mainram_rtl_0_bypass[23], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[22]\, mu|mainram_rtl_0_bypass[22], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[24]\, mu|mainram_rtl_0_bypass[24], final_project, 1
instance = comp, \mu|mainram~6\, mu|mainram~6, final_project, 1
instance = comp, \mu|mainram~9\, mu|mainram~9, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[16]~feeder\, mu|mainram_rtl_0_bypass[16]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[16]\, mu|mainram_rtl_0_bypass[16], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[15]\, mu|mainram_rtl_0_bypass[15], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[14]\, mu|mainram_rtl_0_bypass[14], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[13]~feeder\, mu|mainram_rtl_0_bypass[13]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[13]\, mu|mainram_rtl_0_bypass[13], final_project, 1
instance = comp, \mu|mainram~3\, mu|mainram~3, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[7]\, mu|mainram_rtl_0_bypass[7], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[8]~feeder\, mu|mainram_rtl_0_bypass[8]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[8]\, mu|mainram_rtl_0_bypass[8], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[6]\, mu|mainram_rtl_0_bypass[6], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[5]\, mu|mainram_rtl_0_bypass[5], final_project, 1
instance = comp, \mu|mainram~1\, mu|mainram~1, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[3]\, mu|mainram_rtl_0_bypass[3], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[1]~feeder\, mu|mainram_rtl_0_bypass[1]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[1]\, mu|mainram_rtl_0_bypass[1], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[2]\, mu|mainram_rtl_0_bypass[2], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[4]~feeder\, mu|mainram_rtl_0_bypass[4]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[4]\, mu|mainram_rtl_0_bypass[4], final_project, 1
instance = comp, \mu|mainram~0\, mu|mainram~0, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[11]~feeder\, mu|mainram_rtl_0_bypass[11]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[11]\, mu|mainram_rtl_0_bypass[11], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[9]~feeder\, mu|mainram_rtl_0_bypass[9]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[9]\, mu|mainram_rtl_0_bypass[9], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[10]\, mu|mainram_rtl_0_bypass[10], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[12]~feeder\, mu|mainram_rtl_0_bypass[12]~feeder, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[12]\, mu|mainram_rtl_0_bypass[12], final_project, 1
instance = comp, \mu|mainram~2\, mu|mainram~2, final_project, 1
instance = comp, \mu|mainram~4\, mu|mainram~4, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[0]~0\, mu|mainram_rtl_0_bypass[0]~0, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[0]\, mu|mainram_rtl_0_bypass[0], final_project, 1
instance = comp, \mu|mainram~10\, mu|mainram~10, final_project, 1
instance = comp, \z80|i_tv80_core|do~7\, z80|i_tv80_core|do~7, final_project, 1
instance = comp, \z80|i_tv80_core|do[0]\, z80|i_tv80_core|do[0], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[33]\, mu|mainram_rtl_0_bypass[33], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a24\, mu|mainram_rtl_0|auto_generated|ram_block1a24, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a16\, mu|mainram_rtl_0|auto_generated|ram_block1a16, final_project, 1
instance = comp, \mu|z80_din[0]~1\, mu|z80_din[0]~1, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a8\, mu|mainram_rtl_0|auto_generated|ram_block1a8, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a0\, mu|mainram_rtl_0|auto_generated|ram_block1a0, final_project, 1
instance = comp, \mu|z80_din[0]~0\, mu|z80_din[0]~0, final_project, 1
instance = comp, \mu|z80_din[0]~2\, mu|z80_din[0]~2, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a40\, mu|mainram_rtl_0|auto_generated|ram_block1a40, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a32\, mu|mainram_rtl_0|auto_generated|ram_block1a32, final_project, 1
instance = comp, \mu|z80_din[0]~3\, mu|z80_din[0]~3, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a48\, mu|mainram_rtl_0|auto_generated|ram_block1a48, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a56\, mu|mainram_rtl_0|auto_generated|ram_block1a56, final_project, 1
instance = comp, \mu|z80_din[0]~4\, mu|z80_din[0]~4, final_project, 1
instance = comp, \mu|z80_din[0]~5\, mu|z80_din[0]~5, final_project, 1
instance = comp, \mu|z80_din[0]~6\, mu|z80_din[0]~6, final_project, 1
instance = comp, \mu|bootrom~20\, mu|bootrom~20, final_project, 1
instance = comp, \mu|bootrom~21\, mu|bootrom~21, final_project, 1
instance = comp, \mu|bootrom~22\, mu|bootrom~22, final_project, 1
instance = comp, \mu|bootrom~19\, mu|bootrom~19, final_project, 1
instance = comp, \mu|bootrom~23\, mu|bootrom~23, final_project, 1
instance = comp, \mu|bootrom~24\, mu|bootrom~24, final_project, 1
instance = comp, \mu|bootrom~4\, mu|bootrom~4, final_project, 1
instance = comp, \mu|bootrom~1\, mu|bootrom~1, final_project, 1
instance = comp, \mu|bootrom~2\, mu|bootrom~2, final_project, 1
instance = comp, \mu|bootrom~3\, mu|bootrom~3, final_project, 1
instance = comp, \mu|bootrom~0\, mu|bootrom~0, final_project, 1
instance = comp, \mu|bootrom~5\, mu|bootrom~5, final_project, 1
instance = comp, \mu|bootrom~13\, mu|bootrom~13, final_project, 1
instance = comp, \mu|bootrom~14\, mu|bootrom~14, final_project, 1
instance = comp, \mu|bootrom~15\, mu|bootrom~15, final_project, 1
instance = comp, \mu|bootrom~16\, mu|bootrom~16, final_project, 1
instance = comp, \mu|bootrom~12\, mu|bootrom~12, final_project, 1
instance = comp, \mu|bootrom~17\, mu|bootrom~17, final_project, 1
instance = comp, \mu|bootrom~8\, mu|bootrom~8, final_project, 1
instance = comp, \mu|bootrom~7\, mu|bootrom~7, final_project, 1
instance = comp, \mu|bootrom~9\, mu|bootrom~9, final_project, 1
instance = comp, \mu|bootrom~6\, mu|bootrom~6, final_project, 1
instance = comp, \mu|bootrom~10\, mu|bootrom~10, final_project, 1
instance = comp, \mu|bootrom~11\, mu|bootrom~11, final_project, 1
instance = comp, \mu|bootrom~18\, mu|bootrom~18, final_project, 1
instance = comp, \mu|bootrom~25\, mu|bootrom~25, final_project, 1
instance = comp, \z80|di_reg~4\, z80|di_reg~4, final_project, 1
instance = comp, \z80|di_reg[0]\, z80|di_reg[0], final_project, 1
instance = comp, \z80|i_tv80_core|PC16_B[0]~7\, z80|i_tv80_core|PC16_B[0]~7, final_project, 1
instance = comp, \z80|i_tv80_core|PC~31\, z80|i_tv80_core|PC~31, final_project, 1
instance = comp, \z80|i_tv80_core|PC~32\, z80|i_tv80_core|PC~32, final_project, 1
instance = comp, \z80|i_tv80_core|PC[0]\, z80|i_tv80_core|PC[0], final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~0\, z80|i_tv80_core|Mux33~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~1\, z80|i_tv80_core|Mux33~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~6\, z80|i_tv80_core|Mux33~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~7\, z80|i_tv80_core|Mux33~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~3\, z80|i_tv80_core|Mux33~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~4\, z80|i_tv80_core|Mux33~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~5\, z80|i_tv80_core|Mux33~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~8\, z80|i_tv80_core|Mux33~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~9\, z80|i_tv80_core|Mux33~9, final_project, 1
instance = comp, \z80|i_tv80_core|Mux33~11\, z80|i_tv80_core|Mux33~11, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[0]\, z80|i_tv80_core|BusB[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~0\, z80|i_tv80_core|i_alu|Q_t~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux17~0\, z80|i_tv80_core|i_alu|Mux17~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux17~1\, z80|i_tv80_core|i_alu|Mux17~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux17~2\, z80|i_tv80_core|i_alu|Mux17~2, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~0\, z80|i_tv80_core|Save_Mux[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~1\, z80|i_tv80_core|Save_Mux[0]~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~1\, z80|i_tv80_core|i_alu|Q_t~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux7~0\, z80|i_tv80_core|i_alu|Mux7~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux7~1\, z80|i_tv80_core|i_alu|Mux7~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~4\, z80|i_tv80_core|Save_Mux[0]~4, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~5\, z80|i_tv80_core|Save_Mux[0]~5, final_project, 1
instance = comp, \z80|i_tv80_core|do~0\, z80|i_tv80_core|do~0, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[0]~6\, z80|i_tv80_core|Save_Mux[0]~6, final_project, 1
instance = comp, \z80|i_tv80_core|SP~29\, z80|i_tv80_core|SP~29, final_project, 1
instance = comp, \z80|i_tv80_core|SP~30\, z80|i_tv80_core|SP~30, final_project, 1
instance = comp, \z80|i_tv80_core|SP[8]~39\, z80|i_tv80_core|SP[8]~39, final_project, 1
instance = comp, \z80|i_tv80_core|SP[8]\, z80|i_tv80_core|SP[8], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[8]~6\, z80|i_tv80_core|SP16_A[8]~6, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[9]~18\, z80|i_tv80_core|SP16[9]~18, final_project, 1
instance = comp, \z80|i_tv80_core|SP~31\, z80|i_tv80_core|SP~31, final_project, 1
instance = comp, \z80|i_tv80_core|SP~32\, z80|i_tv80_core|SP~32, final_project, 1
instance = comp, \z80|i_tv80_core|SP[9]\, z80|i_tv80_core|SP[9], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[9]~5\, z80|i_tv80_core|SP16_A[9]~5, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[10]~20\, z80|i_tv80_core|SP16[10]~20, final_project, 1
instance = comp, \z80|i_tv80_core|SP~33\, z80|i_tv80_core|SP~33, final_project, 1
instance = comp, \z80|i_tv80_core|SP~34\, z80|i_tv80_core|SP~34, final_project, 1
instance = comp, \z80|i_tv80_core|SP[10]\, z80|i_tv80_core|SP[10], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[10]~4\, z80|i_tv80_core|SP16_A[10]~4, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[11]~22\, z80|i_tv80_core|SP16[11]~22, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~11\, z80|i_tv80_core|TmpAddr~11, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[11]\, z80|i_tv80_core|TmpAddr[11], final_project, 1
instance = comp, \z80|i_tv80_core|PC~53\, z80|i_tv80_core|PC~53, final_project, 1
instance = comp, \z80|i_tv80_core|PC~54\, z80|i_tv80_core|PC~54, final_project, 1
instance = comp, \z80|i_tv80_core|PC[11]\, z80|i_tv80_core|PC[11], final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~5\, z80|i_tv80_core|Mux30~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~6\, z80|i_tv80_core|Mux30~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~4\, z80|i_tv80_core|Mux30~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~2\, z80|i_tv80_core|Mux30~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~3\, z80|i_tv80_core|Mux30~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~7\, z80|i_tv80_core|Mux30~7, final_project, 1
instance = comp, \z80|i_tv80_core|F~31\, z80|i_tv80_core|F~31, final_project, 1
instance = comp, \z80|i_tv80_core|F[3]\, z80|i_tv80_core|F[3], final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~0\, z80|i_tv80_core|Mux30~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~1\, z80|i_tv80_core|Mux30~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~8\, z80|i_tv80_core|Mux30~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux30~9\, z80|i_tv80_core|Mux30~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[3]\, z80|i_tv80_core|BusB[3], final_project, 1
instance = comp, \z80|i_tv80_core|do~11\, z80|i_tv80_core|do~11, final_project, 1
instance = comp, \z80|i_tv80_core|do[3]\, z80|i_tv80_core|do[3], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a35\, mu|mainram_rtl_0|auto_generated|ram_block1a35, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a43\, mu|mainram_rtl_0|auto_generated|ram_block1a43, final_project, 1
instance = comp, \mu|z80_din[3]~27\, mu|z80_din[3]~27, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a19\, mu|mainram_rtl_0|auto_generated|ram_block1a19, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a27\, mu|mainram_rtl_0|auto_generated|ram_block1a27, final_project, 1
instance = comp, \mu|z80_din[3]~25\, mu|z80_din[3]~25, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a11\, mu|mainram_rtl_0|auto_generated|ram_block1a11, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a3\, mu|mainram_rtl_0|auto_generated|ram_block1a3, final_project, 1
instance = comp, \mu|z80_din[3]~24\, mu|z80_din[3]~24, final_project, 1
instance = comp, \mu|z80_din[3]~26\, mu|z80_din[3]~26, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a59\, mu|mainram_rtl_0|auto_generated|ram_block1a59, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a51\, mu|mainram_rtl_0|auto_generated|ram_block1a51, final_project, 1
instance = comp, \mu|z80_din[3]~28\, mu|z80_din[3]~28, final_project, 1
instance = comp, \mu|z80_din[3]~29\, mu|z80_din[3]~29, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[36]\, mu|mainram_rtl_0_bypass[36], final_project, 1
instance = comp, \mu|z80_din[3]~30\, mu|z80_din[3]~30, final_project, 1
instance = comp, \z80|di_reg~7\, z80|di_reg~7, final_project, 1
instance = comp, \z80|di_reg[3]\, z80|di_reg[3], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~4\, z80|i_tv80_core|i_alu|Decoder0~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~6\, z80|i_tv80_core|i_alu|Q_t~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux14~0\, z80|i_tv80_core|i_alu|Mux14~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux14~1\, z80|i_tv80_core|i_alu|Mux14~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[3]~17\, z80|i_tv80_core|Save_Mux[3]~17, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[3]~18\, z80|i_tv80_core|Save_Mux[3]~18, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux4~0\, z80|i_tv80_core|i_alu|Mux4~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux4~1\, z80|i_tv80_core|i_alu|Mux4~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[3]~19\, z80|i_tv80_core|Save_Mux[3]~19, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~7\, z80|i_tv80_core|i_alu|Q_t~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~8\, z80|i_tv80_core|i_alu|DAA_Q~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~9\, z80|i_tv80_core|i_alu|DAA_Q~9, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[3]~20\, z80|i_tv80_core|Save_Mux[3]~20, final_project, 1
instance = comp, \z80|i_tv80_core|do~3\, z80|i_tv80_core|do~3, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[3]~21\, z80|i_tv80_core|Save_Mux[3]~21, final_project, 1
instance = comp, \z80|i_tv80_core|SP~35\, z80|i_tv80_core|SP~35, final_project, 1
instance = comp, \z80|i_tv80_core|SP~36\, z80|i_tv80_core|SP~36, final_project, 1
instance = comp, \z80|i_tv80_core|SP[11]\, z80|i_tv80_core|SP[11], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[11]~3\, z80|i_tv80_core|SP16_A[11]~3, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[12]~24\, z80|i_tv80_core|SP16[12]~24, final_project, 1
instance = comp, \z80|i_tv80_core|SP~37\, z80|i_tv80_core|SP~37, final_project, 1
instance = comp, \z80|i_tv80_core|SP~38\, z80|i_tv80_core|SP~38, final_project, 1
instance = comp, \z80|i_tv80_core|SP[12]\, z80|i_tv80_core|SP[12], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[12]~2\, z80|i_tv80_core|SP16_A[12]~2, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[13]~26\, z80|i_tv80_core|SP16[13]~26, final_project, 1
instance = comp, \z80|i_tv80_core|SP~11\, z80|i_tv80_core|SP~11, final_project, 1
instance = comp, \z80|i_tv80_core|SP~12\, z80|i_tv80_core|SP~12, final_project, 1
instance = comp, \z80|i_tv80_core|SP[13]\, z80|i_tv80_core|SP[13], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[13]~1\, z80|i_tv80_core|SP16_A[13]~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[14]~28\, z80|i_tv80_core|SP16[14]~28, final_project, 1
instance = comp, \z80|i_tv80_core|SP~4\, z80|i_tv80_core|SP~4, final_project, 1
instance = comp, \z80|i_tv80_core|SP~5\, z80|i_tv80_core|SP~5, final_project, 1
instance = comp, \z80|i_tv80_core|SP[14]\, z80|i_tv80_core|SP[14], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_A[14]~0\, z80|i_tv80_core|SP16_A[14]~0, final_project, 1
instance = comp, \z80|i_tv80_core|SP16[15]~30\, z80|i_tv80_core|SP16[15]~30, final_project, 1
instance = comp, \z80|i_tv80_core|SP~9\, z80|i_tv80_core|SP~9, final_project, 1
instance = comp, \z80|i_tv80_core|SP~10\, z80|i_tv80_core|SP~10, final_project, 1
instance = comp, \z80|i_tv80_core|SP[15]\, z80|i_tv80_core|SP[15], final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~34\, z80|i_tv80_core|TmpAddr~34, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[15]\, z80|i_tv80_core|TmpAddr[15], final_project, 1
instance = comp, \z80|i_tv80_core|Add0~26\, z80|i_tv80_core|Add0~26, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~28\, z80|i_tv80_core|Add0~28, final_project, 1
instance = comp, \z80|i_tv80_core|Add0~30\, z80|i_tv80_core|Add0~30, final_project, 1
instance = comp, \z80|i_tv80_core|A~24\, z80|i_tv80_core|A~24, final_project, 1
instance = comp, \z80|i_tv80_core|A~25\, z80|i_tv80_core|A~25, final_project, 1
instance = comp, \z80|i_tv80_core|A~26\, z80|i_tv80_core|A~26, final_project, 1
instance = comp, \z80|i_tv80_core|A~27\, z80|i_tv80_core|A~27, final_project, 1
instance = comp, \z80|i_tv80_core|A~105\, z80|i_tv80_core|A~105, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|address_reg_b[2]\, mu|mainram_rtl_0|auto_generated|address_reg_b[2], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~5\, z80|i_tv80_core|i_alu|Decoder0~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux13~0\, z80|i_tv80_core|i_alu|Mux13~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux13~1\, z80|i_tv80_core|i_alu|Mux13~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~8\, z80|i_tv80_core|i_alu|Q_t~8, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[4]~22\, z80|i_tv80_core|Save_Mux[4]~22, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[4]~23\, z80|i_tv80_core|Save_Mux[4]~23, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux3~0\, z80|i_tv80_core|i_alu|Mux3~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux3~1\, z80|i_tv80_core|i_alu|Mux3~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~10\, z80|i_tv80_core|i_alu|DAA_Q~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~28\, z80|i_tv80_core|i_alu|DAA_Q~28, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[4]~24\, z80|i_tv80_core|Save_Mux[4]~24, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[4]~25\, z80|i_tv80_core|Save_Mux[4]~25, final_project, 1
instance = comp, \z80|i_tv80_core|do~4\, z80|i_tv80_core|do~4, final_project, 1
instance = comp, \z80|i_tv80_core|do~12\, z80|i_tv80_core|do~12, final_project, 1
instance = comp, \z80|i_tv80_core|do[4]\, z80|i_tv80_core|do[4], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a36\, mu|mainram_rtl_0|auto_generated|ram_block1a36, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a44\, mu|mainram_rtl_0|auto_generated|ram_block1a44, final_project, 1
instance = comp, \mu|z80_din[4]~35\, mu|z80_din[4]~35, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a12\, mu|mainram_rtl_0|auto_generated|ram_block1a12, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a4\, mu|mainram_rtl_0|auto_generated|ram_block1a4, final_project, 1
instance = comp, \mu|z80_din[4]~32\, mu|z80_din[4]~32, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a20\, mu|mainram_rtl_0|auto_generated|ram_block1a20, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a28\, mu|mainram_rtl_0|auto_generated|ram_block1a28, final_project, 1
instance = comp, \mu|z80_din[4]~33\, mu|z80_din[4]~33, final_project, 1
instance = comp, \mu|z80_din[4]~34\, mu|z80_din[4]~34, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a52\, mu|mainram_rtl_0|auto_generated|ram_block1a52, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a60\, mu|mainram_rtl_0|auto_generated|ram_block1a60, final_project, 1
instance = comp, \mu|z80_din[4]~36\, mu|z80_din[4]~36, final_project, 1
instance = comp, \mu|z80_din[4]~37\, mu|z80_din[4]~37, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[37]\, mu|mainram_rtl_0_bypass[37], final_project, 1
instance = comp, \mu|z80_din[4]~38\, mu|z80_din[4]~38, final_project, 1
instance = comp, \mu|bootrom~106\, mu|bootrom~106, final_project, 1
instance = comp, \mu|bootrom~104\, mu|bootrom~104, final_project, 1
instance = comp, \mu|bootrom~103\, mu|bootrom~103, final_project, 1
instance = comp, \mu|bootrom~105\, mu|bootrom~105, final_project, 1
instance = comp, \mu|bootrom~102\, mu|bootrom~102, final_project, 1
instance = comp, \mu|bootrom~107\, mu|bootrom~107, final_project, 1
instance = comp, \mu|bootrom~124\, mu|bootrom~124, final_project, 1
instance = comp, \mu|bootrom~122\, mu|bootrom~122, final_project, 1
instance = comp, \mu|bootrom~121\, mu|bootrom~121, final_project, 1
instance = comp, \mu|bootrom~123\, mu|bootrom~123, final_project, 1
instance = comp, \mu|bootrom~125\, mu|bootrom~125, final_project, 1
instance = comp, \mu|bootrom~116\, mu|bootrom~116, final_project, 1
instance = comp, \mu|bootrom~115\, mu|bootrom~115, final_project, 1
instance = comp, \mu|bootrom~117\, mu|bootrom~117, final_project, 1
instance = comp, \mu|bootrom~114\, mu|bootrom~114, final_project, 1
instance = comp, \mu|bootrom~118\, mu|bootrom~118, final_project, 1
instance = comp, \mu|bootrom~119\, mu|bootrom~119, final_project, 1
instance = comp, \mu|bootrom~110\, mu|bootrom~110, final_project, 1
instance = comp, \mu|bootrom~109\, mu|bootrom~109, final_project, 1
instance = comp, \mu|bootrom~111\, mu|bootrom~111, final_project, 1
instance = comp, \mu|bootrom~108\, mu|bootrom~108, final_project, 1
instance = comp, \mu|bootrom~112\, mu|bootrom~112, final_project, 1
instance = comp, \mu|bootrom~113\, mu|bootrom~113, final_project, 1
instance = comp, \mu|bootrom~120\, mu|bootrom~120, final_project, 1
instance = comp, \mu|bootrom~126\, mu|bootrom~126, final_project, 1
instance = comp, \z80|di_reg~8\, z80|di_reg~8, final_project, 1
instance = comp, \z80|di_reg[4]\, z80|di_reg[4], final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~4\, z80|i_tv80_core|Mux29~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~7\, z80|i_tv80_core|Mux29~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~0\, z80|i_tv80_core|Mux29~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~1\, z80|i_tv80_core|Mux29~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~8\, z80|i_tv80_core|Mux29~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux29~9\, z80|i_tv80_core|Mux29~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[4]\, z80|i_tv80_core|BusB[4], final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[4]~26\, z80|i_tv80_core|Save_Mux[4]~26, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[4]~8\, z80|i_tv80_core|ID16[4]~8, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~4\, z80|i_tv80_core|RegDIL~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][4]\, z80|i_tv80_core|i_reg|RegsL[1][4], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux11~0\, z80|i_tv80_core|i_reg|Mux11~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux11~1\, z80|i_tv80_core|i_reg|Mux11~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[5]~10\, z80|i_tv80_core|ID16[5]~10, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~6\, z80|i_tv80_core|RegDIL~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][6]\, z80|i_tv80_core|i_reg|RegsL[0][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux41~0\, z80|i_tv80_core|i_reg|Mux41~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux41~1\, z80|i_tv80_core|i_reg|Mux41~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP~25\, z80|i_tv80_core|SP~25, final_project, 1
instance = comp, \z80|i_tv80_core|SP~26\, z80|i_tv80_core|SP~26, final_project, 1
instance = comp, \z80|i_tv80_core|SP[6]\, z80|i_tv80_core|SP[6], final_project, 1
instance = comp, \z80|i_tv80_core|Mux35~2\, z80|i_tv80_core|Mux35~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux35~0\, z80|i_tv80_core|Mux35~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux35~1\, z80|i_tv80_core|Mux35~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux35~3\, z80|i_tv80_core|Mux35~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[6]\, z80|i_tv80_core|BusA[6], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~15\, z80|i_tv80_core|i_alu|DAA_Q~15, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~14\, z80|i_tv80_core|i_alu|DAA_Q~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|LessThan0~0\, z80|i_tv80_core|i_alu|LessThan0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~13\, z80|i_tv80_core|i_alu|DAA_Q~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~17\, z80|i_tv80_core|i_alu|DAA_Q~17, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~18\, z80|i_tv80_core|i_alu|DAA_Q~18, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux~28\, z80|i_tv80_core|Save_Mux~28, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~9\, z80|i_tv80_core|i_alu|Q_t~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux21~0\, z80|i_tv80_core|i_alu|Mux21~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux21~1\, z80|i_tv80_core|i_alu|Mux21~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux~29\, z80|i_tv80_core|Save_Mux~29, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux~27\, z80|i_tv80_core|Save_Mux~27, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux~30\, z80|i_tv80_core|Save_Mux~30, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[5]~31\, z80|i_tv80_core|Save_Mux[5]~31, final_project, 1
instance = comp, \z80|i_tv80_core|ACC~7\, z80|i_tv80_core|ACC~7, final_project, 1
instance = comp, \z80|i_tv80_core|ACC[5]\, z80|i_tv80_core|ACC[5], final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~4\, z80|i_tv80_core|Mux28~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~5\, z80|i_tv80_core|Mux28~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~6\, z80|i_tv80_core|Mux28~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~2\, z80|i_tv80_core|Mux28~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~3\, z80|i_tv80_core|Mux28~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~7\, z80|i_tv80_core|Mux28~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~0\, z80|i_tv80_core|Mux28~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~1\, z80|i_tv80_core|Mux28~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~8\, z80|i_tv80_core|Mux28~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux28~9\, z80|i_tv80_core|Mux28~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[5]\, z80|i_tv80_core|BusB[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~3\, z80|i_tv80_core|i_alu|Q_t~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~2\, z80|i_tv80_core|i_alu|Q_t~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux16~0\, z80|i_tv80_core|i_alu|Mux16~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux16~1\, z80|i_tv80_core|i_alu|Mux16~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[1]~7\, z80|i_tv80_core|Save_Mux[1]~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Decoder0~2\, z80|i_tv80_core|i_alu|Decoder0~2, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[1]~8\, z80|i_tv80_core|Save_Mux[1]~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux6~0\, z80|i_tv80_core|i_alu|Mux6~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux6~1\, z80|i_tv80_core|i_alu|Mux6~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[1]~9\, z80|i_tv80_core|Save_Mux[1]~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~4\, z80|i_tv80_core|i_alu|DAA_Q~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~5\, z80|i_tv80_core|i_alu|DAA_Q~5, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[1]~10\, z80|i_tv80_core|Save_Mux[1]~10, final_project, 1
instance = comp, \z80|i_tv80_core|do~1\, z80|i_tv80_core|do~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[1]~11\, z80|i_tv80_core|Save_Mux[1]~11, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[1]~2\, z80|i_tv80_core|ID16[1]~2, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~1\, z80|i_tv80_core|RegDIL~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][1]\, z80|i_tv80_core|i_reg|RegsL[1][1], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux14~0\, z80|i_tv80_core|i_reg|Mux14~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux14~1\, z80|i_tv80_core|i_reg|Mux14~1, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~2\, z80|i_tv80_core|RegDIL~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[0][2]\, z80|i_tv80_core|i_reg|RegsL[0][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux45~0\, z80|i_tv80_core|i_reg|Mux45~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux45~1\, z80|i_tv80_core|i_reg|Mux45~1, final_project, 1
instance = comp, \z80|i_tv80_core|SP~17\, z80|i_tv80_core|SP~17, final_project, 1
instance = comp, \z80|i_tv80_core|SP~18\, z80|i_tv80_core|SP~18, final_project, 1
instance = comp, \z80|i_tv80_core|SP[2]\, z80|i_tv80_core|SP[2], final_project, 1
instance = comp, \z80|i_tv80_core|F~24\, z80|i_tv80_core|F~24, final_project, 1
instance = comp, \z80|i_tv80_core|F~25\, z80|i_tv80_core|F~25, final_project, 1
instance = comp, \z80|i_tv80_core|F~26\, z80|i_tv80_core|F~26, final_project, 1
instance = comp, \z80|i_tv80_core|F[2]\, z80|i_tv80_core|F[2], final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~0\, z80|i_tv80_core|Mux31~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~1\, z80|i_tv80_core|Mux31~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~5\, z80|i_tv80_core|Mux31~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~6\, z80|i_tv80_core|Mux31~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~2\, z80|i_tv80_core|Mux31~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~3\, z80|i_tv80_core|Mux31~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~4\, z80|i_tv80_core|Mux31~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~7\, z80|i_tv80_core|Mux31~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~8\, z80|i_tv80_core|Mux31~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux31~9\, z80|i_tv80_core|Mux31~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[2]\, z80|i_tv80_core|BusB[2], final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[2]~16\, z80|i_tv80_core|Save_Mux[2]~16, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[10]~20\, z80|i_tv80_core|ID16[10]~20, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~6\, z80|i_tv80_core|RegDIH~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][2]\, z80|i_tv80_core|i_reg|RegsH[0][2], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux5~0\, z80|i_tv80_core|i_reg|Mux5~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux5~1\, z80|i_tv80_core|i_reg|Mux5~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[11]~22\, z80|i_tv80_core|ID16[11]~22, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~7\, z80|i_tv80_core|RegDIH~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][3]\, z80|i_tv80_core|i_reg|RegsH[2][3], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux4~0\, z80|i_tv80_core|i_reg|Mux4~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux4~1\, z80|i_tv80_core|i_reg|Mux4~1, final_project, 1
instance = comp, \z80|i_tv80_core|ID16[12]~24\, z80|i_tv80_core|ID16[12]~24, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~0\, z80|i_tv80_core|RegDIH~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[2][4]\, z80|i_tv80_core|i_reg|RegsH[2][4], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux3~0\, z80|i_tv80_core|i_reg|Mux3~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux3~1\, z80|i_tv80_core|i_reg|Mux3~1, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~1\, z80|i_tv80_core|RegDIH~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[3][5]\, z80|i_tv80_core|i_reg|RegsH[3][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux2~0\, z80|i_tv80_core|i_reg|Mux2~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux2~1\, z80|i_tv80_core|i_reg|Mux2~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux36~0\, z80|i_tv80_core|Mux36~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux36~1\, z80|i_tv80_core|Mux36~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux36~2\, z80|i_tv80_core|Mux36~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux36~3\, z80|i_tv80_core|Mux36~3, final_project, 1
instance = comp, \z80|i_tv80_core|BusA[5]\, z80|i_tv80_core|BusA[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~11\, z80|i_tv80_core|i_alu|DAA_Q~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~20\, z80|i_tv80_core|i_alu|DAA_Q~20, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~21\, z80|i_tv80_core|i_alu|DAA_Q~21, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~10\, z80|i_tv80_core|i_alu|Q_t~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux11~0\, z80|i_tv80_core|i_alu|Mux11~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux11~1\, z80|i_tv80_core|i_alu|Mux11~1, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[6]~32\, z80|i_tv80_core|Save_Mux[6]~32, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[6]~33\, z80|i_tv80_core|Save_Mux[6]~33, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux1~2\, z80|i_tv80_core|i_alu|Mux1~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux1~3\, z80|i_tv80_core|i_alu|Mux1~3, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[6]~34\, z80|i_tv80_core|Save_Mux[6]~34, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[6]~35\, z80|i_tv80_core|Save_Mux[6]~35, final_project, 1
instance = comp, \z80|i_tv80_core|do~5\, z80|i_tv80_core|do~5, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[6]~36\, z80|i_tv80_core|Save_Mux[6]~36, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIH~2\, z80|i_tv80_core|RegDIH~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsH[0][6]\, z80|i_tv80_core|i_reg|RegsH[0][6], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux33~0\, z80|i_tv80_core|i_reg|Mux33~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux33~1\, z80|i_tv80_core|i_reg|Mux33~1, final_project, 1
instance = comp, \z80|i_tv80_core|A~14\, z80|i_tv80_core|A~14, final_project, 1
instance = comp, \z80|i_tv80_core|A~15\, z80|i_tv80_core|A~15, final_project, 1
instance = comp, \z80|i_tv80_core|A~22\, z80|i_tv80_core|A~22, final_project, 1
instance = comp, \z80|i_tv80_core|A~23\, z80|i_tv80_core|A~23, final_project, 1
instance = comp, \z80|i_tv80_core|A~104\, z80|i_tv80_core|A~104, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|address_reg_b[1]\, mu|mainram_rtl_0|auto_generated|address_reg_b[1], final_project, 1
instance = comp, \z80|i_tv80_core|do~14\, z80|i_tv80_core|do~14, final_project, 1
instance = comp, \z80|i_tv80_core|do[6]\, z80|i_tv80_core|do[6], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a38\, mu|mainram_rtl_0|auto_generated|ram_block1a38, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a46\, mu|mainram_rtl_0|auto_generated|ram_block1a46, final_project, 1
instance = comp, \mu|z80_din[6]~52\, mu|z80_din[6]~52, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a54\, mu|mainram_rtl_0|auto_generated|ram_block1a54, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a62\, mu|mainram_rtl_0|auto_generated|ram_block1a62, final_project, 1
instance = comp, \mu|z80_din[6]~51\, mu|z80_din[6]~51, final_project, 1
instance = comp, \mu|z80_din[6]~53\, mu|z80_din[6]~53, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a14\, mu|mainram_rtl_0|auto_generated|ram_block1a14, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a6\, mu|mainram_rtl_0|auto_generated|ram_block1a6, final_project, 1
instance = comp, \mu|z80_din[6]~48\, mu|z80_din[6]~48, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a22\, mu|mainram_rtl_0|auto_generated|ram_block1a22, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a30\, mu|mainram_rtl_0|auto_generated|ram_block1a30, final_project, 1
instance = comp, \mu|z80_din[6]~49\, mu|z80_din[6]~49, final_project, 1
instance = comp, \mu|z80_din[6]~50\, mu|z80_din[6]~50, final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[39]\, mu|mainram_rtl_0_bypass[39], final_project, 1
instance = comp, \mu|z80_din[6]~54\, mu|z80_din[6]~54, final_project, 1
instance = comp, \z80|di_reg~0\, z80|di_reg~0, final_project, 1
instance = comp, \z80|di_reg[6]\, z80|di_reg[6], final_project, 1
instance = comp, \z80|i_tv80_core|SP16_B[6]~1\, z80|i_tv80_core|SP16_B[6]~1, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~24\, z80|i_tv80_core|TmpAddr~24, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[6]\, z80|i_tv80_core|TmpAddr[6], final_project, 1
instance = comp, \z80|i_tv80_core|A~68\, z80|i_tv80_core|A~68, final_project, 1
instance = comp, \z80|i_tv80_core|A~69\, z80|i_tv80_core|A~69, final_project, 1
instance = comp, \z80|i_tv80_core|A~70\, z80|i_tv80_core|A~70, final_project, 1
instance = comp, \z80|i_tv80_core|A~71\, z80|i_tv80_core|A~71, final_project, 1
instance = comp, \z80|i_tv80_core|A~72\, z80|i_tv80_core|A~72, final_project, 1
instance = comp, \z80|i_tv80_core|A[6]\, z80|i_tv80_core|A[6], final_project, 1
instance = comp, \mu|bootrom~165\, mu|bootrom~165, final_project, 1
instance = comp, \mu|bootrom~167\, mu|bootrom~167, final_project, 1
instance = comp, \mu|bootrom~166\, mu|bootrom~166, final_project, 1
instance = comp, \mu|bootrom~168\, mu|bootrom~168, final_project, 1
instance = comp, \mu|bootrom~169\, mu|bootrom~169, final_project, 1
instance = comp, \mu|bootrom~170\, mu|bootrom~170, final_project, 1
instance = comp, \mu|bootrom~160\, mu|bootrom~160, final_project, 1
instance = comp, \mu|bootrom~161\, mu|bootrom~161, final_project, 1
instance = comp, \mu|bootrom~162\, mu|bootrom~162, final_project, 1
instance = comp, \mu|bootrom~163\, mu|bootrom~163, final_project, 1
instance = comp, \mu|bootrom~159\, mu|bootrom~159, final_project, 1
instance = comp, \mu|bootrom~164\, mu|bootrom~164, final_project, 1
instance = comp, \mu|bootrom~171\, mu|bootrom~171, final_project, 1
instance = comp, \mu|bootrom~155\, mu|bootrom~155, final_project, 1
instance = comp, \mu|bootrom~154\, mu|bootrom~154, final_project, 1
instance = comp, \mu|bootrom~156\, mu|bootrom~156, final_project, 1
instance = comp, \mu|bootrom~153\, mu|bootrom~153, final_project, 1
instance = comp, \mu|bootrom~157\, mu|bootrom~157, final_project, 1
instance = comp, \mu|bootrom~158\, mu|bootrom~158, final_project, 1
instance = comp, \mu|bootrom~176\, mu|bootrom~176, final_project, 1
instance = comp, \mu|bootrom~173\, mu|bootrom~173, final_project, 1
instance = comp, \mu|bootrom~174\, mu|bootrom~174, final_project, 1
instance = comp, \mu|bootrom~175\, mu|bootrom~175, final_project, 1
instance = comp, \mu|bootrom~172\, mu|bootrom~172, final_project, 1
instance = comp, \mu|bootrom~177\, mu|bootrom~177, final_project, 1
instance = comp, \mu|bootrom~178\, mu|bootrom~178, final_project, 1
instance = comp, \mu|z80_din[6]~55\, mu|z80_din[6]~55, final_project, 1
instance = comp, \z80|i_tv80_core|IR~3\, z80|i_tv80_core|IR~3, final_project, 1
instance = comp, \z80|i_tv80_core|IR[6]\, z80|i_tv80_core|IR[6], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~9\, z80|i_tv80_core|i_mcode|Decoder2~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|I_DJNZ~5\, z80|i_tv80_core|i_mcode|I_DJNZ~5, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~16\, z80|i_tv80_core|TmpAddr~16, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~35\, z80|i_tv80_core|TmpAddr~35, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~17\, z80|i_tv80_core|TmpAddr~17, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~18\, z80|i_tv80_core|TmpAddr~18, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~19\, z80|i_tv80_core|TmpAddr~19, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~6\, z80|i_tv80_core|i_mcode|Mux5~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~11\, z80|i_tv80_core|i_mcode|TStates~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|LDZ~0\, z80|i_tv80_core|i_mcode|LDZ~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~7\, z80|i_tv80_core|i_mcode|Mux5~7, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~15\, z80|i_tv80_core|TmpAddr~15, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~20\, z80|i_tv80_core|TmpAddr~20, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr~31\, z80|i_tv80_core|TmpAddr~31, final_project, 1
instance = comp, \z80|i_tv80_core|TmpAddr[2]\, z80|i_tv80_core|TmpAddr[2], final_project, 1
instance = comp, \z80|i_tv80_core|A~48\, z80|i_tv80_core|A~48, final_project, 1
instance = comp, \z80|i_tv80_core|A~49\, z80|i_tv80_core|A~49, final_project, 1
instance = comp, \z80|i_tv80_core|A~50\, z80|i_tv80_core|A~50, final_project, 1
instance = comp, \z80|i_tv80_core|A~51\, z80|i_tv80_core|A~51, final_project, 1
instance = comp, \z80|i_tv80_core|A~52\, z80|i_tv80_core|A~52, final_project, 1
instance = comp, \z80|i_tv80_core|A[2]\, z80|i_tv80_core|A[2], final_project, 1
instance = comp, \mu|bootrom~181\, mu|bootrom~181, final_project, 1
instance = comp, \mu|bootrom~180\, mu|bootrom~180, final_project, 1
instance = comp, \mu|bootrom~182\, mu|bootrom~182, final_project, 1
instance = comp, \mu|bootrom~179\, mu|bootrom~179, final_project, 1
instance = comp, \mu|bootrom~183\, mu|bootrom~183, final_project, 1
instance = comp, \mu|bootrom~184\, mu|bootrom~184, final_project, 1
instance = comp, \mu|bootrom~192\, mu|bootrom~192, final_project, 1
instance = comp, \mu|bootrom~193\, mu|bootrom~193, final_project, 1
instance = comp, \mu|bootrom~194\, mu|bootrom~194, final_project, 1
instance = comp, \mu|bootrom~195\, mu|bootrom~195, final_project, 1
instance = comp, \mu|bootrom~191\, mu|bootrom~191, final_project, 1
instance = comp, \mu|bootrom~196\, mu|bootrom~196, final_project, 1
instance = comp, \mu|bootrom~189\, mu|bootrom~189, final_project, 1
instance = comp, \mu|bootrom~187\, mu|bootrom~187, final_project, 1
instance = comp, \mu|bootrom~186\, mu|bootrom~186, final_project, 1
instance = comp, \mu|bootrom~188\, mu|bootrom~188, final_project, 1
instance = comp, \mu|bootrom~185\, mu|bootrom~185, final_project, 1
instance = comp, \mu|bootrom~190\, mu|bootrom~190, final_project, 1
instance = comp, \mu|bootrom~197\, mu|bootrom~197, final_project, 1
instance = comp, \mu|bootrom~200\, mu|bootrom~200, final_project, 1
instance = comp, \mu|bootrom~199\, mu|bootrom~199, final_project, 1
instance = comp, \mu|bootrom~201\, mu|bootrom~201, final_project, 1
instance = comp, \mu|bootrom~198\, mu|bootrom~198, final_project, 1
instance = comp, \mu|bootrom~202\, mu|bootrom~202, final_project, 1
instance = comp, \mu|bootrom~203\, mu|bootrom~203, final_project, 1
instance = comp, \mu|bootrom~204\, mu|bootrom~204, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Q_t~11\, z80|i_tv80_core|i_alu|Q_t~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux10~0\, z80|i_tv80_core|i_alu|Mux10~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux10~1\, z80|i_tv80_core|i_alu|Mux10~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux10~2\, z80|i_tv80_core|i_alu|Mux10~2, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~37\, z80|i_tv80_core|Save_Mux[7]~37, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~38\, z80|i_tv80_core|Save_Mux[7]~38, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux0~0\, z80|i_tv80_core|i_alu|Mux0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux0~1\, z80|i_tv80_core|i_alu|Mux0~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~23\, z80|i_tv80_core|i_alu|DAA_Q~23, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~24\, z80|i_tv80_core|i_alu|DAA_Q~24, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~25\, z80|i_tv80_core|i_alu|DAA_Q~25, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~39\, z80|i_tv80_core|Save_Mux[7]~39, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~40\, z80|i_tv80_core|Save_Mux[7]~40, final_project, 1
instance = comp, \z80|i_tv80_core|do~15\, z80|i_tv80_core|do~15, final_project, 1
instance = comp, \z80|i_tv80_core|do~16\, z80|i_tv80_core|do~16, final_project, 1
instance = comp, \z80|i_tv80_core|do[7]\, z80|i_tv80_core|do[7], final_project, 1
instance = comp, \mu|mainram_rtl_0_bypass[40]\, mu|mainram_rtl_0_bypass[40], final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a7\, mu|mainram_rtl_0|auto_generated|ram_block1a7, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a15\, mu|mainram_rtl_0|auto_generated|ram_block1a15, final_project, 1
instance = comp, \mu|z80_din[7]~56\, mu|z80_din[7]~56, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a31\, mu|mainram_rtl_0|auto_generated|ram_block1a31, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a23\, mu|mainram_rtl_0|auto_generated|ram_block1a23, final_project, 1
instance = comp, \mu|z80_din[7]~57\, mu|z80_din[7]~57, final_project, 1
instance = comp, \mu|z80_din[7]~58\, mu|z80_din[7]~58, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a63\, mu|mainram_rtl_0|auto_generated|ram_block1a63, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a55\, mu|mainram_rtl_0|auto_generated|ram_block1a55, final_project, 1
instance = comp, \mu|z80_din[7]~60\, mu|z80_din[7]~60, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a39\, mu|mainram_rtl_0|auto_generated|ram_block1a39, final_project, 1
instance = comp, \mu|mainram_rtl_0|auto_generated|ram_block1a47\, mu|mainram_rtl_0|auto_generated|ram_block1a47, final_project, 1
instance = comp, \mu|z80_din[7]~59\, mu|z80_din[7]~59, final_project, 1
instance = comp, \mu|z80_din[7]~61\, mu|z80_din[7]~61, final_project, 1
instance = comp, \mu|z80_din[7]~62\, mu|z80_din[7]~62, final_project, 1
instance = comp, \z80|di_reg~2\, z80|di_reg~2, final_project, 1
instance = comp, \z80|di_reg[7]\, z80|di_reg[7], final_project, 1
instance = comp, \z80|i_tv80_core|PC16[15]~30\, z80|i_tv80_core|PC16[15]~30, final_project, 1
instance = comp, \z80|i_tv80_core|PC~27\, z80|i_tv80_core|PC~27, final_project, 1
instance = comp, \z80|i_tv80_core|PC~28\, z80|i_tv80_core|PC~28, final_project, 1
instance = comp, \z80|i_tv80_core|PC[15]\, z80|i_tv80_core|PC[15], final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~0\, z80|i_tv80_core|Mux26~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~1\, z80|i_tv80_core|Mux26~1, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~5\, z80|i_tv80_core|Mux26~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~6\, z80|i_tv80_core|Mux26~6, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~4\, z80|i_tv80_core|Mux26~4, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~2\, z80|i_tv80_core|Mux26~2, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~3\, z80|i_tv80_core|Mux26~3, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~7\, z80|i_tv80_core|Mux26~7, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~8\, z80|i_tv80_core|Mux26~8, final_project, 1
instance = comp, \z80|i_tv80_core|Mux26~9\, z80|i_tv80_core|Mux26~9, final_project, 1
instance = comp, \z80|i_tv80_core|BusB[7]\, z80|i_tv80_core|BusB[7], final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~41\, z80|i_tv80_core|Save_Mux[7]~41, final_project, 1
instance = comp, \z80|i_tv80_core|Save_Mux[7]~42\, z80|i_tv80_core|Save_Mux[7]~42, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|DAA_Q~6\, z80|i_tv80_core|i_alu|DAA_Q~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~5\, z80|i_tv80_core|i_alu|Mux27~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~4\, z80|i_tv80_core|i_alu|Mux27~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~26\, z80|i_tv80_core|i_alu|Mux27~26, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~6\, z80|i_tv80_core|i_alu|Mux27~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~27\, z80|i_tv80_core|i_alu|Mux27~27, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~19\, z80|i_tv80_core|i_alu|Mux27~19, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~18\, z80|i_tv80_core|i_alu|Mux27~18, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~20\, z80|i_tv80_core|i_alu|Mux27~20, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~12\, z80|i_tv80_core|i_alu|Mux27~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~13\, z80|i_tv80_core|i_alu|Mux27~13, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~14\, z80|i_tv80_core|i_alu|Mux27~14, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~15\, z80|i_tv80_core|i_alu|Mux27~15, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~11\, z80|i_tv80_core|i_alu|Mux27~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~8\, z80|i_tv80_core|i_alu|Mux27~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~9\, z80|i_tv80_core|i_alu|Mux27~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~10\, z80|i_tv80_core|i_alu|Mux27~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~16\, z80|i_tv80_core|i_alu|Mux27~16, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~7\, z80|i_tv80_core|i_alu|Mux27~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~17\, z80|i_tv80_core|i_alu|Mux27~17, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~21\, z80|i_tv80_core|i_alu|Mux27~21, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~23\, z80|i_tv80_core|i_alu|Mux27~23, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Arith16~1\, z80|i_tv80_core|i_mcode|Arith16~1, final_project, 1
instance = comp, \z80|i_tv80_core|Arith16_r~feeder\, z80|i_tv80_core|Arith16_r~feeder, final_project, 1
instance = comp, \~GND\, ~GND, final_project, 1
instance = comp, \z80|i_tv80_core|Arith16_r\, z80|i_tv80_core|Arith16_r, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~22\, z80|i_tv80_core|i_alu|Mux27~22, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~24\, z80|i_tv80_core|i_alu|Mux27~24, final_project, 1
instance = comp, \z80|i_tv80_core|i_alu|Mux27~25\, z80|i_tv80_core|i_alu|Mux27~25, final_project, 1
instance = comp, \z80|i_tv80_core|F~7\, z80|i_tv80_core|F~7, final_project, 1
instance = comp, \z80|i_tv80_core|F~8\, z80|i_tv80_core|F~8, final_project, 1
instance = comp, \z80|i_tv80_core|F[7]\, z80|i_tv80_core|F[7], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux9~0\, z80|i_tv80_core|i_mcode|Mux9~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector16~0\, z80|i_tv80_core|i_mcode|Selector16~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~4\, z80|i_tv80_core|i_mcode|Selector26~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~0\, z80|i_tv80_core|i_mcode|Selector26~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~1\, z80|i_tv80_core|i_mcode|Selector26~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~2\, z80|i_tv80_core|i_mcode|Selector26~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector26~5\, z80|i_tv80_core|i_mcode|Selector26~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~8\, z80|i_tv80_core|i_mcode|Selector29~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector29~3\, z80|i_tv80_core|i_mcode|Selector29~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector118~1\, z80|i_tv80_core|i_mcode|Selector118~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector118~2\, z80|i_tv80_core|i_mcode|Selector118~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector118~0\, z80|i_tv80_core|i_mcode|Selector118~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector118~3\, z80|i_tv80_core|i_mcode|Selector118~3, final_project, 1
instance = comp, \z80|i_tv80_core|RegDIL~5\, z80|i_tv80_core|RegDIL~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|RegsL[1][5]\, z80|i_tv80_core|i_reg|RegsL[1][5], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux42~0\, z80|i_tv80_core|i_reg|Mux42~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux42~1\, z80|i_tv80_core|i_reg|Mux42~1, final_project, 1
instance = comp, \z80|i_tv80_core|A~63\, z80|i_tv80_core|A~63, final_project, 1
instance = comp, \z80|i_tv80_core|A~64\, z80|i_tv80_core|A~64, final_project, 1
instance = comp, \z80|i_tv80_core|A~65\, z80|i_tv80_core|A~65, final_project, 1
instance = comp, \z80|i_tv80_core|A~66\, z80|i_tv80_core|A~66, final_project, 1
instance = comp, \z80|i_tv80_core|A~67\, z80|i_tv80_core|A~67, final_project, 1
instance = comp, \z80|i_tv80_core|A[5]~feeder\, z80|i_tv80_core|A[5]~feeder, final_project, 1
instance = comp, \z80|i_tv80_core|A[5]\, z80|i_tv80_core|A[5], final_project, 1
instance = comp, \mu|bootrom~146\, mu|bootrom~146, final_project, 1
instance = comp, \mu|bootrom~150\, mu|bootrom~150, final_project, 1
instance = comp, \mu|bootrom~147\, mu|bootrom~147, final_project, 1
instance = comp, \mu|bootrom~148\, mu|bootrom~148, final_project, 1
instance = comp, \mu|bootrom~149\, mu|bootrom~149, final_project, 1
instance = comp, \mu|bootrom~151\, mu|bootrom~151, final_project, 1
instance = comp, \mu|bootrom~143\, mu|bootrom~143, final_project, 1
instance = comp, \mu|bootrom~141\, mu|bootrom~141, final_project, 1
instance = comp, \mu|bootrom~140\, mu|bootrom~140, final_project, 1
instance = comp, \mu|bootrom~142\, mu|bootrom~142, final_project, 1
instance = comp, \mu|bootrom~139\, mu|bootrom~139, final_project, 1
instance = comp, \mu|bootrom~144\, mu|bootrom~144, final_project, 1
instance = comp, \mu|bootrom~134\, mu|bootrom~134, final_project, 1
instance = comp, \mu|bootrom~135\, mu|bootrom~135, final_project, 1
instance = comp, \mu|bootrom~136\, mu|bootrom~136, final_project, 1
instance = comp, \mu|bootrom~137\, mu|bootrom~137, final_project, 1
instance = comp, \mu|bootrom~133\, mu|bootrom~133, final_project, 1
instance = comp, \mu|bootrom~138\, mu|bootrom~138, final_project, 1
instance = comp, \mu|bootrom~145\, mu|bootrom~145, final_project, 1
instance = comp, \mu|bootrom~127\, mu|bootrom~127, final_project, 1
instance = comp, \mu|bootrom~129\, mu|bootrom~129, final_project, 1
instance = comp, \mu|bootrom~128\, mu|bootrom~128, final_project, 1
instance = comp, \mu|bootrom~130\, mu|bootrom~130, final_project, 1
instance = comp, \mu|bootrom~131\, mu|bootrom~131, final_project, 1
instance = comp, \mu|bootrom~132\, mu|bootrom~132, final_project, 1
instance = comp, \mu|bootrom~152\, mu|bootrom~152, final_project, 1
instance = comp, \mu|z80_din[5]~47\, mu|z80_din[5]~47, final_project, 1
instance = comp, \z80|i_tv80_core|IR~7\, z80|i_tv80_core|IR~7, final_project, 1
instance = comp, \z80|i_tv80_core|IR[5]\, z80|i_tv80_core|IR[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~7\, z80|i_tv80_core|i_mcode|Decoder2~7, final_project, 1
instance = comp, \z80|i_tv80_core|always3~0\, z80|i_tv80_core|always3~0, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrC~1\, z80|i_tv80_core|RegAddrC~1, final_project, 1
instance = comp, \z80|i_tv80_core|RegAddrC[0]\, z80|i_tv80_core|RegAddrC[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux40~0\, z80|i_tv80_core|i_reg|Mux40~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_reg|Mux40~1\, z80|i_tv80_core|i_reg|Mux40~1, final_project, 1
instance = comp, \z80|i_tv80_core|A~73\, z80|i_tv80_core|A~73, final_project, 1
instance = comp, \z80|i_tv80_core|A~74\, z80|i_tv80_core|A~74, final_project, 1
instance = comp, \z80|i_tv80_core|A~75\, z80|i_tv80_core|A~75, final_project, 1
instance = comp, \z80|i_tv80_core|A~76\, z80|i_tv80_core|A~76, final_project, 1
instance = comp, \z80|i_tv80_core|A~77\, z80|i_tv80_core|A~77, final_project, 1
instance = comp, \z80|i_tv80_core|A[7]\, z80|i_tv80_core|A[7], final_project, 1
instance = comp, \mu|bootrom~72\, mu|bootrom~72, final_project, 1
instance = comp, \mu|bootrom~73\, mu|bootrom~73, final_project, 1
instance = comp, \mu|bootrom~74\, mu|bootrom~74, final_project, 1
instance = comp, \mu|bootrom~71\, mu|bootrom~71, final_project, 1
instance = comp, \mu|bootrom~75\, mu|bootrom~75, final_project, 1
instance = comp, \mu|bootrom~76\, mu|bootrom~76, final_project, 1
instance = comp, \mu|bootrom~64\, mu|bootrom~64, final_project, 1
instance = comp, \mu|bootrom~68\, mu|bootrom~68, final_project, 1
instance = comp, \mu|bootrom~65\, mu|bootrom~65, final_project, 1
instance = comp, \mu|bootrom~66\, mu|bootrom~66, final_project, 1
instance = comp, \mu|bootrom~67\, mu|bootrom~67, final_project, 1
instance = comp, \mu|bootrom~69\, mu|bootrom~69, final_project, 1
instance = comp, \mu|bootrom~62\, mu|bootrom~62, final_project, 1
instance = comp, \mu|bootrom~59\, mu|bootrom~59, final_project, 1
instance = comp, \mu|bootrom~60\, mu|bootrom~60, final_project, 1
instance = comp, \mu|bootrom~61\, mu|bootrom~61, final_project, 1
instance = comp, \mu|bootrom~58\, mu|bootrom~58, final_project, 1
instance = comp, \mu|bootrom~63\, mu|bootrom~63, final_project, 1
instance = comp, \mu|bootrom~70\, mu|bootrom~70, final_project, 1
instance = comp, \mu|bootrom~52\, mu|bootrom~52, final_project, 1
instance = comp, \mu|bootrom~56\, mu|bootrom~56, final_project, 1
instance = comp, \mu|bootrom~54\, mu|bootrom~54, final_project, 1
instance = comp, \mu|bootrom~53\, mu|bootrom~53, final_project, 1
instance = comp, \mu|bootrom~55\, mu|bootrom~55, final_project, 1
instance = comp, \mu|bootrom~57\, mu|bootrom~57, final_project, 1
instance = comp, \mu|bootrom~77\, mu|bootrom~77, final_project, 1
instance = comp, \mu|z80_din[2]~23\, mu|z80_din[2]~23, final_project, 1
instance = comp, \z80|i_tv80_core|IR~0\, z80|i_tv80_core|IR~0, final_project, 1
instance = comp, \z80|i_tv80_core|IR[2]\, z80|i_tv80_core|IR[2], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~1\, z80|i_tv80_core|i_mcode|TStates~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~4\, z80|i_tv80_core|i_mcode|TStates~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~6\, z80|i_tv80_core|i_mcode|TStates~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~7\, z80|i_tv80_core|i_mcode|TStates~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~5\, z80|i_tv80_core|i_mcode|TStates~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector19~0\, z80|i_tv80_core|i_mcode|Selector19~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~3\, z80|i_tv80_core|i_mcode|TStates~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~8\, z80|i_tv80_core|i_mcode|TStates~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~126\, z80|i_tv80_core|i_mcode|MCycles~126, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector31~1\, z80|i_tv80_core|i_mcode|Selector31~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector31~0\, z80|i_tv80_core|i_mcode|Selector31~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector31~2\, z80|i_tv80_core|i_mcode|Selector31~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~47\, z80|i_tv80_core|i_mcode|MCycles~47, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~48\, z80|i_tv80_core|i_mcode|MCycles~48, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector31~3\, z80|i_tv80_core|i_mcode|Selector31~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~49\, z80|i_tv80_core|i_mcode|MCycles~49, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector31~4\, z80|i_tv80_core|i_mcode|Selector31~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector51~0\, z80|i_tv80_core|i_mcode|Selector51~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector51~1\, z80|i_tv80_core|i_mcode|Selector51~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector51~2\, z80|i_tv80_core|i_mcode|Selector51~2, final_project, 1
instance = comp, \z80|i_tv80_core|A~32\, z80|i_tv80_core|A~32, final_project, 1
instance = comp, \z80|i_tv80_core|A~109\, z80|i_tv80_core|A~109, final_project, 1
instance = comp, \z80|i_tv80_core|A~34\, z80|i_tv80_core|A~34, final_project, 1
instance = comp, \z80|i_tv80_core|A~35\, z80|i_tv80_core|A~35, final_project, 1
instance = comp, \z80|i_tv80_core|A~43\, z80|i_tv80_core|A~43, final_project, 1
instance = comp, \z80|i_tv80_core|A~44\, z80|i_tv80_core|A~44, final_project, 1
instance = comp, \z80|i_tv80_core|A~45\, z80|i_tv80_core|A~45, final_project, 1
instance = comp, \z80|i_tv80_core|A~46\, z80|i_tv80_core|A~46, final_project, 1
instance = comp, \z80|i_tv80_core|A~47\, z80|i_tv80_core|A~47, final_project, 1
instance = comp, \z80|i_tv80_core|A[1]~feeder\, z80|i_tv80_core|A[1]~feeder, final_project, 1
instance = comp, \z80|i_tv80_core|A[1]\, z80|i_tv80_core|A[1], final_project, 1
instance = comp, \mu|bootrom~28\, mu|bootrom~28, final_project, 1
instance = comp, \mu|bootrom~27\, mu|bootrom~27, final_project, 1
instance = comp, \mu|bootrom~29\, mu|bootrom~29, final_project, 1
instance = comp, \mu|bootrom~30\, mu|bootrom~30, final_project, 1
instance = comp, \mu|bootrom~26\, mu|bootrom~26, final_project, 1
instance = comp, \mu|bootrom~31\, mu|bootrom~31, final_project, 1
instance = comp, \mu|bootrom~32\, mu|bootrom~32, final_project, 1
instance = comp, \mu|bootrom~33\, mu|bootrom~33, final_project, 1
instance = comp, \mu|bootrom~34\, mu|bootrom~34, final_project, 1
instance = comp, \mu|bootrom~35\, mu|bootrom~35, final_project, 1
instance = comp, \mu|bootrom~36\, mu|bootrom~36, final_project, 1
instance = comp, \mu|bootrom~37\, mu|bootrom~37, final_project, 1
instance = comp, \mu|bootrom~42\, mu|bootrom~42, final_project, 1
instance = comp, \mu|bootrom~40\, mu|bootrom~40, final_project, 1
instance = comp, \mu|bootrom~39\, mu|bootrom~39, final_project, 1
instance = comp, \mu|bootrom~41\, mu|bootrom~41, final_project, 1
instance = comp, \mu|bootrom~38\, mu|bootrom~38, final_project, 1
instance = comp, \mu|bootrom~43\, mu|bootrom~43, final_project, 1
instance = comp, \mu|bootrom~44\, mu|bootrom~44, final_project, 1
instance = comp, \mu|bootrom~47\, mu|bootrom~47, final_project, 1
instance = comp, \mu|bootrom~46\, mu|bootrom~46, final_project, 1
instance = comp, \mu|bootrom~48\, mu|bootrom~48, final_project, 1
instance = comp, \mu|bootrom~49\, mu|bootrom~49, final_project, 1
instance = comp, \mu|bootrom~45\, mu|bootrom~45, final_project, 1
instance = comp, \mu|bootrom~50\, mu|bootrom~50, final_project, 1
instance = comp, \mu|bootrom~51\, mu|bootrom~51, final_project, 1
instance = comp, \mu|z80_din[1]~15\, mu|z80_din[1]~15, final_project, 1
instance = comp, \z80|i_tv80_core|IR~6\, z80|i_tv80_core|IR~6, final_project, 1
instance = comp, \z80|i_tv80_core|IR[1]\, z80|i_tv80_core|IR[1], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~4\, z80|i_tv80_core|i_mcode|Decoder2~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Decoder2~6\, z80|i_tv80_core|i_mcode|Decoder2~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|JumpXY~0\, z80|i_tv80_core|i_mcode|JumpXY~0, final_project, 1
instance = comp, \z80|i_tv80_core|A~33\, z80|i_tv80_core|A~33, final_project, 1
instance = comp, \z80|i_tv80_core|A~38\, z80|i_tv80_core|A~38, final_project, 1
instance = comp, \z80|i_tv80_core|A~39\, z80|i_tv80_core|A~39, final_project, 1
instance = comp, \z80|i_tv80_core|A~40\, z80|i_tv80_core|A~40, final_project, 1
instance = comp, \z80|i_tv80_core|A~41\, z80|i_tv80_core|A~41, final_project, 1
instance = comp, \z80|i_tv80_core|A~42\, z80|i_tv80_core|A~42, final_project, 1
instance = comp, \z80|i_tv80_core|A[0]\, z80|i_tv80_core|A[0], final_project, 1
instance = comp, \mu|bootrom~99\, mu|bootrom~99, final_project, 1
instance = comp, \mu|bootrom~97\, mu|bootrom~97, final_project, 1
instance = comp, \mu|bootrom~96\, mu|bootrom~96, final_project, 1
instance = comp, \mu|bootrom~98\, mu|bootrom~98, final_project, 1
instance = comp, \mu|bootrom~95\, mu|bootrom~95, final_project, 1
instance = comp, \mu|bootrom~100\, mu|bootrom~100, final_project, 1
instance = comp, \mu|bootrom~90\, mu|bootrom~90, final_project, 1
instance = comp, \mu|bootrom~91\, mu|bootrom~91, final_project, 1
instance = comp, \mu|bootrom~92\, mu|bootrom~92, final_project, 1
instance = comp, \mu|bootrom~89\, mu|bootrom~89, final_project, 1
instance = comp, \mu|bootrom~93\, mu|bootrom~93, final_project, 1
instance = comp, \mu|bootrom~85\, mu|bootrom~85, final_project, 1
instance = comp, \mu|bootrom~84\, mu|bootrom~84, final_project, 1
instance = comp, \mu|bootrom~86\, mu|bootrom~86, final_project, 1
instance = comp, \mu|bootrom~87\, mu|bootrom~87, final_project, 1
instance = comp, \mu|bootrom~83\, mu|bootrom~83, final_project, 1
instance = comp, \mu|bootrom~88\, mu|bootrom~88, final_project, 1
instance = comp, \mu|bootrom~94\, mu|bootrom~94, final_project, 1
instance = comp, \mu|bootrom_enabled~0\, mu|bootrom_enabled~0, final_project, 1
instance = comp, \mu|bootrom~79\, mu|bootrom~79, final_project, 1
instance = comp, \mu|bootrom~80\, mu|bootrom~80, final_project, 1
instance = comp, \mu|bootrom~81\, mu|bootrom~81, final_project, 1
instance = comp, \mu|bootrom~78\, mu|bootrom~78, final_project, 1
instance = comp, \mu|bootrom~82\, mu|bootrom~82, final_project, 1
instance = comp, \mu|bootrom~101\, mu|bootrom~101, final_project, 1
instance = comp, \mu|z80_din[3]~31\, mu|z80_din[3]~31, final_project, 1
instance = comp, \z80|i_tv80_core|IR~9\, z80|i_tv80_core|IR~9, final_project, 1
instance = comp, \z80|i_tv80_core|IR[3]\, z80|i_tv80_core|IR[3], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Equal0~0\, z80|i_tv80_core|i_mcode|Equal0~0, final_project, 1
instance = comp, \z80|i_tv80_core|Halt_FF~3\, z80|i_tv80_core|Halt_FF~3, final_project, 1
instance = comp, \z80|i_tv80_core|Halt_FF~2\, z80|i_tv80_core|Halt_FF~2, final_project, 1
instance = comp, \z80|i_tv80_core|Halt_FF\, z80|i_tv80_core|Halt_FF, final_project, 1
instance = comp, \mu|z80_din[4]~39\, mu|z80_din[4]~39, final_project, 1
instance = comp, \z80|i_tv80_core|IR~8\, z80|i_tv80_core|IR~8, final_project, 1
instance = comp, \z80|i_tv80_core|IR[4]\, z80|i_tv80_core|IR[4], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux5~3\, z80|i_tv80_core|i_mcode|Mux5~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector140~1\, z80|i_tv80_core|i_mcode|Selector140~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector140~2\, z80|i_tv80_core|i_mcode|Selector140~2, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[0]~2\, z80|i_tv80_core|tstate[0]~2, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[3]\, z80|i_tv80_core|tstate[3], final_project, 1
instance = comp, \z80|i_tv80_core|tstate~7\, z80|i_tv80_core|tstate~7, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[4]\, z80|i_tv80_core|tstate[4], final_project, 1
instance = comp, \z80|i_tv80_core|tstate~6\, z80|i_tv80_core|tstate~6, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[5]\, z80|i_tv80_core|tstate[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates[1]~10\, z80|i_tv80_core|i_mcode|TStates[1]~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~7\, z80|i_tv80_core|i_mcode|Selector24~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~12\, z80|i_tv80_core|i_mcode|Selector24~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~8\, z80|i_tv80_core|i_mcode|Selector24~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~9\, z80|i_tv80_core|i_mcode|Selector24~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~10\, z80|i_tv80_core|i_mcode|Selector24~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~11\, z80|i_tv80_core|i_mcode|Selector24~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~2\, z80|i_tv80_core|i_mcode|Selector25~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~3\, z80|i_tv80_core|i_mcode|Selector25~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~1\, z80|i_tv80_core|i_mcode|Selector25~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~4\, z80|i_tv80_core|i_mcode|Selector25~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector25~5\, z80|i_tv80_core|i_mcode|Selector25~5, final_project, 1
instance = comp, \z80|i_tv80_core|Mux1~0\, z80|i_tv80_core|Mux1~0, final_project, 1
instance = comp, \z80|i_tv80_core|Mux1~1\, z80|i_tv80_core|Mux1~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~3\, z80|i_tv80_core|i_mcode|Selector24~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~2\, z80|i_tv80_core|i_mcode|Selector24~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~4\, z80|i_tv80_core|i_mcode|Selector24~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|MCycles~50\, z80|i_tv80_core|i_mcode|MCycles~50, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates~12\, z80|i_tv80_core|i_mcode|TStates~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~5\, z80|i_tv80_core|i_mcode|Selector24~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector24~6\, z80|i_tv80_core|i_mcode|Selector24~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|TStates[1]~13\, z80|i_tv80_core|i_mcode|TStates[1]~13, final_project, 1
instance = comp, \z80|i_tv80_core|Mux1~2\, z80|i_tv80_core|Mux1~2, final_project, 1
instance = comp, \z80|i_tv80_core|tstate~3\, z80|i_tv80_core|tstate~3, final_project, 1
instance = comp, \z80|i_tv80_core|tstate[2]\, z80|i_tv80_core|tstate[2], final_project, 1
instance = comp, \z80|i_tv80_core|always2~0\, z80|i_tv80_core|always2~0, final_project, 1
instance = comp, \mu|z80_din[7]~63\, mu|z80_din[7]~63, final_project, 1
instance = comp, \z80|i_tv80_core|IR~4\, z80|i_tv80_core|IR~4, final_project, 1
instance = comp, \z80|i_tv80_core|IR[7]\, z80|i_tv80_core|IR[7], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector63~0\, z80|i_tv80_core|i_mcode|Selector63~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~1\, z80|i_tv80_core|i_mcode|Selector21~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~2\, z80|i_tv80_core|i_mcode|Selector21~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector22~0\, z80|i_tv80_core|i_mcode|Selector22~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~3\, z80|i_tv80_core|i_mcode|Selector21~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector22~1\, z80|i_tv80_core|i_mcode|Selector22~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector114~4\, z80|i_tv80_core|i_mcode|Selector114~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector114~2\, z80|i_tv80_core|i_mcode|Selector114~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector114~3\, z80|i_tv80_core|i_mcode|Selector114~3, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles[0]\, z80|i_tv80_core|mcycles[0], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~4\, z80|i_tv80_core|i_mcode|Selector112~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~5\, z80|i_tv80_core|i_mcode|Selector112~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~6\, z80|i_tv80_core|i_mcode|Selector112~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~9\, z80|i_tv80_core|i_mcode|Selector112~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Mux9~1\, z80|i_tv80_core|i_mcode|Mux9~1, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~7\, z80|i_tv80_core|i_mcode|Selector112~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector112~8\, z80|i_tv80_core|i_mcode|Selector112~8, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles[2]\, z80|i_tv80_core|mcycles[2], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~4\, z80|i_tv80_core|i_mcode|Selector21~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~5\, z80|i_tv80_core|i_mcode|Selector21~5, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~7\, z80|i_tv80_core|mcycles~7, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~2\, z80|i_tv80_core|mcycles~2, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~3\, z80|i_tv80_core|mcycles~3, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~4\, z80|i_tv80_core|mcycles~4, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~8\, z80|i_tv80_core|i_mcode|Selector21~8, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~9\, z80|i_tv80_core|i_mcode|Selector21~9, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~10\, z80|i_tv80_core|i_mcode|Selector21~10, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~11\, z80|i_tv80_core|i_mcode|Selector21~11, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~12\, z80|i_tv80_core|i_mcode|Selector21~12, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~6\, z80|i_tv80_core|i_mcode|Selector21~6, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~7\, z80|i_tv80_core|i_mcode|Selector21~7, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector21~13\, z80|i_tv80_core|i_mcode|Selector21~13, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~5\, z80|i_tv80_core|mcycles~5, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles~6\, z80|i_tv80_core|mcycles~6, final_project, 1
instance = comp, \z80|i_tv80_core|mcycles[1]\, z80|i_tv80_core|mcycles[1], final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~3\, z80|i_tv80_core|mcycle[4]~3, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~4\, z80|i_tv80_core|mcycle[4]~4, final_project, 1
instance = comp, \z80|i_tv80_core|Equal22~1\, z80|i_tv80_core|Equal22~1, final_project, 1
instance = comp, \z80|i_tv80_core|Equal22~3\, z80|i_tv80_core|Equal22~3, final_project, 1
instance = comp, \z80|i_tv80_core|Equal22~0\, z80|i_tv80_core|Equal22~0, final_project, 1
instance = comp, \z80|i_tv80_core|Equal22~2\, z80|i_tv80_core|Equal22~2, final_project, 1
instance = comp, \z80|i_tv80_core|Equal22~4\, z80|i_tv80_core|Equal22~4, final_project, 1
instance = comp, \z80|i_tv80_core|always3~1\, z80|i_tv80_core|always3~1, final_project, 1
instance = comp, \z80|i_tv80_core|IncDecZ~0\, z80|i_tv80_core|IncDecZ~0, final_project, 1
instance = comp, \z80|i_tv80_core|IncDecZ\, z80|i_tv80_core|IncDecZ, final_project, 1
instance = comp, \z80|i_tv80_core|always10~0\, z80|i_tv80_core|always10~0, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~0\, z80|i_tv80_core|mcycle[4]~0, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~1\, z80|i_tv80_core|mcycle[4]~1, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~2\, z80|i_tv80_core|mcycle[4]~2, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[4]~5\, z80|i_tv80_core|mcycle[4]~5, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle~12\, z80|i_tv80_core|mcycle~12, final_project, 1
instance = comp, \z80|i_tv80_core|mcycle[5]\, z80|i_tv80_core|mcycle[5], final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Prefix[0]~0\, z80|i_tv80_core|i_mcode|Prefix[0]~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Prefix[0]~1\, z80|i_tv80_core|i_mcode|Prefix[0]~1, final_project, 1
instance = comp, \z80|i_tv80_core|ISet~0\, z80|i_tv80_core|ISet~0, final_project, 1
instance = comp, \z80|i_tv80_core|ISet~1\, z80|i_tv80_core|ISet~1, final_project, 1
instance = comp, \z80|i_tv80_core|ISet~2\, z80|i_tv80_core|ISet~2, final_project, 1
instance = comp, \z80|i_tv80_core|ISet[0]\, z80|i_tv80_core|ISet[0], final_project, 1
instance = comp, \z80|i_tv80_core|A~18\, z80|i_tv80_core|A~18, final_project, 1
instance = comp, \z80|i_tv80_core|A~16\, z80|i_tv80_core|A~16, final_project, 1
instance = comp, \z80|i_tv80_core|A~17\, z80|i_tv80_core|A~17, final_project, 1
instance = comp, \z80|i_tv80_core|A~19\, z80|i_tv80_core|A~19, final_project, 1
instance = comp, \z80|i_tv80_core|A~107\, z80|i_tv80_core|A~107, final_project, 1
instance = comp, \z80|i_tv80_core|A~108\, z80|i_tv80_core|A~108, final_project, 1
instance = comp, \z80|i_tv80_core|A~20\, z80|i_tv80_core|A~20, final_project, 1
instance = comp, \z80|i_tv80_core|A~21\, z80|i_tv80_core|A~21, final_project, 1
instance = comp, \z80|i_tv80_core|A~30\, z80|i_tv80_core|A~30, final_project, 1
instance = comp, \z80|i_tv80_core|A~28\, z80|i_tv80_core|A~28, final_project, 1
instance = comp, \z80|i_tv80_core|A~29\, z80|i_tv80_core|A~29, final_project, 1
instance = comp, \z80|i_tv80_core|A~31\, z80|i_tv80_core|A~31, final_project, 1
instance = comp, \z80|i_tv80_core|A~103\, z80|i_tv80_core|A~103, final_project, 1
instance = comp, \z80|i_tv80_core|A[13]\, z80|i_tv80_core|A[13], final_project, 1
instance = comp, \mu|always0~1\, mu|always0~1, final_project, 1
instance = comp, \mu|bootrom_enabled~5\, mu|bootrom_enabled~5, final_project, 1
instance = comp, \mu|bootrom_enabled~6\, mu|bootrom_enabled~6, final_project, 1
instance = comp, \mu|bootrom_enabled~3\, mu|bootrom_enabled~3, final_project, 1
instance = comp, \mu|bootrom_enabled~2\, mu|bootrom_enabled~2, final_project, 1
instance = comp, \mu|bootrom_enabled~4\, mu|bootrom_enabled~4, final_project, 1
instance = comp, \mu|bootrom_enabled~7\, mu|bootrom_enabled~7, final_project, 1
instance = comp, \mu|bootrom_enabled~8\, mu|bootrom_enabled~8, final_project, 1
instance = comp, \mu|bootrom_enabled\, mu|bootrom_enabled, final_project, 1
instance = comp, \mu|always0~0\, mu|always0~0, final_project, 1
instance = comp, \mu|always0~2\, mu|always0~2, final_project, 1
instance = comp, \mu|z80_din[0]~7\, mu|z80_din[0]~7, final_project, 1
instance = comp, \hex_inst_0|WideOr6~0\, hex_inst_0|WideOr6~0, final_project, 1
instance = comp, \hex_inst_0|WideOr5~0\, hex_inst_0|WideOr5~0, final_project, 1
instance = comp, \hex_inst_0|WideOr4~0\, hex_inst_0|WideOr4~0, final_project, 1
instance = comp, \hex_inst_0|WideOr3~0\, hex_inst_0|WideOr3~0, final_project, 1
instance = comp, \hex_inst_0|WideOr2~0\, hex_inst_0|WideOr2~0, final_project, 1
instance = comp, \hex_inst_0|WideOr1~0\, hex_inst_0|WideOr1~0, final_project, 1
instance = comp, \hex_inst_0|WideOr0~0\, hex_inst_0|WideOr0~0, final_project, 1
instance = comp, \hex_inst_1|WideOr6~0\, hex_inst_1|WideOr6~0, final_project, 1
instance = comp, \hex_inst_1|WideOr5~0\, hex_inst_1|WideOr5~0, final_project, 1
instance = comp, \hex_inst_1|WideOr4~0\, hex_inst_1|WideOr4~0, final_project, 1
instance = comp, \hex_inst_1|WideOr3~0\, hex_inst_1|WideOr3~0, final_project, 1
instance = comp, \hex_inst_1|WideOr2~0\, hex_inst_1|WideOr2~0, final_project, 1
instance = comp, \hex_inst_1|WideOr1~0\, hex_inst_1|WideOr1~0, final_project, 1
instance = comp, \hex_inst_1|WideOr0~0\, hex_inst_1|WideOr0~0, final_project, 1
instance = comp, \hex_inst_4|WideOr6~0\, hex_inst_4|WideOr6~0, final_project, 1
instance = comp, \hex_inst_4|WideOr5~0\, hex_inst_4|WideOr5~0, final_project, 1
instance = comp, \hex_inst_4|WideOr4~0\, hex_inst_4|WideOr4~0, final_project, 1
instance = comp, \hex_inst_4|WideOr3~0\, hex_inst_4|WideOr3~0, final_project, 1
instance = comp, \hex_inst_4|WideOr2~0\, hex_inst_4|WideOr2~0, final_project, 1
instance = comp, \hex_inst_4|WideOr1~0\, hex_inst_4|WideOr1~0, final_project, 1
instance = comp, \hex_inst_4|WideOr0~0\, hex_inst_4|WideOr0~0, final_project, 1
instance = comp, \hex_inst_5|WideOr6~0\, hex_inst_5|WideOr6~0, final_project, 1
instance = comp, \hex_inst_5|WideOr5~0\, hex_inst_5|WideOr5~0, final_project, 1
instance = comp, \hex_inst_5|WideOr4~0\, hex_inst_5|WideOr4~0, final_project, 1
instance = comp, \hex_inst_5|WideOr3~0\, hex_inst_5|WideOr3~0, final_project, 1
instance = comp, \hex_inst_5|WideOr2~0\, hex_inst_5|WideOr2~0, final_project, 1
instance = comp, \hex_inst_5|WideOr1~0\, hex_inst_5|WideOr1~0, final_project, 1
instance = comp, \hex_inst_5|WideOr0~0\, hex_inst_5|WideOr0~0, final_project, 1
instance = comp, \hex_inst_6|WideOr6~0\, hex_inst_6|WideOr6~0, final_project, 1
instance = comp, \hex_inst_6|WideOr5~0\, hex_inst_6|WideOr5~0, final_project, 1
instance = comp, \hex_inst_6|WideOr4~0\, hex_inst_6|WideOr4~0, final_project, 1
instance = comp, \hex_inst_6|WideOr3~0\, hex_inst_6|WideOr3~0, final_project, 1
instance = comp, \hex_inst_6|WideOr2~0\, hex_inst_6|WideOr2~0, final_project, 1
instance = comp, \hex_inst_6|WideOr1~0\, hex_inst_6|WideOr1~0, final_project, 1
instance = comp, \hex_inst_6|WideOr0~0\, hex_inst_6|WideOr0~0, final_project, 1
instance = comp, \hex_inst_7|WideOr6~0\, hex_inst_7|WideOr6~0, final_project, 1
instance = comp, \hex_inst_7|WideOr5~0\, hex_inst_7|WideOr5~0, final_project, 1
instance = comp, \hex_inst_7|WideOr4~0\, hex_inst_7|WideOr4~0, final_project, 1
instance = comp, \hex_inst_7|WideOr3~0\, hex_inst_7|WideOr3~0, final_project, 1
instance = comp, \hex_inst_7|WideOr2~0\, hex_inst_7|WideOr2~0, final_project, 1
instance = comp, \hex_inst_7|WideOr1~0\, hex_inst_7|WideOr1~0, final_project, 1
instance = comp, \hex_inst_7|WideOr0~0\, hex_inst_7|WideOr0~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector147~0\, z80|i_tv80_core|i_mcode|Selector147~0, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector55~3\, z80|i_tv80_core|i_mcode|Selector55~3, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector55~2\, z80|i_tv80_core|i_mcode|Selector55~2, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector55~5\, z80|i_tv80_core|i_mcode|Selector55~5, final_project, 1
instance = comp, \z80|i_tv80_core|i_mcode|Selector55~4\, z80|i_tv80_core|i_mcode|Selector55~4, final_project, 1
instance = comp, \z80|always0~0\, z80|always0~0, final_project, 1
instance = comp, \z80|mreq_n~0\, z80|mreq_n~0, final_project, 1
instance = comp, \z80|mreq_n~1\, z80|mreq_n~1, final_project, 1
instance = comp, \z80|mreq_n\, z80|mreq_n, final_project, 1
instance = comp, \z80|rd_n~0\, z80|rd_n~0, final_project, 1
instance = comp, \z80|rd_n\, z80|rd_n, final_project, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, final_project, 1
instance = comp, \SW[0]~input\, SW[0]~input, final_project, 1
instance = comp, \SW[1]~input\, SW[1]~input, final_project, 1
instance = comp, \SW[2]~input\, SW[2]~input, final_project, 1
instance = comp, \SW[3]~input\, SW[3]~input, final_project, 1
instance = comp, \SW[4]~input\, SW[4]~input, final_project, 1
instance = comp, \SW[5]~input\, SW[5]~input, final_project, 1
instance = comp, \SW[6]~input\, SW[6]~input, final_project, 1
instance = comp, \SW[7]~input\, SW[7]~input, final_project, 1
instance = comp, \SW[8]~input\, SW[8]~input, final_project, 1
instance = comp, \SW[9]~input\, SW[9]~input, final_project, 1
instance = comp, \SW[10]~input\, SW[10]~input, final_project, 1
instance = comp, \SW[11]~input\, SW[11]~input, final_project, 1
instance = comp, \SW[12]~input\, SW[12]~input, final_project, 1
instance = comp, \SW[13]~input\, SW[13]~input, final_project, 1
instance = comp, \SW[14]~input\, SW[14]~input, final_project, 1
instance = comp, \SW[15]~input\, SW[15]~input, final_project, 1
instance = comp, \SW[16]~input\, SW[16]~input, final_project, 1
instance = comp, \SW[17]~input\, SW[17]~input, final_project, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, final_project, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, final_project, 1
instance = comp, \TD_CLK27~input\, TD_CLK27~input, final_project, 1
instance = comp, \TD_RESET_N~input\, TD_RESET_N~input, final_project, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, final_project, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, final_project, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, final_project, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, final_project, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, final_project, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, final_project, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, final_project, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, final_project, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, final_project, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, final_project, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, final_project, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, final_project, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, final_project, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, final_project, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, final_project, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, final_project, 1
instance = comp, \DRAM_DQ[16]~input\, DRAM_DQ[16]~input, final_project, 1
instance = comp, \DRAM_DQ[17]~input\, DRAM_DQ[17]~input, final_project, 1
instance = comp, \DRAM_DQ[18]~input\, DRAM_DQ[18]~input, final_project, 1
instance = comp, \DRAM_DQ[19]~input\, DRAM_DQ[19]~input, final_project, 1
instance = comp, \DRAM_DQ[20]~input\, DRAM_DQ[20]~input, final_project, 1
instance = comp, \DRAM_DQ[21]~input\, DRAM_DQ[21]~input, final_project, 1
instance = comp, \DRAM_DQ[22]~input\, DRAM_DQ[22]~input, final_project, 1
instance = comp, \DRAM_DQ[23]~input\, DRAM_DQ[23]~input, final_project, 1
instance = comp, \DRAM_DQ[24]~input\, DRAM_DQ[24]~input, final_project, 1
instance = comp, \DRAM_DQ[25]~input\, DRAM_DQ[25]~input, final_project, 1
instance = comp, \DRAM_DQ[26]~input\, DRAM_DQ[26]~input, final_project, 1
instance = comp, \DRAM_DQ[27]~input\, DRAM_DQ[27]~input, final_project, 1
instance = comp, \DRAM_DQ[28]~input\, DRAM_DQ[28]~input, final_project, 1
instance = comp, \DRAM_DQ[29]~input\, DRAM_DQ[29]~input, final_project, 1
instance = comp, \DRAM_DQ[30]~input\, DRAM_DQ[30]~input, final_project, 1
instance = comp, \DRAM_DQ[31]~input\, DRAM_DQ[31]~input, final_project, 1
instance = comp, \SRAM_DQ[0]~input\, SRAM_DQ[0]~input, final_project, 1
instance = comp, \SRAM_DQ[1]~input\, SRAM_DQ[1]~input, final_project, 1
instance = comp, \SRAM_DQ[2]~input\, SRAM_DQ[2]~input, final_project, 1
instance = comp, \SRAM_DQ[3]~input\, SRAM_DQ[3]~input, final_project, 1
instance = comp, \SRAM_DQ[4]~input\, SRAM_DQ[4]~input, final_project, 1
instance = comp, \SRAM_DQ[5]~input\, SRAM_DQ[5]~input, final_project, 1
instance = comp, \SRAM_DQ[6]~input\, SRAM_DQ[6]~input, final_project, 1
instance = comp, \SRAM_DQ[7]~input\, SRAM_DQ[7]~input, final_project, 1
instance = comp, \SRAM_DQ[8]~input\, SRAM_DQ[8]~input, final_project, 1
instance = comp, \SRAM_DQ[9]~input\, SRAM_DQ[9]~input, final_project, 1
instance = comp, \SRAM_DQ[10]~input\, SRAM_DQ[10]~input, final_project, 1
instance = comp, \SRAM_DQ[11]~input\, SRAM_DQ[11]~input, final_project, 1
instance = comp, \SRAM_DQ[12]~input\, SRAM_DQ[12]~input, final_project, 1
instance = comp, \SRAM_DQ[13]~input\, SRAM_DQ[13]~input, final_project, 1
instance = comp, \SRAM_DQ[14]~input\, SRAM_DQ[14]~input, final_project, 1
instance = comp, \SRAM_DQ[15]~input\, SRAM_DQ[15]~input, final_project, 1
