<profile>

<section name = "Vitis HLS Report for 'overlay_fea_Pipeline_Loop_kur'" level="0">
<item name = "Date">Tue Mar 26 17:24:08 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">sqi_ap</item>
<item name = "Solution">solution_SQIs (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10017, 10017, 0.100 ms, 0.100 ms, 10017, 10017, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop_kur">10015, 10015, 21, 5, 1, 2000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 230, -</column>
<column name="Register">-, -, 334, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_131_p2">+, 0, 0, 38, 31, 1</column>
<column name="icmp_ln26_fu_125_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 31, 62</column>
<column name="ap_sig_allocacmp_m2_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_m4_load">9, 2, 32, 64</column>
<column name="grp_fu_93_opcode">14, 3, 2, 6</column>
<column name="grp_fu_93_p0">20, 4, 32, 128</column>
<column name="grp_fu_93_p1">20, 4, 32, 128</column>
<column name="grp_fu_97_p0">14, 3, 32, 96</column>
<column name="grp_fu_97_p1">14, 3, 32, 96</column>
<column name="j_fu_50">9, 2, 31, 62</column>
<column name="m2_fu_42">9, 2, 32, 64</column>
<column name="m4_fu_46">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="buff_load_reg_209">32, 0, 32, 0</column>
<column name="icmp_ln26_reg_200">1, 0, 1, 0</column>
<column name="j_fu_50">31, 0, 31, 0</column>
<column name="m2_fu_42">32, 0, 32, 0</column>
<column name="m4_1_reg_236">32, 0, 32, 0</column>
<column name="m4_fu_46">32, 0, 32, 0</column>
<column name="mul1_i_reg_226">32, 0, 32, 0</column>
<column name="reg_101">32, 0, 32, 0</column>
<column name="tmp2_reg_214">32, 0, 32, 0</column>
<column name="icmp_ln26_reg_200">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_282_p_din0">out, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_282_p_din1">out, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_282_p_opcode">out, 2, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_282_p_dout0">in, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_282_p_ce">out, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_154_p_din0">out, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_154_p_din1">out, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_154_p_dout0">in, 32, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="grp_fu_154_p_ce">out, 1, ap_ctrl_hs, overlay_fea_Pipeline_Loop_kur, return value</column>
<column name="trunc_ln1">in, 31, ap_none, trunc_ln1, scalar</column>
<column name="buff_address0">out, 11, ap_memory, buff, array</column>
<column name="buff_ce0">out, 1, ap_memory, buff, array</column>
<column name="buff_q0">in, 32, ap_memory, buff, array</column>
<column name="div_i_i">in, 32, ap_none, div_i_i, scalar</column>
<column name="m4_out">out, 32, ap_vld, m4_out, pointer</column>
<column name="m4_out_ap_vld">out, 1, ap_vld, m4_out, pointer</column>
<column name="m2_out">out, 32, ap_vld, m2_out, pointer</column>
<column name="m2_out_ap_vld">out, 1, ap_vld, m2_out, pointer</column>
</table>
</item>
</section>
</profile>
