library ieee;
use ieee.std_logic_1164.all;

entity clock_divider_tb is
end clock_divider_tb;

architecture behavioral of clock_divider_tb is
    -- Component declaration for the clock_divider entity
    component clock_divider is
        port (
            reset : in std_logic;
            MCLK : in std_logic;
            HUNDREDHZCLOCK : buffer std_logic
        );
    end component;

    -- Signals
    signal reset : std_logic := '0';
    signal MCLK : std_logic := '0';
    signal HUNDREDHZCLOCK : std_logic;

begin
    -- Instantiate the clock_divider entity
    uut : clock_divider
    port map (
        reset => reset,
        MCLK => MCLK,
        HUNDREDHZCLOCK => HUNDREDHZCLOCK
    );

    -- Stimulus process
    stim_proc: process
    begin
        -- Initialize inputs
        reset <= '1';  -- Assert reset
        MCLK <= '0';
        wait for 10 ns;
        
        reset <= '0';  -- Deassert reset
        MCLK <= '1';
        wait for 10 ns;
        
        -- Generate clock for 1 second (50 cycles)
        for i in 1 to 50 loop
            MCLK <= '0';
            wait for 10 ns;
            
            MCLK <= '1';
            wait for 10 ns;
        end loop;
        
        -- Assert and deassert reset again
        reset <= '1';  -- Assert reset
        wait for 10 ns;
        
        reset <= '0';  -- Deassert reset
        wait for 10 ns;
        
        -- Generate clock for another 1 second (50 cycles)
        for i in 1 to 50 loop
            MCLK <= '0';
            wait for 10 ns;
            
            MCLK <= '1';
            wait for 10 ns;
        end loop;
        
        -- Stop the simulation
        wait;
    end process;

end behavioral;