
SLRC2025-Pulztrones.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa04  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000033cc  0800fbd8  0800fbd8  00010bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012fa4  08012fa4  00014284  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012fa4  08012fa4  00013fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012fac  08012fac  00014284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012fac  08012fac  00013fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012fb0  08012fb0  00013fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000284  20000000  08012fb4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cd0  20000284  08013238  00014284  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f54  08013238  00014f54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d309  00000000  00000000  000142b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054f2  00000000  00000000  000315bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c40  00000000  00000000  00036ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a4  00000000  00000000  000386f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a179  00000000  00000000  00039c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000298c2  00000000  00000000  00063e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9914  00000000  00000000  0008d6cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176fe3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000083c4  00000000  00000000  00177028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  0017f3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000284 	.word	0x20000284
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fbbc 	.word	0x0800fbbc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000288 	.word	0x20000288
 800020c:	0800fbbc 	.word	0x0800fbbc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <Arm_Init>:
/**
  * @brief  Initialize the robot arm controller
  * @retval int: 0 if successful, -1 if error
  */
int Arm_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (initialized)
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <Arm_Init+0xd4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <Arm_Init+0x10>
        return 0;
 8001000:	2300      	movs	r3, #0
 8001002:	e05e      	b.n	80010c2 <Arm_Init+0xce>

    // Register the four servos for the arm if they don't exist already
    if (servoIds[0] == -1) {
 8001004:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <Arm_Init+0xd8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800100c:	d10c      	bne.n	8001028 <Arm_Init+0x34>
        servoIds[0] = Servo_Register(12, "Base", 0.0f, 180.0f, ARM_HOME_BASE_ANGLE);
 800100e:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 80010d0 <Arm_Init+0xdc>
 8001012:	eddf 0a30 	vldr	s1, [pc, #192]	@ 80010d4 <Arm_Init+0xe0>
 8001016:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 80010d8 <Arm_Init+0xe4>
 800101a:	4930      	ldr	r1, [pc, #192]	@ (80010dc <Arm_Init+0xe8>)
 800101c:	200c      	movs	r0, #12
 800101e:	f003 fab7 	bl	8004590 <Servo_Register>
 8001022:	4603      	mov	r3, r0
 8001024:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <Arm_Init+0xd8>)
 8001026:	6013      	str	r3, [r2, #0]
    }

    if (servoIds[1] == -1) {
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <Arm_Init+0xd8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001030:	d10c      	bne.n	800104c <Arm_Init+0x58>
        servoIds[1] = Servo_Register(13, "Link1", 0.0f, 180.0f, ARM_HOME_LINK1_ANGLE);
 8001032:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8001036:	eddf 0a27 	vldr	s1, [pc, #156]	@ 80010d4 <Arm_Init+0xe0>
 800103a:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80010d8 <Arm_Init+0xe4>
 800103e:	4928      	ldr	r1, [pc, #160]	@ (80010e0 <Arm_Init+0xec>)
 8001040:	200d      	movs	r0, #13
 8001042:	f003 faa5 	bl	8004590 <Servo_Register>
 8001046:	4603      	mov	r3, r0
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <Arm_Init+0xd8>)
 800104a:	6053      	str	r3, [r2, #4]
    }

    if (servoIds[2] == -1) {
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <Arm_Init+0xd8>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001054:	d10c      	bne.n	8001070 <Arm_Init+0x7c>
        servoIds[2] = Servo_Register(14, "Link2", 0.0f, 180.0f, ARM_HOME_LINK2_ANGLE);
 8001056:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 80010e4 <Arm_Init+0xf0>
 800105a:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80010d4 <Arm_Init+0xe0>
 800105e:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80010d8 <Arm_Init+0xe4>
 8001062:	4921      	ldr	r1, [pc, #132]	@ (80010e8 <Arm_Init+0xf4>)
 8001064:	200e      	movs	r0, #14
 8001066:	f003 fa93 	bl	8004590 <Servo_Register>
 800106a:	4603      	mov	r3, r0
 800106c:	4a17      	ldr	r2, [pc, #92]	@ (80010cc <Arm_Init+0xd8>)
 800106e:	6093      	str	r3, [r2, #8]
    }

    if (servoIds[3] == -1) {
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <Arm_Init+0xd8>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d10c      	bne.n	8001094 <Arm_Init+0xa0>
        servoIds[3] = Servo_Register(15, "Link3", 0.0f, 180.0f, ARM_HOME_LINK3_ANGLE);
 800107a:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 80010ec <Arm_Init+0xf8>
 800107e:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80010d4 <Arm_Init+0xe0>
 8001082:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80010d8 <Arm_Init+0xe4>
 8001086:	491a      	ldr	r1, [pc, #104]	@ (80010f0 <Arm_Init+0xfc>)
 8001088:	200f      	movs	r0, #15
 800108a:	f003 fa81 	bl	8004590 <Servo_Register>
 800108e:	4603      	mov	r3, r0
 8001090:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <Arm_Init+0xd8>)
 8001092:	60d3      	str	r3, [r2, #12]
    }

    // Check if all servos were registered successfully
    if (servoIds[0] < 0 || servoIds[1] < 0 || servoIds[2] < 0 || servoIds[3] < 0) {
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <Arm_Init+0xd8>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db0b      	blt.n	80010b4 <Arm_Init+0xc0>
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <Arm_Init+0xd8>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	db07      	blt.n	80010b4 <Arm_Init+0xc0>
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <Arm_Init+0xd8>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db03      	blt.n	80010b4 <Arm_Init+0xc0>
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <Arm_Init+0xd8>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	da02      	bge.n	80010ba <Arm_Init+0xc6>
        return -1;
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	e003      	b.n	80010c2 <Arm_Init+0xce>
    }

    initialized = 1;
 80010ba:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <Arm_Init+0xd4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	601a      	str	r2, [r3, #0]
    return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200002a0 	.word	0x200002a0
 80010cc:	20000000 	.word	0x20000000
 80010d0:	42d20000 	.word	0x42d20000
 80010d4:	43340000 	.word	0x43340000
 80010d8:	00000000 	.word	0x00000000
 80010dc:	0800fbd8 	.word	0x0800fbd8
 80010e0:	0800fbe0 	.word	0x0800fbe0
 80010e4:	42be0000 	.word	0x42be0000
 80010e8:	0800fbe8 	.word	0x0800fbe8
 80010ec:	42a00000 	.word	0x42a00000
 80010f0:	0800fbf0 	.word	0x0800fbf0

080010f4 <Arm_MoveServoGradually>:
  * @param  stepDelay: Delay between steps in milliseconds (larger = slower)
  * @retval int: 0 if successful, -1 if error
  * @note   This function blocks until movement is complete
  */
int Arm_MoveServoGradually(int servoId, float targetAngle, float stepSize, uint16_t stepDelay)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001100:	edc7 0a01 	vstr	s1, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	807b      	strh	r3, [r7, #2]
    // Check if servo ID is valid
    if (servoId < 0) {
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da02      	bge.n	8001114 <Arm_MoveServoGradually+0x20>
        return -1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	e06f      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // Get current angle
    float currentAngle = Servo_GetAngle(servoId);
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f003 fb9b 	bl	8004850 <Servo_GetAngle>
 800111a:	ed87 0a07 	vstr	s0, [r7, #28]
    if (currentAngle < 0.0f) { // Error
 800111e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112a:	d502      	bpl.n	8001132 <Arm_MoveServoGradually+0x3e>
        return -1;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	e060      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // If already at target position (or very close), no need to move
    if (fabsf(currentAngle - targetAngle) < stepSize) {
 8001132:	ed97 7a07 	vldr	s14, [r7, #28]
 8001136:	edd7 7a02 	vldr	s15, [r7, #8]
 800113a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800113e:	eef0 7ae7 	vabs.f32	s15, s15
 8001142:	ed97 7a01 	vldr	s14, [r7, #4]
 8001146:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800114a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114e:	dd01      	ble.n	8001154 <Arm_MoveServoGradually+0x60>
        return 0;
 8001150:	2300      	movs	r3, #0
 8001152:	e04f      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // Determine direction of movement
    float direction = (targetAngle > currentAngle) ? 1.0f : -1.0f;
 8001154:	ed97 7a02 	vldr	s14, [r7, #8]
 8001158:	edd7 7a07 	vldr	s15, [r7, #28]
 800115c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	dd02      	ble.n	800116c <Arm_MoveServoGradually+0x78>
 8001166:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800116a:	e000      	b.n	800116e <Arm_MoveServoGradually+0x7a>
 800116c:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <Arm_MoveServoGradually+0x108>)
 800116e:	617b      	str	r3, [r7, #20]

    // Calculate number of steps needed
    int steps = (int)(fabsf(targetAngle - currentAngle) / stepSize);
 8001170:	ed97 7a02 	vldr	s14, [r7, #8]
 8001174:	edd7 7a07 	vldr	s15, [r7, #28]
 8001178:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117c:	eef0 6ae7 	vabs.f32	s13, s15
 8001180:	ed97 7a01 	vldr	s14, [r7, #4]
 8001184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001188:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118c:	ee17 3a90 	vmov	r3, s15
 8001190:	613b      	str	r3, [r7, #16]

    // Move in steps until target is reached
    for (int i = 0; i < steps; i++) {
 8001192:	2300      	movs	r3, #0
 8001194:	61bb      	str	r3, [r7, #24]
 8001196:	e01d      	b.n	80011d4 <Arm_MoveServoGradually+0xe0>
        currentAngle += direction * stepSize;
 8001198:	ed97 7a05 	vldr	s14, [r7, #20]
 800119c:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a4:	ed97 7a07 	vldr	s14, [r7, #28]
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	edc7 7a07 	vstr	s15, [r7, #28]

        // Set new position
        if (Servo_SetAngle(servoId, currentAngle) != 0) {
 80011b0:	ed97 0a07 	vldr	s0, [r7, #28]
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f003 fad7 	bl	8004768 <Servo_SetAngle>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <Arm_MoveServoGradually+0xd2>
            return -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	e016      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
        }

        // Delay between steps
        HAL_Delay(stepDelay);
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f005 fad5 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	3301      	adds	r3, #1
 80011d2:	61bb      	str	r3, [r7, #24]
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	dbdd      	blt.n	8001198 <Arm_MoveServoGradually+0xa4>
    }

    // Final step to ensure we reach exactly the target angle
    if (Servo_SetAngle(servoId, targetAngle) != 0) {
 80011dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f003 fac1 	bl	8004768 <Servo_SetAngle>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <Arm_MoveServoGradually+0xfe>
        return -1;
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	e000      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    return 0;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	bf800000 	.word	0xbf800000

08001200 <Arm_MoveServo>:
  * @param  targetAngle: Desired final angle in degrees
  * @retval int: 0 if successful, -1 if error
  * @note   This function blocks until movement is complete
  */
int Arm_MoveServo(int servoId, float targetAngle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	ed87 0a00 	vstr	s0, [r7]
    return Arm_MoveServoGradually(servoId, targetAngle, ARM_DEFAULT_STEP, ARM_DEFAULT_DELAY);
 800120c:	210f      	movs	r1, #15
 800120e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001212:	ed97 0a00 	vldr	s0, [r7]
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff ff6c 	bl	80010f4 <Arm_MoveServoGradually>
 800121c:	4603      	mov	r3, r0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <pickup_and_Store>:
    return Arm_MoveTo(ARM_HOME_BASE_ANGLE, ARM_HOME_LINK1_ANGLE,
                      ARM_HOME_LINK2_ANGLE, ARM_HOME_LINK3_ANGLE);
}


void pickup_and_Store(void){
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	Arm_MoveServo(ARM_LINK2_SERVO,75);
 800122e:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8001360 <pickup_and_Store+0x138>
 8001232:	2002      	movs	r0, #2
 8001234:	f7ff ffe4 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO,14);
 8001238:	eeb2 0a0c 	vmov.f32	s0, #44	@ 0x41600000  14.0
 800123c:	2000      	movs	r0, #0
 800123e:	f7ff ffdf 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,90);
 8001242:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8001364 <pickup_and_Store+0x13c>
 8001246:	2002      	movs	r0, #2
 8001248:	f7ff ffda 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK3_SERVO,15);
 800124c:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8001250:	2003      	movs	r0, #3
 8001252:	f7ff ffd5 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK1_SERVO,70);
 8001256:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 8001368 <pickup_and_Store+0x140>
 800125a:	2001      	movs	r0, #1
 800125c:	f7ff ffd0 	bl	8001200 <Arm_MoveServo>

// read color
	Color Ball_color = GetBallColor();
 8001260:	f002 fa84 	bl	800376c <GetBallColor>
 8001264:	4603      	mov	r3, r0
 8001266:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(2000);
 8001268:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800126c:	f005 fa84 	bl	8006778 <HAL_Delay>
	Arm_MoveServo(ARM_LINK1_SERVO,50);
 8001270:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 800136c <pickup_and_Store+0x144>
 8001274:	2001      	movs	r0, #1
 8001276:	f7ff ffc3 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO,5);
 800127a:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800127e:	2000      	movs	r0, #0
 8001280:	f7ff ffbe 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK3_SERVO,15);
 8001284:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8001288:	2003      	movs	r0, #3
 800128a:	f7ff ffb9 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK1_SERVO,75);//70
 800128e:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8001360 <pickup_and_Store+0x138>
 8001292:	2001      	movs	r0, #1
 8001294:	f7ff ffb4 	bl	8001200 <Arm_MoveServo>


// vaccum pump on
	turn_on_air_pump();
 8001298:	f000 faac 	bl	80017f4 <turn_on_air_pump>

//time to suck the ball
	HAL_Delay(2000);
 800129c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012a0:	f005 fa6a 	bl	8006778 <HAL_Delay>

// vaccum pump off
	turn_off_air_pump();
 80012a4:	f000 fab2 	bl	800180c <turn_off_air_pump>


	Arm_MoveServo(ARM_LINK1_SERVO,10);
 80012a8:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80012ac:	2001      	movs	r0, #1
 80012ae:	f7ff ffa7 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,75);
 80012b2:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8001360 <pickup_and_Store+0x138>
 80012b6:	2002      	movs	r0, #2
 80012b8:	f7ff ffa2 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK3_SERVO,100);
 80012bc:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8001370 <pickup_and_Store+0x148>
 80012c0:	2003      	movs	r0, #3
 80012c2:	f7ff ff9d 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,25);
 80012c6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80012ca:	2002      	movs	r0, #2
 80012cc:	f7ff ff98 	bl	8001200 <Arm_MoveServo>

	if(Ball_color == WHITE){
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10a      	bne.n	80012ec <pickup_and_Store+0xc4>
		// bad potatoes - white
		Arm_MoveServo(ARM_BASE_SERVO,180);
 80012d6:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8001374 <pickup_and_Store+0x14c>
 80012da:	2000      	movs	r0, #0
 80012dc:	f7ff ff90 	bl	8001200 <Arm_MoveServo>
		Arm_MoveServo(ARM_LINK3_SERVO,120);
 80012e0:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8001378 <pickup_and_Store+0x150>
 80012e4:	2003      	movs	r0, #3
 80012e6:	f7ff ff8b 	bl	8001200 <Arm_MoveServo>
 80012ea:	e009      	b.n	8001300 <pickup_and_Store+0xd8>
		//HAL_Delay(8000);
	}
	else{
		//good potatoes -yellow
		Arm_MoveServo(ARM_BASE_SERVO,160);
 80012ec:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 800137c <pickup_and_Store+0x154>
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff ff85 	bl	8001200 <Arm_MoveServo>
		Arm_MoveServo(ARM_LINK3_SERVO,110);
 80012f6:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8001380 <pickup_and_Store+0x158>
 80012fa:	2003      	movs	r0, #3
 80012fc:	f7ff ff80 	bl	8001200 <Arm_MoveServo>
		//HAL_Delay(8000);
	}



	HAL_Delay(10000);
 8001300:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001304:	f005 fa38 	bl	8006778 <HAL_Delay>
	// time to drop the ball



	Arm_MoveServo(ARM_LINK3_SERVO,100);
 8001308:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8001370 <pickup_and_Store+0x148>
 800130c:	2003      	movs	r0, #3
 800130e:	f7ff ff77 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO,105);
 8001312:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8001384 <pickup_and_Store+0x15c>
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ff72 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK3_SERVO,80);
 800131c:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8001388 <pickup_and_Store+0x160>
 8001320:	2003      	movs	r0, #3
 8001322:	f7ff ff6d 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,75);
 8001326:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001360 <pickup_and_Store+0x138>
 800132a:	2002      	movs	r0, #2
 800132c:	f7ff ff68 	bl	8001200 <Arm_MoveServo>

	Arm_MoveServo(ARM_LINK3_SERVO,80);
 8001330:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8001388 <pickup_and_Store+0x160>
 8001334:	2003      	movs	r0, #3
 8001336:	f7ff ff63 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,75);
 800133a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001360 <pickup_and_Store+0x138>
 800133e:	2002      	movs	r0, #2
 8001340:	f7ff ff5e 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO,105);
 8001344:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001384 <pickup_and_Store+0x15c>
 8001348:	2000      	movs	r0, #0
 800134a:	f7ff ff59 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO,95);
 800134e:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800138c <pickup_and_Store+0x164>
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff54 	bl	8001200 <Arm_MoveServo>
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	42960000 	.word	0x42960000
 8001364:	42b40000 	.word	0x42b40000
 8001368:	428c0000 	.word	0x428c0000
 800136c:	42480000 	.word	0x42480000
 8001370:	42c80000 	.word	0x42c80000
 8001374:	43340000 	.word	0x43340000
 8001378:	42f00000 	.word	0x42f00000
 800137c:	43200000 	.word	0x43200000
 8001380:	42dc0000 	.word	0x42dc0000
 8001384:	42d20000 	.word	0x42d20000
 8001388:	42a00000 	.word	0x42a00000
 800138c:	42be0000 	.word	0x42be0000

08001390 <return_home>:
}




void return_home(void){
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	Arm_MoveServo(ARM_LINK3_SERVO,80);
 8001394:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80013c0 <return_home+0x30>
 8001398:	2003      	movs	r0, #3
 800139a:	f7ff ff31 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK1_SERVO,10);
 800139e:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80013a2:	2001      	movs	r0, #1
 80013a4:	f7ff ff2c 	bl	8001200 <Arm_MoveServo>
//	Arm_MoveServo(ARM_LINK2_SERVO, 95);//135
	Arm_MoveServo(ARM_BASE_SERVO, 105);
 80013a8:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80013c4 <return_home+0x34>
 80013ac:	2000      	movs	r0, #0
 80013ae:	f7ff ff27 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO, 95);
 80013b2:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80013c8 <return_home+0x38>
 80013b6:	2002      	movs	r0, #2
 80013b8:	f7ff ff22 	bl	8001200 <Arm_MoveServo>
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	42a00000 	.word	0x42a00000
 80013c4:	42d20000 	.word	0x42d20000
 80013c8:	42be0000 	.word	0x42be0000

080013cc <Arm_color_calibration_position>:

void Arm_color_calibration_position(){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	Arm_MoveServo(ARM_LINK2_SERVO, 85);
 80013d0:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80013e8 <Arm_color_calibration_position+0x1c>
 80013d4:	2002      	movs	r0, #2
 80013d6:	f7ff ff13 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO, 10);
 80013da:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80013de:	2000      	movs	r0, #0
 80013e0:	f7ff ff0e 	bl	8001200 <Arm_MoveServo>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	42aa0000 	.word	0x42aa0000

080013ec <init_ball_storage>:
#include "ballstorage.h"

int good_potato_storage; // left
int bad_potato_storage; // right

void init_ball_storage(){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
	good_potato_storage = Servo_Register(4, "good_potato_storage", 0, 180, 90);
 80013f0:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 8001444 <init_ball_storage+0x58>
 80013f4:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8001448 <init_ball_storage+0x5c>
 80013f8:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 800144c <init_ball_storage+0x60>
 80013fc:	4914      	ldr	r1, [pc, #80]	@ (8001450 <init_ball_storage+0x64>)
 80013fe:	2004      	movs	r0, #4
 8001400:	f003 f8c6 	bl	8004590 <Servo_Register>
 8001404:	4603      	mov	r3, r0
 8001406:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <init_ball_storage+0x68>)
 8001408:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(good_potato_storage, 90);
 800140a:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <init_ball_storage+0x68>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8001444 <init_ball_storage+0x58>
 8001412:	4618      	mov	r0, r3
 8001414:	f003 f9a8 	bl	8004768 <Servo_SetAngle>

	bad_potato_storage = Servo_Register(5, "bad_potato_storage", 0, 180, 90);
 8001418:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8001444 <init_ball_storage+0x58>
 800141c:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8001448 <init_ball_storage+0x5c>
 8001420:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800144c <init_ball_storage+0x60>
 8001424:	490c      	ldr	r1, [pc, #48]	@ (8001458 <init_ball_storage+0x6c>)
 8001426:	2005      	movs	r0, #5
 8001428:	f003 f8b2 	bl	8004590 <Servo_Register>
 800142c:	4603      	mov	r3, r0
 800142e:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <init_ball_storage+0x70>)
 8001430:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(bad_potato_storage, 90);
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <init_ball_storage+0x70>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8001444 <init_ball_storage+0x58>
 800143a:	4618      	mov	r0, r3
 800143c:	f003 f994 	bl	8004768 <Servo_SetAngle>
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	42b40000 	.word	0x42b40000
 8001448:	43340000 	.word	0x43340000
 800144c:	00000000 	.word	0x00000000
 8001450:	0800fbf8 	.word	0x0800fbf8
 8001454:	200002a4 	.word	0x200002a4
 8001458:	0800fc0c 	.word	0x0800fc0c
 800145c:	200002a8 	.word	0x200002a8

08001460 <drop_good_potatos>:

void drop_good_potatos(){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	Servo_SetAngle(good_potato_storage, 0);
 8001464:	4b09      	ldr	r3, [pc, #36]	@ (800148c <drop_good_potatos+0x2c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001490 <drop_good_potatos+0x30>
 800146c:	4618      	mov	r0, r3
 800146e:	f003 f97b 	bl	8004768 <Servo_SetAngle>
	HAL_Delay(4000);
 8001472:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8001476:	f005 f97f 	bl	8006778 <HAL_Delay>
	Servo_SetAngle(good_potato_storage, 90);
 800147a:	4b04      	ldr	r3, [pc, #16]	@ (800148c <drop_good_potatos+0x2c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001494 <drop_good_potatos+0x34>
 8001482:	4618      	mov	r0, r3
 8001484:	f003 f970 	bl	8004768 <Servo_SetAngle>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200002a4 	.word	0x200002a4
 8001490:	00000000 	.word	0x00000000
 8001494:	42b40000 	.word	0x42b40000

08001498 <drop_bad_potatos>:

void drop_bad_potatos(){
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	Servo_SetAngle(bad_potato_storage, 180);
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <drop_bad_potatos+0x2c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80014c8 <drop_bad_potatos+0x30>
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 f95f 	bl	8004768 <Servo_SetAngle>
	HAL_Delay(4000);
 80014aa:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80014ae:	f005 f963 	bl	8006778 <HAL_Delay>
	Servo_SetAngle(bad_potato_storage, 90);
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <drop_bad_potatos+0x2c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80014cc <drop_bad_potatos+0x34>
 80014ba:	4618      	mov	r0, r3
 80014bc:	f003 f954 	bl	8004768 <Servo_SetAngle>
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200002a8 	.word	0x200002a8
 80014c8:	43340000 	.word	0x43340000
 80014cc:	42b40000 	.word	0x42b40000

080014d0 <meassure_box_colour>:

uint8_t correct_box_detected = 0;
int current_dist = 0;
int remaining_distance = 0;

uint8_t meassure_box_colour(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	Buzzer_Toggle(100);
 80014d4:	2064      	movs	r0, #100	@ 0x64
 80014d6:	f004 fa63 	bl	80059a0 <Buzzer_Toggle>
    //Dummy function. Change it later.
    //return 1; //white box
    //return 0; //yellow box
    return 0; //white box
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	bd80      	pop	{r7, pc}

080014e0 <pickup>:

void pickup(){
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
    //Pickup the box.
    //Dummy function. Change it later.
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <exit_the_area>:
void exit_the_area(){
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
    //Exit the area.
    //Dummy function. Change it later.
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <box_manupilation>:

void box_manupilation(){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunction();
 8001500:	f002 f980 	bl	8003804 <Robot_LineFollowUntillJunction>
	Robot_MoveReverseGivenDistance(50);
 8001504:	2032      	movs	r0, #50	@ 0x32
 8001506:	f002 fb4b 	bl	8003ba0 <Robot_MoveReverseGivenDistance>
	robot_TurnRight180Inplace();
 800150a:	f002 fba9 	bl	8003c60 <robot_TurnRight180Inplace>
	Robot_FollowLineGivenDistance(248);
 800150e:	20f8      	movs	r0, #248	@ 0xf8
 8001510:	f002 fa02 	bl	8003918 <Robot_FollowLineGivenDistance>
	Robot_TurnLeft90Inplace();
 8001514:	f002 fc02 	bl	8003d1c <Robot_TurnLeft90Inplace>
    box_manupilation_876();
 8001518:	f000 f802 	bl	8001520 <box_manupilation_876>
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}

08001520 <box_manupilation_876>:

void box_manupilation_876(){
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
    //         }
    //     }

    // }

    Robot_MoveForwardGivenDistance(100);
 8001524:	2064      	movs	r0, #100	@ 0x64
 8001526:	f002 faa3 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 8?
 800152a:	4b29      	ldr	r3, [pc, #164]	@ (80015d0 <box_manupilation_876+0xb0>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00d      	beq.n	8001550 <box_manupilation_876+0x30>
 8001534:	4b27      	ldr	r3, [pc, #156]	@ (80015d4 <box_manupilation_876+0xb4>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d109      	bne.n	8001550 <box_manupilation_876+0x30>
        if(meassure_box_colour()==1){
 800153c:	f7ff ffc8 	bl	80014d0 <meassure_box_colour>
 8001540:	4603      	mov	r3, r0
 8001542:	2b01      	cmp	r3, #1
 8001544:	d104      	bne.n	8001550 <box_manupilation_876+0x30>
            correct_box_detected = 1;
 8001546:	4b23      	ldr	r3, [pc, #140]	@ (80015d4 <box_manupilation_876+0xb4>)
 8001548:	2201      	movs	r2, #1
 800154a:	701a      	strb	r2, [r3, #0]
            pickup();
 800154c:	f7ff ffc8 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 8001550:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001554:	f002 fa8c 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 7?
 8001558:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <box_manupilation_876+0xb0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00d      	beq.n	800157e <box_manupilation_876+0x5e>
 8001562:	4b1c      	ldr	r3, [pc, #112]	@ (80015d4 <box_manupilation_876+0xb4>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d109      	bne.n	800157e <box_manupilation_876+0x5e>
        if(meassure_box_colour()==1){
 800156a:	f7ff ffb1 	bl	80014d0 <meassure_box_colour>
 800156e:	4603      	mov	r3, r0
 8001570:	2b01      	cmp	r3, #1
 8001572:	d104      	bne.n	800157e <box_manupilation_876+0x5e>
            correct_box_detected = 1;
 8001574:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <box_manupilation_876+0xb4>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
            pickup();
 800157a:	f7ff ffb1 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 800157e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001582:	f002 fa75 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 6?
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <box_manupilation_876+0xb0>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d00d      	beq.n	80015ac <box_manupilation_876+0x8c>
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <box_manupilation_876+0xb4>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d109      	bne.n	80015ac <box_manupilation_876+0x8c>
        if(meassure_box_colour()==1){
 8001598:	f7ff ff9a 	bl	80014d0 <meassure_box_colour>
 800159c:	4603      	mov	r3, r0
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d104      	bne.n	80015ac <box_manupilation_876+0x8c>
            correct_box_detected = 1;
 80015a2:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <box_manupilation_876+0xb4>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
            pickup();
 80015a8:	f7ff ff9a 	bl	80014e0 <pickup>
        }
    }
    //Now robot is at near the 6 location. In between 3,4,6,7.
    Robot_MoveReverseGivenDistance(100); //go_back(10);
 80015ac:	2064      	movs	r0, #100	@ 0x64
 80015ae:	f002 faf7 	bl	8003ba0 <Robot_MoveReverseGivenDistance>
    if(correct_box_detected == 1){
 80015b2:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <box_manupilation_876+0xb4>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d104      	bne.n	80015c4 <box_manupilation_876+0xa4>
        Robot_TurnLeft90Inplace(); //turn_left_carefully();
 80015ba:	f002 fbaf 	bl	8003d1c <Robot_TurnLeft90Inplace>
        exit_the_area();
 80015be:	f7ff ff96 	bl	80014ee <exit_the_area>
    else{
        Robot_TurnRight90Inplace();//turn_right_carefully();
        box_manupilation_630();
    }

}
 80015c2:	e003      	b.n	80015cc <box_manupilation_876+0xac>
        Robot_TurnRight90Inplace();//turn_right_carefully();
 80015c4:	f002 fb20 	bl	8003c08 <Robot_TurnRight90Inplace>
        box_manupilation_630();
 80015c8:	f000 f806 	bl	80015d8 <box_manupilation_630>
}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	2000075e 	.word	0x2000075e
 80015d4:	200002ac 	.word	0x200002ac

080015d8 <box_manupilation_630>:

void box_manupilation_630(){
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
    //             }
    //         }
    //     }

    // }
    Robot_MoveForwardGivenDistance(150);
 80015dc:	2096      	movs	r0, #150	@ 0x96
 80015de:	f002 fa47 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 3?
 80015e2:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <box_manupilation_630+0x9c>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00d      	beq.n	8001608 <box_manupilation_630+0x30>
 80015ec:	4b22      	ldr	r3, [pc, #136]	@ (8001678 <box_manupilation_630+0xa0>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d109      	bne.n	8001608 <box_manupilation_630+0x30>
        if(meassure_box_colour()==1){
 80015f4:	f7ff ff6c 	bl	80014d0 <meassure_box_colour>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d104      	bne.n	8001608 <box_manupilation_630+0x30>
            correct_box_detected = 1;
 80015fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <box_manupilation_630+0xa0>)
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]
            pickup();
 8001604:	f7ff ff6c 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 8001608:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800160c:	f002 fa30 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 0?
 8001610:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <box_manupilation_630+0x9c>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00d      	beq.n	8001636 <box_manupilation_630+0x5e>
 800161a:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <box_manupilation_630+0xa0>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d109      	bne.n	8001636 <box_manupilation_630+0x5e>
        if(meassure_box_colour()==1){
 8001622:	f7ff ff55 	bl	80014d0 <meassure_box_colour>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d104      	bne.n	8001636 <box_manupilation_630+0x5e>
            correct_box_detected = 1;
 800162c:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <box_manupilation_630+0xa0>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]
            pickup();
 8001632:	f7ff ff55 	bl	80014e0 <pickup>
        }
    }

    Robot_MoveForwardUntillLine();      //detect_junction();
 8001636:	f002 f9d9 	bl	80039ec <Robot_MoveForwardUntillLine>
    Robot_MoveForwardGivenDistance(30);
 800163a:	201e      	movs	r0, #30
 800163c:	f002 fa18 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    Robot_LineFollowUntillJunction();   //line_follow_until_junction();
 8001640:	f002 f8e0 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_TurnRight90Inplace();         //turn_right();
 8001644:	f002 fae0 	bl	8003c08 <Robot_TurnRight90Inplace>
    Robot_LineFollowUntillJunction();   //line_follow_until_junction();
 8001648:	f002 f8dc 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_TurnRight90Inplace();
 800164c:	f002 fadc 	bl	8003c08 <Robot_TurnRight90Inplace>
    Robot_LineFollowUntillJunction();   //line_follow_until_junction();
 8001650:	f002 f8d8 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_MoveForwardGivenDistance(30); //go_straight(30);
 8001654:	201e      	movs	r0, #30
 8001656:	f002 fa0b 	bl	8003a70 <Robot_MoveForwardGivenDistance>

    //Now robot in between 1,2.
    if(correct_box_detected == 1){
 800165a:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <box_manupilation_630+0xa0>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d104      	bne.n	800166c <box_manupilation_630+0x94>
        Robot_MoveForwardUntillLine();  //go_straight_until_line();
 8001662:	f002 f9c3 	bl	80039ec <Robot_MoveForwardUntillLine>
        exit_the_area();
 8001666:	f7ff ff42 	bl	80014ee <exit_the_area>

    else{
        box_manupilation_258();
    }
    
}
 800166a:	e001      	b.n	8001670 <box_manupilation_630+0x98>
        box_manupilation_258();
 800166c:	f000 f806 	bl	800167c <box_manupilation_258>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	2000075e 	.word	0x2000075e
 8001678:	200002ac 	.word	0x200002ac

0800167c <box_manupilation_258>:

void box_manupilation_258(){
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
    //                 correct_box_detected = 1;
    //                 pickup();
    //             }
    //         }
    //     }
    Robot_MoveForwardGivenDistance(100);
 8001680:	2064      	movs	r0, #100	@ 0x64
 8001682:	f002 f9f5 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 2?
 8001686:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <box_manupilation_258+0x78>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d00d      	beq.n	80016ac <box_manupilation_258+0x30>
 8001690:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <box_manupilation_258+0x7c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d109      	bne.n	80016ac <box_manupilation_258+0x30>
        if(meassure_box_colour()==1){
 8001698:	f7ff ff1a 	bl	80014d0 <meassure_box_colour>
 800169c:	4603      	mov	r3, r0
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d104      	bne.n	80016ac <box_manupilation_258+0x30>
            correct_box_detected = 1;
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <box_manupilation_258+0x7c>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	701a      	strb	r2, [r3, #0]
            pickup();
 80016a8:	f7ff ff1a 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 80016ac:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80016b0:	f002 f9de 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 5?
 80016b4:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <box_manupilation_258+0x78>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00d      	beq.n	80016da <box_manupilation_258+0x5e>
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <box_manupilation_258+0x7c>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d109      	bne.n	80016da <box_manupilation_258+0x5e>
        if(meassure_box_colour()==1){
 80016c6:	f7ff ff03 	bl	80014d0 <meassure_box_colour>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d104      	bne.n	80016da <box_manupilation_258+0x5e>
            correct_box_detected = 1;
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <box_manupilation_258+0x7c>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]
            pickup();
 80016d6:	f7ff ff03 	bl	80014e0 <pickup>
        }
    }
    //Ignpre box 8

    Robot_MoveForwardUntillLine();    //go_straight_unitl_line();
 80016da:	f002 f987 	bl	80039ec <Robot_MoveForwardUntillLine>
    if(correct_box_detected == 1){
 80016de:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <box_manupilation_258+0x7c>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d102      	bne.n	80016ec <box_manupilation_258+0x70>
        exit_the_area();
 80016e6:	f7ff ff02 	bl	80014ee <exit_the_area>

    else{
        box_manupilation_741();
    }

}
 80016ea:	e001      	b.n	80016f0 <box_manupilation_258+0x74>
        box_manupilation_741();
 80016ec:	f000 f806 	bl	80016fc <box_manupilation_741>
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	2000075e 	.word	0x2000075e
 80016f8:	200002ac 	.word	0x200002ac

080016fc <box_manupilation_741>:

void box_manupilation_741(){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
    Robot_TurnLeft90Inplace();          // turn_left_on_line();
 8001700:	f002 fb0c 	bl	8003d1c <Robot_TurnLeft90Inplace>
    Robot_LineFollowUntillJunction();   // line_follow_until_junction();
 8001704:	f002 f87e 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_MoveForwardGivenDistance(200); // go_straight(50);
 8001708:	20c8      	movs	r0, #200	@ 0xc8
 800170a:	f002 f9b1 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    robot_TurnRight180Inplace();        // turn(180);
 800170e:	f002 faa7 	bl	8003c60 <robot_TurnRight180Inplace>
    Robot_LineFollowUntillJunction();   // line_follow_until_junction();
 8001712:	f002 f877 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_MoveForwardGivenDistance(300); // go_straight(15);
 8001716:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800171a:	f002 f9a9 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    Robot_TurnRight90Inplace();         // turn_right();
 800171e:	f002 fa73 	bl	8003c08 <Robot_TurnRight90Inplace>
    //             }
    //         }
    //     }

    // }
    Robot_MoveForwardGivenDistance(100);
 8001722:	2064      	movs	r0, #100	@ 0x64
 8001724:	f002 f9a4 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 7?
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <box_manupilation_741+0xd8>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00d      	beq.n	800174e <box_manupilation_741+0x52>
 8001732:	4b29      	ldr	r3, [pc, #164]	@ (80017d8 <box_manupilation_741+0xdc>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d109      	bne.n	800174e <box_manupilation_741+0x52>
        if(meassure_box_colour()==1){
 800173a:	f7ff fec9 	bl	80014d0 <meassure_box_colour>
 800173e:	4603      	mov	r3, r0
 8001740:	2b01      	cmp	r3, #1
 8001742:	d104      	bne.n	800174e <box_manupilation_741+0x52>
            correct_box_detected = 1;
 8001744:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <box_manupilation_741+0xdc>)
 8001746:	2201      	movs	r2, #1
 8001748:	701a      	strb	r2, [r3, #0]
            pickup();
 800174a:	f7ff fec9 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 800174e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001752:	f002 f98d 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 4?
 8001756:	4b1f      	ldr	r3, [pc, #124]	@ (80017d4 <box_manupilation_741+0xd8>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00d      	beq.n	800177c <box_manupilation_741+0x80>
 8001760:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <box_manupilation_741+0xdc>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d109      	bne.n	800177c <box_manupilation_741+0x80>
        if(meassure_box_colour()==1){
 8001768:	f7ff feb2 	bl	80014d0 <meassure_box_colour>
 800176c:	4603      	mov	r3, r0
 800176e:	2b01      	cmp	r3, #1
 8001770:	d104      	bne.n	800177c <box_manupilation_741+0x80>
            correct_box_detected = 1;
 8001772:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <box_manupilation_741+0xdc>)
 8001774:	2201      	movs	r2, #1
 8001776:	701a      	strb	r2, [r3, #0]
            pickup();
 8001778:	f7ff feb2 	bl	80014e0 <pickup>
        }
    }
    Robot_MoveForwardGivenDistance(300);
 800177c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001780:	f002 f976 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    if(see_box && correct_box_detected == 0){       //Box detected at 1?
 8001784:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <box_manupilation_741+0xd8>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00d      	beq.n	80017aa <box_manupilation_741+0xae>
 800178e:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <box_manupilation_741+0xdc>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d109      	bne.n	80017aa <box_manupilation_741+0xae>
        if(meassure_box_colour()==1){
 8001796:	f7ff fe9b 	bl	80014d0 <meassure_box_colour>
 800179a:	4603      	mov	r3, r0
 800179c:	2b01      	cmp	r3, #1
 800179e:	d104      	bne.n	80017aa <box_manupilation_741+0xae>
            correct_box_detected = 1;
 80017a0:	4b0d      	ldr	r3, [pc, #52]	@ (80017d8 <box_manupilation_741+0xdc>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]
            pickup();
 80017a6:	f7ff fe9b 	bl	80014e0 <pickup>
        }
    }

    Robot_MoveForwardUntillLine();      // detect_line();
 80017aa:	f002 f91f 	bl	80039ec <Robot_MoveForwardUntillLine>
    Robot_MoveForwardGivenDistance(30);
 80017ae:	201e      	movs	r0, #30
 80017b0:	f002 f95e 	bl	8003a70 <Robot_MoveForwardGivenDistance>
    Robot_LineFollowUntillJunction();   // line_follow_until_junction();
 80017b4:	f002 f826 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_TurnLeft90Inplace();          // turn_left();
 80017b8:	f002 fab0 	bl	8003d1c <Robot_TurnLeft90Inplace>
    Robot_LineFollowUntillJunction();   // line_follow_until_junction();
 80017bc:	f002 f822 	bl	8003804 <Robot_LineFollowUntillJunction>
    Robot_TurnLeft90Inplace();          // turn_left();
 80017c0:	f002 faac 	bl	8003d1c <Robot_TurnLeft90Inplace>
    Robot_LineFollowUntillJunction();   // line_follow_until_junction();
 80017c4:	f002 f81e 	bl	8003804 <Robot_LineFollowUntillJunction>

    Robot_MoveForwardUntillLine();      // go_straight_until_line();
 80017c8:	f002 f910 	bl	80039ec <Robot_MoveForwardUntillLine>
    exit_the_area();
 80017cc:	f7ff fe8f 	bl	80014ee <exit_the_area>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2000075e 	.word	0x2000075e
 80017d8:	200002ac 	.word	0x200002ac

080017dc <turn_on_water_pump>:
const int BOX_THRESHOLD = 50; // minimum value to register a box


//***** Pump Controlling functions ******************************************************//

void turn_on_water_pump(){
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2104      	movs	r1, #4
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <turn_on_water_pump+0x14>)
 80017e6:	f006 fa1d 	bl	8007c24 <HAL_GPIO_WritePin>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40020800 	.word	0x40020800

080017f4 <turn_on_air_pump>:

void turn_off_water_pump(){
	HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, 1);
}

void turn_on_air_pump(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2102      	movs	r1, #2
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <turn_on_air_pump+0x14>)
 80017fe:	f006 fa11 	bl	8007c24 <HAL_GPIO_WritePin>
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40020800 	.word	0x40020800

0800180c <turn_off_air_pump>:

void turn_off_air_pump(){
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 1);
 8001810:	2201      	movs	r2, #1
 8001812:	2102      	movs	r1, #2
 8001814:	4802      	ldr	r0, [pc, #8]	@ (8001820 <turn_off_air_pump+0x14>)
 8001816:	f006 fa05 	bl	8007c24 <HAL_GPIO_WritePin>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40020800 	.word	0x40020800

08001824 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t prevokbtncount = 0;

volatile uint32_t nextbtncount = 1;
volatile uint32_t prevnextbtncount = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 800182e:	f004 ff97 	bl	8006760 <HAL_GetTick>
 8001832:	4603      	mov	r3, r0
 8001834:	4a17      	ldr	r2, [pc, #92]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x70>)
 8001836:	6013      	str	r3, [r2, #0]
    if (GPIO_Pin == B1_Pin && (currentMillis - previousMillis > 650))  // Replace BUTTON_PIN with actual GPIO pin
 8001838:	88fb      	ldrh	r3, [r7, #6]
 800183a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800183e:	d10e      	bne.n	800185e <HAL_GPIO_EXTI_Callback+0x3a>
 8001840:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x70>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <HAL_GPIO_EXTI_Callback+0x74>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f240 228a 	movw	r2, #650	@ 0x28a
 800184e:	4293      	cmp	r3, r2
 8001850:	d905      	bls.n	800185e <HAL_GPIO_EXTI_Callback+0x3a>
	{
    	nextbtncount++; // Set flag when button is pressed
 8001852:	4b12      	ldr	r3, [pc, #72]	@ (800189c <HAL_GPIO_EXTI_Callback+0x78>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	3301      	adds	r3, #1
 8001858:	4a10      	ldr	r2, [pc, #64]	@ (800189c <HAL_GPIO_EXTI_Callback+0x78>)
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	e011      	b.n	8001882 <HAL_GPIO_EXTI_Callback+0x5e>
		//Buzzer_On();
	}
    else if (GPIO_Pin == GPIO_PIN_11 && (currentMillis - previousMillis > 650)){
 800185e:	88fb      	ldrh	r3, [r7, #6]
 8001860:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001864:	d10d      	bne.n	8001882 <HAL_GPIO_EXTI_Callback+0x5e>
 8001866:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x70>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <HAL_GPIO_EXTI_Callback+0x74>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	f240 228a 	movw	r2, #650	@ 0x28a
 8001874:	4293      	cmp	r3, r2
 8001876:	d904      	bls.n	8001882 <HAL_GPIO_EXTI_Callback+0x5e>
    	okbtncount++;
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3301      	adds	r3, #1
 800187e:	4a08      	ldr	r2, [pc, #32]	@ (80018a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001880:	6013      	str	r3, [r2, #0]
    }

    previousMillis = currentMillis;
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <HAL_GPIO_EXTI_Callback+0x70>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a04      	ldr	r2, [pc, #16]	@ (8001898 <HAL_GPIO_EXTI_Callback+0x74>)
 8001888:	6013      	str	r3, [r2, #0]
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200002b4 	.word	0x200002b4
 8001898:	200002b0 	.word	0x200002b0
 800189c:	20000010 	.word	0x20000010
 80018a0:	200002b8 	.word	0x200002b8

080018a4 <Reset_buttons>:

void Reset_buttons(){
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
	okbtncount = 0;
 80018a8:	4b08      	ldr	r3, [pc, #32]	@ (80018cc <Reset_buttons+0x28>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
	prevokbtncount = 0;
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <Reset_buttons+0x2c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]

	nextbtncount = 0;
 80018b4:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <Reset_buttons+0x30>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
	prevnextbtncount = 0;
 80018ba:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <Reset_buttons+0x34>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	200002b8 	.word	0x200002b8
 80018d0:	200002bc 	.word	0x200002bc
 80018d4:	20000010 	.word	0x20000010
 80018d8:	200002c0 	.word	0x200002c0

080018dc <binaryToDecimal4Bit>:



int binaryToDecimal4Bit(int binaryArray[]) {
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
    // For 4-bit number where index 0 is the least significant bit
    return binaryArray[0] * 1 +    // 2^0 = 1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681a      	ldr	r2, [r3, #0]
           binaryArray[1] * 2 +    // 2^1 = 2
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3304      	adds	r3, #4
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	005b      	lsls	r3, r3, #1
    return binaryArray[0] * 1 +    // 2^0 = 1
 80018f0:	441a      	add	r2, r3
           binaryArray[2] * 4 +    // 2^2 = 4
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3308      	adds	r3, #8
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	009b      	lsls	r3, r3, #2
           binaryArray[1] * 2 +    // 2^1 = 2
 80018fa:	441a      	add	r2, r3
           binaryArray[3] * 8;     // 2^3 = 8
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	330c      	adds	r3, #12
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	00db      	lsls	r3, r3, #3
           binaryArray[2] * 4 +    // 2^2 = 4
 8001904:	4413      	add	r3, r2
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <isEven>:

// Returns 0 if number is odd, 1 if even
int isEven(int number) {
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
    return !(number % 2);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	2b00      	cmp	r3, #0
 8001922:	bf0c      	ite	eq
 8001924:	2301      	moveq	r3, #1
 8001926:	2300      	movne	r3, #0
 8001928:	b2db      	uxtb	r3, r3
}
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <Controller_Init>:
#include "fonts.h"
#include <stdio.h>

static float oldSpeed = 0;

void Controller_Init(Controller *controller) {
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
    // Initialize motor struct
	controller->forward_error = 0;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
	controller->rotational_error = 0;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	605a      	str	r2, [r3, #4]
	controller->previous_forward_error = 0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f04f 0200 	mov.w	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
	controller->previous_rotational_error = 0;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	60da      	str	r2, [r3, #12]
	controller->velocity = 0;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	611a      	str	r2, [r3, #16]
	controller->omega = 0;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	615a      	str	r2, [r3, #20]
	controller->left_motor_pwm = 0;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
	controller->right_motor_pwm = 0;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
	controller->controllers_enabled = 1;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2020 	strb.w	r2, [r3, #32]
	controller->feedforward_enabled = 1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <Controller_EnableControllers>:

/**
 * Enable motor controllers.
 */
void Controller_EnableControllers(Controller *controller) {
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
    controller->controllers_enabled = 1;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2201      	movs	r2, #1
 80019a6:	f883 2020 	strb.w	r2, [r3, #32]
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <Controller_DisableControllers>:

/**
 * Disable motor controllers.
 */
void Controller_DisableControllers(Controller *controller) {
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
    controller->controllers_enabled = 0;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2020 	strb.w	r2, [r3, #32]
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <Controller_ResetControllers>:

/**
 * Reset the error integrals for both forward and rotational controllers.
 */
void Controller_ResetControllers(Controller *controller) {
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
    controller->forward_error = 0;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
    controller->rotational_error = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
    controller->previous_forward_error = 0;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
    controller->previous_rotational_error = 0;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <Controller_Stop>:

void Controller_Stop(){
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 8001a0c:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001a20 <Controller_Stop+0x18>
 8001a10:	f001 f9a6 	bl	8002d60 <setMotorLPWM>
	setMotorRPWM(0);
 8001a14:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8001a20 <Controller_Stop+0x18>
 8001a18:	f001 f9e8 	bl	8002dec <setMotorRPWM>
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	00000000 	.word	0x00000000

08001a24 <UpdateControllers>:


/**
 * Update motor controllers based on velocity, angular velocity, and steering adjustment.
 */
void UpdateControllers(Controller *controller, float velocity, float omega, float steering_adjustment) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b090      	sub	sp, #64	@ 0x40
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a30:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a34:	ed87 1a00 	vstr	s2, [r7]
    float forward_output, rotational_output, left_output, right_output;
    //float left_speed, right_speed, left_ff, right_ff;

    controller->velocity = velocity;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	611a      	str	r2, [r3, #16]
    controller->omega = omega;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	615a      	str	r2, [r3, #20]

    // Forward motion control
    float forward_increment = velocity * LOOP_INTERVAL;//
 8001a44:	4b6c      	ldr	r3, [pc, #432]	@ (8001bf8 <UpdateControllers+0x1d4>)
 8001a46:	edd3 7a00 	vldr	s15, [r3]
 8001a4a:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a52:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    controller->forward_error += forward_increment - robot_fwd_change();
 8001a56:	f000 fae7 	bl	8002028 <robot_fwd_change>
 8001a5a:	eeb0 7a40 	vmov.f32	s14, s0
 8001a5e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a62:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	edc3 7a00 	vstr	s15, [r3]
    float forward_diff = controller->forward_error - controller->previous_forward_error;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	ed93 7a00 	vldr	s14, [r3]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a86:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    controller->previous_forward_error = controller->forward_error;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	609a      	str	r2, [r3, #8]
    forward_output = FWD_KP * controller->forward_error + FWD_KD * forward_diff;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	ed93 7a00 	vldr	s14, [r3]
 8001a98:	4b58      	ldr	r3, [pc, #352]	@ (8001bfc <UpdateControllers+0x1d8>)
 8001a9a:	edd3 7a00 	vldr	s15, [r3]
 8001a9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa2:	4b57      	ldr	r3, [pc, #348]	@ (8001c00 <UpdateControllers+0x1dc>)
 8001aa4:	edd3 6a00 	vldr	s13, [r3]
 8001aa8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Rotational control
    float rotational_increment = omega * LOOP_INTERVAL;
 8001ab8:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf8 <UpdateControllers+0x1d4>)
 8001aba:	edd3 7a00 	vldr	s15, [r3]
 8001abe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ac6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    controller->rotational_error += rotational_increment - robot_rot_change();
 8001aca:	f000 fabf 	bl	800204c <robot_rot_change>
 8001ace:	eeb0 7a40 	vmov.f32	s14, s0
 8001ad2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ad6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	edc3 7a01 	vstr	s15, [r3, #4]
    controller->rotational_error -= steering_adjustment;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	ed93 7a01 	vldr	s14, [r3, #4]
 8001af0:	edd7 7a00 	vldr	s15, [r7]
 8001af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	edc3 7a01 	vstr	s15, [r3, #4]
    float rotational_diff = controller->rotational_error - controller->previous_rotational_error;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    controller->previous_rotational_error = controller->rotational_error;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	60da      	str	r2, [r3, #12]
    rotational_output = ROT_KP * controller->rotational_error + ROT_KD * rotational_diff;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b20:	4b38      	ldr	r3, [pc, #224]	@ (8001c04 <UpdateControllers+0x1e0>)
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b2a:	4b37      	ldr	r3, [pc, #220]	@ (8001c08 <UpdateControllers+0x1e4>)
 8001b2c:	edd3 6a00 	vldr	s13, [r3]
 8001b30:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b3c:	edc7 7a08 	vstr	s15, [r7, #32]

    // Combine forward and rotational outputs
    left_output = forward_output - rotational_output;
 8001b40:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001b44:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b4c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    right_output = forward_output + rotational_output;
 8001b50:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001b54:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    float tangent_speed = omega * ROBOT_RADIUS * RADIANS_PER_DEGREE;
 8001b60:	4b2a      	ldr	r3, [pc, #168]	@ (8001c0c <UpdateControllers+0x1e8>)
 8001b62:	ed93 7a00 	vldr	s14, [r3]
 8001b66:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6e:	4b28      	ldr	r3, [pc, #160]	@ (8001c10 <UpdateControllers+0x1ec>)
 8001b70:	edd3 7a00 	vldr	s15, [r3]
 8001b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b78:	edc7 7a07 	vstr	s15, [r7, #28]

	float left_speed = velocity - tangent_speed;
 8001b7c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b80:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b88:	edc7 7a06 	vstr	s15, [r7, #24]
	float right_speed = velocity + tangent_speed;
 8001b8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b90:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b98:	edc7 7a05 	vstr	s15, [r7, #20]

	if (controller->feedforward_enabled) {
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d017      	beq.n	8001bd6 <UpdateControllers+0x1b2>
		// Feedforward calculation
		left_output += leftFeedForward(left_speed);
 8001ba6:	ed97 0a06 	vldr	s0, [r7, #24]
 8001baa:	f000 f833 	bl	8001c14 <leftFeedForward>
 8001bae:	eeb0 7a40 	vmov.f32	s14, s0
 8001bb2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001bb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bba:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		right_output += rightFeedForward(right_speed);
 8001bbe:	ed97 0a05 	vldr	s0, [r7, #20]
 8001bc2:	f000 f88d 	bl	8001ce0 <rightFeedForward>
 8001bc6:	eeb0 7a40 	vmov.f32	s14, s0
 8001bca:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001bce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bd2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	}

    if (controller->controllers_enabled) {
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d007      	beq.n	8001bf0 <UpdateControllers+0x1cc>
    	setMotorLPWM(left_output);
 8001be0:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001be4:	f001 f8bc 	bl	8002d60 <setMotorLPWM>
        setMotorRPWM(right_output);
 8001be8:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001bec:	f001 f8fe 	bl	8002dec <setMotorRPWM>
    }


}
 8001bf0:	bf00      	nop
 8001bf2:	3740      	adds	r7, #64	@ 0x40
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	0800ff90 	.word	0x0800ff90
 8001bfc:	0800ffa0 	.word	0x0800ffa0
 8001c00:	0800ffa4 	.word	0x0800ffa4
 8001c04:	0800ffa8 	.word	0x0800ffa8
 8001c08:	0800ffac 	.word	0x0800ffac
 8001c0c:	0800ff80 	.word	0x0800ff80
 8001c10:	0800ff88 	.word	0x0800ff88

08001c14 <leftFeedForward>:


float leftFeedForward(float speed) {
 8001c14:	b480      	push	{r7}
 8001c16:	b087      	sub	sp, #28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	ed87 0a01 	vstr	s0, [r7, #4]
//  static float oldSpeed = speed;
  float leftFF = speed * SPEED_FF;
 8001c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ccc <leftFeedForward+0xb8>)
 8001c20:	edd3 7a00 	vldr	s15, [r3]
 8001c24:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c2c:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 8001c30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd09      	ble.n	8001c52 <leftFeedForward+0x3e>
    leftFF += BIAS_FF;
 8001c3e:	4b24      	ldr	r3, [pc, #144]	@ (8001cd0 <leftFeedForward+0xbc>)
 8001c40:	edd3 7a00 	vldr	s15, [r3]
 8001c44:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c4c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001c50:	e00f      	b.n	8001c72 <leftFeedForward+0x5e>
  } else if (speed < 0) {
 8001c52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5e:	d508      	bpl.n	8001c72 <leftFeedForward+0x5e>
    leftFF -= BIAS_FF;
 8001c60:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <leftFeedForward+0xbc>)
 8001c62:	edd3 7a00 	vldr	s15, [r3]
 8001c66:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6e:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <leftFeedForward+0xc0>)
 8001c74:	edd3 7a00 	vldr	s15, [r3]
 8001c78:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c80:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <leftFeedForward+0xc4>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c8a:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 8001c8e:	4a11      	ldr	r2, [pc, #68]	@ (8001cd4 <leftFeedForward+0xc0>)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 8001c94:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <leftFeedForward+0xc8>)
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ca2:	edc7 7a03 	vstr	s15, [r7, #12]
  leftFF += accFF;
 8001ca6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001caa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb2:	edc7 7a05 	vstr	s15, [r7, #20]
  return leftFF;
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	ee07 3a90 	vmov	s15, r3
}
 8001cbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc0:	371c      	adds	r7, #28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	0800ff94 	.word	0x0800ff94
 8001cd0:	0800ff9c 	.word	0x0800ff9c
 8001cd4:	200002c4 	.word	0x200002c4
 8001cd8:	0800ff8c 	.word	0x0800ff8c
 8001cdc:	0800ff98 	.word	0x0800ff98

08001ce0 <rightFeedForward>:

float rightFeedForward(float speed) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	b087      	sub	sp, #28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	ed87 0a01 	vstr	s0, [r7, #4]
  //static float oldSpeed = speed;
  float rightFF = speed * SPEED_FF;
 8001cea:	4b2b      	ldr	r3, [pc, #172]	@ (8001d98 <rightFeedForward+0xb8>)
 8001cec:	edd3 7a00 	vldr	s15, [r3]
 8001cf0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf8:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 8001cfc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d08:	dd09      	ble.n	8001d1e <rightFeedForward+0x3e>
    rightFF += BIAS_FF;
 8001d0a:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <rightFeedForward+0xbc>)
 8001d0c:	edd3 7a00 	vldr	s15, [r3]
 8001d10:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d18:	edc7 7a05 	vstr	s15, [r7, #20]
 8001d1c:	e00f      	b.n	8001d3e <rightFeedForward+0x5e>
  } else if (speed < 0) {
 8001d1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	d508      	bpl.n	8001d3e <rightFeedForward+0x5e>
    rightFF -= BIAS_FF;
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <rightFeedForward+0xbc>)
 8001d2e:	edd3 7a00 	vldr	s15, [r3]
 8001d32:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d3a:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 8001d3e:	4b18      	ldr	r3, [pc, #96]	@ (8001da0 <rightFeedForward+0xc0>)
 8001d40:	edd3 7a00 	vldr	s15, [r3]
 8001d44:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d4c:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <rightFeedForward+0xc4>)
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 8001d5a:	4a11      	ldr	r2, [pc, #68]	@ (8001da0 <rightFeedForward+0xc0>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <rightFeedForward+0xc8>)
 8001d62:	edd3 7a00 	vldr	s15, [r3]
 8001d66:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	edc7 7a03 	vstr	s15, [r7, #12]
  rightFF += accFF;
 8001d72:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d76:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7e:	edc7 7a05 	vstr	s15, [r7, #20]
  return rightFF;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	ee07 3a90 	vmov	s15, r3
}
 8001d88:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8c:	371c      	adds	r7, #28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	0800ff94 	.word	0x0800ff94
 8001d9c:	0800ff9c 	.word	0x0800ff9c
 8001da0:	200002c4 	.word	0x200002c4
 8001da4:	0800ff8c 	.word	0x0800ff8c
 8001da8:	0800ff98 	.word	0x0800ff98

08001dac <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8001db0:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <Delay_Init+0x38>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d10e      	bne.n	8001dda <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <Delay_Init+0x38>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <Delay_Init+0x38>)
 8001dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dc6:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8001dc8:	4b07      	ldr	r3, [pc, #28]	@ (8001de8 <Delay_Init+0x3c>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <Delay_Init+0x3c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <Delay_Init+0x3c>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6013      	str	r3, [r2, #0]
    }
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000edf0 	.word	0xe000edf0
 8001de8:	e0001000 	.word	0xe0001000

08001dec <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <delayMicroseconds+0x38>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 180; // Our MCU runs at 180 MHz, so each microsecond lasts 16 clock ticks
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	22b4      	movs	r2, #180	@ 0xb4
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8001e04:	bf00      	nop
 8001e06:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <delayMicroseconds+0x38>)
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f8      	bhi.n	8001e06 <delayMicroseconds+0x1a>
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e0001000 	.word	0xe0001000

08001e28 <getRightEncoderCounts>:
/*
 * NOTE: your timers might be different based on what you used when designing your PCB!
 * Also, if your encoder values are negative of what they should be, multiply the return values by -1.
 */

int16_t getRightEncoderCounts() {
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
	return (int16_t) TIM2->CNT;
 8001e2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e32:	b21b      	sxth	r3, r3
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
	return (int16_t) TIM1->CNT;
 8001e44:	4b03      	ldr	r3, [pc, #12]	@ (8001e54 <getLeftEncoderCounts+0x14>)
 8001e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e48:	b21b      	sxth	r3, r3
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	40010000 	.word	0x40010000

08001e58 <resetEncoders>:

void resetEncoders() {
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
	TIM1->CNT = (int16_t) 0;
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <resetEncoders+0x44>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CNT = (int16_t) 0;
 8001e62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	@ 0x24
	m_robot_distance = 0;
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea0 <resetEncoders+0x48>)
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
	m_robot_angle = 0;
 8001e72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea4 <resetEncoders+0x4c>)
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
	left_delta = 0;
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <resetEncoders+0x50>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	801a      	strh	r2, [r3, #0]
	right_delta = 0;
 8001e80:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <resetEncoders+0x54>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	801a      	strh	r2, [r3, #0]
	previous_left_count = 0;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <resetEncoders+0x58>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	801a      	strh	r2, [r3, #0]
	previous_right_count = 0;
 8001e8c:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <resetEncoders+0x5c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	801a      	strh	r2, [r3, #0]

}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40010000 	.word	0x40010000
 8001ea0:	200002c8 	.word	0x200002c8
 8001ea4:	200002cc 	.word	0x200002cc
 8001ea8:	200002d0 	.word	0x200002d0
 8001eac:	200002d2 	.word	0x200002d2
 8001eb0:	200002d4 	.word	0x200002d4
 8001eb4:	200002d6 	.word	0x200002d6

08001eb8 <resetEncodersinSystick>:

void resetEncodersinSystick() {
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
	TIM1->CNT = (int16_t) 0;
 8001ebc:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <resetEncodersinSystick+0x1c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CNT = (int16_t) 0;
 8001ec2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	40010000 	.word	0x40010000

08001ed8 <update_Encoder_Data>:

void update_Encoder_Data(){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
	int16_t left_count = getLeftEncoderCounts();
 8001ede:	f7ff ffaf 	bl	8001e40 <getLeftEncoderCounts>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	81fb      	strh	r3, [r7, #14]
	int16_t right_count = getRightEncoderCounts();
 8001ee6:	f7ff ff9f 	bl	8001e28 <getRightEncoderCounts>
 8001eea:	4603      	mov	r3, r0
 8001eec:	81bb      	strh	r3, [r7, #12]

	left_delta = left_count - previous_left_count;
 8001eee:	89fa      	ldrh	r2, [r7, #14]
 8001ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe0 <update_Encoder_Data+0x108>)
 8001ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	b21a      	sxth	r2, r3
 8001efe:	4b39      	ldr	r3, [pc, #228]	@ (8001fe4 <update_Encoder_Data+0x10c>)
 8001f00:	801a      	strh	r2, [r3, #0]
	previous_left_count = left_count;
 8001f02:	4a37      	ldr	r2, [pc, #220]	@ (8001fe0 <update_Encoder_Data+0x108>)
 8001f04:	89fb      	ldrh	r3, [r7, #14]
 8001f06:	8013      	strh	r3, [r2, #0]

	right_delta = right_count - previous_right_count;
 8001f08:	89ba      	ldrh	r2, [r7, #12]
 8001f0a:	4b37      	ldr	r3, [pc, #220]	@ (8001fe8 <update_Encoder_Data+0x110>)
 8001f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	b21a      	sxth	r2, r3
 8001f18:	4b34      	ldr	r3, [pc, #208]	@ (8001fec <update_Encoder_Data+0x114>)
 8001f1a:	801a      	strh	r2, [r3, #0]
	previous_right_count = right_count;
 8001f1c:	4a32      	ldr	r2, [pc, #200]	@ (8001fe8 <update_Encoder_Data+0x110>)
 8001f1e:	89bb      	ldrh	r3, [r7, #12]
 8001f20:	8013      	strh	r3, [r2, #0]

	float left_change = left_delta * MM_PER_COUNT_LEFT;
 8001f22:	4b30      	ldr	r3, [pc, #192]	@ (8001fe4 <update_Encoder_Data+0x10c>)
 8001f24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fb1b 	bl	8000564 <__aeabi_i2d>
 8001f2e:	a32a      	add	r3, pc, #168	@ (adr r3, 8001fd8 <update_Encoder_Data+0x100>)
 8001f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f34:	f7fe fb80 	bl	8000638 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f7fe fe72 	bl	8000c28 <__aeabi_d2f>
 8001f44:	4603      	mov	r3, r0
 8001f46:	60bb      	str	r3, [r7, #8]
	float right_change = right_delta * MM_PER_COUNT_RIGHT;
 8001f48:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <update_Encoder_Data+0x114>)
 8001f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fb08 	bl	8000564 <__aeabi_i2d>
 8001f54:	a320      	add	r3, pc, #128	@ (adr r3, 8001fd8 <update_Encoder_Data+0x100>)
 8001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5a:	f7fe fb6d 	bl	8000638 <__aeabi_dmul>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7fe fe5f 	bl	8000c28 <__aeabi_d2f>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	607b      	str	r3, [r7, #4]

	m_fwd_change = 0.5 * (right_change + left_change);
 8001f6e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f82:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <update_Encoder_Data+0x118>)
 8001f84:	edc3 7a00 	vstr	s15, [r3]
	m_robot_distance += m_fwd_change;
 8001f88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <update_Encoder_Data+0x11c>)
 8001f8a:	ed93 7a00 	vldr	s14, [r3]
 8001f8e:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <update_Encoder_Data+0x118>)
 8001f90:	edd3 7a00 	vldr	s15, [r3]
 8001f94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <update_Encoder_Data+0x11c>)
 8001f9a:	edc3 7a00 	vstr	s15, [r3]
	m_rot_change = (right_change - left_change) * DEG_PER_MM_DIFFERENCE;
 8001f9e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001faa:	4b13      	ldr	r3, [pc, #76]	@ (8001ff8 <update_Encoder_Data+0x120>)
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <update_Encoder_Data+0x124>)
 8001fb6:	edc3 7a00 	vstr	s15, [r3]
	m_robot_angle += m_rot_change;
 8001fba:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <update_Encoder_Data+0x128>)
 8001fbc:	ed93 7a00 	vldr	s14, [r3]
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <update_Encoder_Data+0x124>)
 8001fc2:	edd3 7a00 	vldr	s15, [r3]
 8001fc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <update_Encoder_Data+0x128>)
 8001fcc:	edc3 7a00 	vstr	s15, [r3]


}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	f76b218d 	.word	0xf76b218d
 8001fdc:	3faf8e12 	.word	0x3faf8e12
 8001fe0:	200002d4 	.word	0x200002d4
 8001fe4:	200002d0 	.word	0x200002d0
 8001fe8:	200002d6 	.word	0x200002d6
 8001fec:	200002d2 	.word	0x200002d2
 8001ff0:	200002d8 	.word	0x200002d8
 8001ff4:	200002c8 	.word	0x200002c8
 8001ff8:	0800ff84 	.word	0x0800ff84
 8001ffc:	200002dc 	.word	0x200002dc
 8002000:	200002cc 	.word	0x200002cc

08002004 <robot_distance>:

float robot_distance() {
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
    float distance;
    distance = m_robot_distance;
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <robot_distance+0x20>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	607b      	str	r3, [r7, #4]
    return distance;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	ee07 3a90 	vmov	s15, r3
}
 8002016:	eeb0 0a67 	vmov.f32	s0, s15
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	200002c8 	.word	0x200002c8

08002028 <robot_fwd_change>:
	float omega;
	omega = LOOP_FREQUENCY * m_rot_change;
	return omega;
}

float robot_fwd_change() {
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
	float distance;
	distance = m_fwd_change;
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <robot_fwd_change+0x20>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	607b      	str	r3, [r7, #4]
	return distance;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	ee07 3a90 	vmov	s15, r3
}
 800203a:	eeb0 0a67 	vmov.f32	s0, s15
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	200002d8 	.word	0x200002d8

0800204c <robot_rot_change>:

float robot_rot_change() {
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
	float distance;
	distance = m_rot_change;
 8002052:	4b06      	ldr	r3, [pc, #24]	@ (800206c <robot_rot_change+0x20>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	607b      	str	r3, [r7, #4]
	return distance;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	ee07 3a90 	vmov	s15, r3
}
 800205e:	eeb0 0a67 	vmov.f32	s0, s15
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	200002dc 	.word	0x200002dc

08002070 <analogReadIRs>:
	{93912.65, 13.94, -209.14},  //Right Back
	{78382.44, 9.55, -27.92},  //Right Front
};


void analogReadIRs(void){
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
	for (uint8_t i = 10; i < 15; i++)
 8002076:	230a      	movs	r3, #10
 8002078:	71fb      	strb	r3, [r7, #7]
 800207a:	e00c      	b.n	8002096 <analogReadIRs+0x26>
	    {
	        IRsensorValues[i] = AnalogMux_ReadChannel(i);
 800207c:	79fc      	ldrb	r4, [r7, #7]
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	4618      	mov	r0, r3
 8002082:	f003 fde5 	bl	8005c50 <AnalogMux_ReadChannel>
 8002086:	4603      	mov	r3, r0
 8002088:	461a      	mov	r2, r3
 800208a:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <analogReadIRs+0x38>)
 800208c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for (uint8_t i = 10; i < 15; i++)
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	3301      	adds	r3, #1
 8002094:	71fb      	strb	r3, [r7, #7]
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	2b0e      	cmp	r3, #14
 800209a:	d9ef      	bls.n	800207c <analogReadIRs+0xc>
	    }
}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd90      	pop	{r4, r7, pc}
 80020a6:	bf00      	nop
 80020a8:	200002e0 	.word	0x200002e0

080020ac <readRawIR>:


uint16_t readRawIR(IR ir)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
	switch(ir){
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d81c      	bhi.n	80020f6 <readRawIR+0x4a>
 80020bc:	a201      	add	r2, pc, #4	@ (adr r2, 80020c4 <readRawIR+0x18>)
 80020be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c2:	bf00      	nop
 80020c4:	080020d9 	.word	0x080020d9
 80020c8:	080020e5 	.word	0x080020e5
 80020cc:	080020df 	.word	0x080020df
 80020d0:	080020eb 	.word	0x080020eb
 80020d4:	080020f1 	.word	0x080020f1
	case IR_FRONT:
		return IRsensorValues[10];
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <readRawIR+0x5c>)
 80020da:	8a9b      	ldrh	r3, [r3, #20]
 80020dc:	e00d      	b.n	80020fa <readRawIR+0x4e>
		break;
	case IR_LEFT_BACK:
		return IRsensorValues[11];
 80020de:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <readRawIR+0x5c>)
 80020e0:	8adb      	ldrh	r3, [r3, #22]
 80020e2:	e00a      	b.n	80020fa <readRawIR+0x4e>
		break;
	case IR_LEFT_FORWARD:
		return IRsensorValues[12];
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <readRawIR+0x5c>)
 80020e6:	8b1b      	ldrh	r3, [r3, #24]
 80020e8:	e007      	b.n	80020fa <readRawIR+0x4e>
		break;
	case IR_RIGHT_BACK:
		return IRsensorValues[13];
 80020ea:	4b07      	ldr	r3, [pc, #28]	@ (8002108 <readRawIR+0x5c>)
 80020ec:	8b5b      	ldrh	r3, [r3, #26]
 80020ee:	e004      	b.n	80020fa <readRawIR+0x4e>
		break;
	case IR_RIGHT_FORWARD:
		return IRsensorValues[14];
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <readRawIR+0x5c>)
 80020f2:	8b9b      	ldrh	r3, [r3, #28]
 80020f4:	e001      	b.n	80020fa <readRawIR+0x4e>
		break;
	default:
		return -1;
 80020f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
		break;
	}
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	200002e0 	.word	0x200002e0

0800210c <getIRDistance>:

uint16_t getIRDistance(IR ir, uint16_t raw){
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	460a      	mov	r2, r1
 8002116:	71fb      	strb	r3, [r7, #7]
 8002118:	4613      	mov	r3, r2
 800211a:	80bb      	strh	r3, [r7, #4]
	IR_Calibration_t *cal = &IR_calibration[ir];
 800211c:	79fa      	ldrb	r2, [r7, #7]
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4a16      	ldr	r2, [pc, #88]	@ (8002180 <getIRDistance+0x74>)
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
	return (int)round(((cal->a)/(raw - cal->c)) - cal->b);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	edd3 6a00 	vldr	s13, [r3]
 8002132:	88bb      	ldrh	r3, [r7, #4]
 8002134:	ee07 3a90 	vmov	s15, r3
 8002138:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002154:	ee17 0a90 	vmov	r0, s15
 8002158:	f7fe fa16 	bl	8000588 <__aeabi_f2d>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	ec43 2b10 	vmov	d0, r2, r3
 8002164:	f00d fce4 	bl	800fb30 <round>
 8002168:	ec53 2b10 	vmov	r2, r3, d0
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	f7fe fd12 	bl	8000b98 <__aeabi_d2iz>
 8002174:	4603      	mov	r3, r0
 8002176:	b29b      	uxth	r3, r3
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000014 	.word	0x20000014

08002184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002188:	f004 fa84 	bl	8006694 <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800218c:	f000 f882 	bl	8002294 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002190:	f000 fb64 	bl	800285c <MX_GPIO_Init>
	MX_DMA_Init();
 8002194:	f000 fb42 	bl	800281c <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002198:	f000 fac2 	bl	8002720 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 800219c:	f000 f99a 	bl	80024d4 <MX_TIM1_Init>
	MX_TIM2_Init();
 80021a0:	f000 f9f0 	bl	8002584 <MX_TIM2_Init>
	MX_I2C2_Init();
 80021a4:	f000 f968 	bl	8002478 <MX_I2C2_Init>
	MX_USART3_UART_Init();
 80021a8:	f000 fae4 	bl	8002774 <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 80021ac:	f000 fb0c 	bl	80027c8 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 80021b0:	f000 f8e2 	bl	8002378 <MX_ADC1_Init>
	MX_I2C1_Init();
 80021b4:	f000 f932 	bl	800241c <MX_I2C1_Init>
	MX_TIM3_Init();
 80021b8:	f000 fa38 	bl	800262c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80021bc:	213c      	movs	r1, #60	@ 0x3c
 80021be:	482d      	ldr	r0, [pc, #180]	@ (8002274 <main+0xf0>)
 80021c0:	f008 fb2a 	bl	800a818 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80021c4:	213c      	movs	r1, #60	@ 0x3c
 80021c6:	482c      	ldr	r0, [pc, #176]	@ (8002278 <main+0xf4>)
 80021c8:	f008 fb26 	bl	800a818 <HAL_TIM_Encoder_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80021cc:	2100      	movs	r1, #0
 80021ce:	482b      	ldr	r0, [pc, #172]	@ (800227c <main+0xf8>)
 80021d0:	f008 f9b4 	bl	800a53c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80021d4:	2104      	movs	r1, #4
 80021d6:	4829      	ldr	r0, [pc, #164]	@ (800227c <main+0xf8>)
 80021d8:	f008 f9b0 	bl	800a53c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80021dc:	2108      	movs	r1, #8
 80021de:	4827      	ldr	r0, [pc, #156]	@ (800227c <main+0xf8>)
 80021e0:	f008 f9ac 	bl	800a53c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80021e4:	210c      	movs	r1, #12
 80021e6:	4825      	ldr	r0, [pc, #148]	@ (800227c <main+0xf8>)
 80021e8:	f008 f9a8 	bl	800a53c <HAL_TIM_PWM_Start>

	turn_on_air_pump();
 80021ec:	f7ff fb02 	bl	80017f4 <turn_on_air_pump>
	turn_on_water_pump();
 80021f0:	f7ff faf4 	bl	80017dc <turn_on_water_pump>

	HAL_Delay(5000);
 80021f4:	f241 3088 	movw	r0, #5000	@ 0x1388
 80021f8:	f004 fabe 	bl	8006778 <HAL_Delay>
	turn_off_air_pump();
 80021fc:	f7ff fb06 	bl	800180c <turn_off_air_pump>


	/*--------------------- OLED Display --------------------------------*/
	Init_Display();
 8002200:	f003 fe64 	bl	8005ecc <Init_Display>


	/*---------------------Delay--------------------------------*/
	Delay_Init();
 8002204:	f7ff fdd2 	bl	8001dac <Delay_Init>
	/*-------------------------------------------------------------------*/

	/*---------------------Servos--------------------------------*/
	// Initialize servo system
	Servo_Init(50);  // 50Hz frequency for servos
 8002208:	2032      	movs	r0, #50	@ 0x32
 800220a:	f002 f99d 	bl	8004548 <Servo_Init>
	// Initialize arm
	Arm_Init();
 800220e:	f7fe fef1 	bl	8000ff4 <Arm_Init>

	// Init ball storage
	init_ball_storage();
 8002212:	f7ff f8eb 	bl	80013ec <init_ball_storage>


	/*-------------------------------------------------------------------*/

	Controller_Init(&controller);
 8002216:	481a      	ldr	r0, [pc, #104]	@ (8002280 <main+0xfc>)
 8002218:	f7ff fb8d 	bl	8001936 <Controller_Init>
	Profile_Reset(&forward_profile);
 800221c:	4819      	ldr	r0, [pc, #100]	@ (8002284 <main+0x100>)
 800221e:	f000 fe2b 	bl	8002e78 <Profile_Reset>
	Profile_Reset(&rotation_profile);
 8002222:	4819      	ldr	r0, [pc, #100]	@ (8002288 <main+0x104>)
 8002224:	f000 fe28 	bl	8002e78 <Profile_Reset>
	Motion_Init(&motion, &controller, &forward_profile, &rotation_profile);
 8002228:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <main+0x104>)
 800222a:	4a16      	ldr	r2, [pc, #88]	@ (8002284 <main+0x100>)
 800222c:	4914      	ldr	r1, [pc, #80]	@ (8002280 <main+0xfc>)
 800222e:	4817      	ldr	r0, [pc, #92]	@ (800228c <main+0x108>)
 8002230:	f000 fbe3 	bl	80029fa <Motion_Init>
	Controller_ResetControllers(&controller);
 8002234:	4812      	ldr	r0, [pc, #72]	@ (8002280 <main+0xfc>)
 8002236:	f7ff fbcc 	bl	80019d2 <Controller_ResetControllers>

	Buzzer_UniquePattern();
 800223a:	f003 fbc3 	bl	80059c4 <Buzzer_UniquePattern>

	Buzzer_Toggle(200);
 800223e:	20c8      	movs	r0, #200	@ 0xc8
 8002240:	f003 fbae 	bl	80059a0 <Buzzer_Toggle>
	HAL_Delay(2000);
 8002244:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002248:	f004 fa96 	bl	8006778 <HAL_Delay>
	/*--------------- Raykha calibration ----------------------------------*/
	RAYKHA_Calibrate(&raykha_calibration, RAYKHA_LINE_WHITE);
 800224c:	2101      	movs	r1, #1
 800224e:	4810      	ldr	r0, [pc, #64]	@ (8002290 <main+0x10c>)
 8002250:	f001 f81e 	bl	8003290 <RAYKHA_Calibrate>
	/*-------------------------------------------------------------------*/
	HAL_Delay(2000);
 8002254:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002258:	f004 fa8e 	bl	8006778 <HAL_Delay>
	//Buzzer_Toggle(200);


	/*----------------- Begin color sensor init--------------------------------*/
	Buzzer_Toggle(100);
 800225c:	2064      	movs	r0, #100	@ 0x64
 800225e:	f003 fb9f 	bl	80059a0 <Buzzer_Toggle>
	init_color_sensors();
 8002262:	f00a fd5f 	bl	800cd24 <init_color_sensors>
	caliberate_color_sensors();
 8002266:	f00a fd68 	bl	800cd3a <caliberate_color_sensors>



  //---------------- End of Motion controller tests---------------------------------------------
	//box_manupilation();
	selectTask();
 800226a:	f003 f9f7 	bl	800565c <selectTask>



    /* USER CODE BEGIN 3 */

	  runCurrentTask();
 800226e:	f003 fad3 	bl	8005818 <runCurrentTask>
 8002272:	e7fc      	b.n	800226e <main+0xea>
 8002274:	200003f0 	.word	0x200003f0
 8002278:	20000438 	.word	0x20000438
 800227c:	20000480 	.word	0x20000480
 8002280:	200006e4 	.word	0x200006e4
 8002284:	2000069c 	.word	0x2000069c
 8002288:	200006c0 	.word	0x200006c0
 800228c:	20000630 	.word	0x20000630
 8002290:	20000604 	.word	0x20000604

08002294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b094      	sub	sp, #80	@ 0x50
 8002298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800229a:	f107 031c 	add.w	r3, r7, #28
 800229e:	2234      	movs	r2, #52	@ 0x34
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f00b fb0d 	bl	800d8c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022a8:	f107 0308 	add.w	r3, r7, #8
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022b8:	2300      	movs	r3, #0
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002370 <SystemClock_Config+0xdc>)
 80022be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002370 <SystemClock_Config+0xdc>)
 80022c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c8:	4b29      	ldr	r3, [pc, #164]	@ (8002370 <SystemClock_Config+0xdc>)
 80022ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022d4:	2300      	movs	r3, #0
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	4b26      	ldr	r3, [pc, #152]	@ (8002374 <SystemClock_Config+0xe0>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a25      	ldr	r2, [pc, #148]	@ (8002374 <SystemClock_Config+0xe0>)
 80022de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4b23      	ldr	r3, [pc, #140]	@ (8002374 <SystemClock_Config+0xe0>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022ec:	603b      	str	r3, [r7, #0]
 80022ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022f0:	2302      	movs	r3, #2
 80022f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022f4:	2301      	movs	r3, #1
 80022f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022f8:	2310      	movs	r3, #16
 80022fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022fc:	2302      	movs	r3, #2
 80022fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002300:	2300      	movs	r3, #0
 8002302:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002304:	2308      	movs	r3, #8
 8002306:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002308:	23b4      	movs	r3, #180	@ 0xb4
 800230a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800230c:	2302      	movs	r3, #2
 800230e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002310:	2302      	movs	r3, #2
 8002312:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002314:	2302      	movs	r3, #2
 8002316:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002318:	f107 031c 	add.w	r3, r7, #28
 800231c:	4618      	mov	r0, r3
 800231e:	f007 fe1f 	bl	8009f60 <HAL_RCC_OscConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002328:	f000 fb60 	bl	80029ec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800232c:	f007 fa7e 	bl	800982c <HAL_PWREx_EnableOverDrive>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002336:	f000 fb59 	bl	80029ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800233a:	230f      	movs	r3, #15
 800233c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800233e:	2302      	movs	r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002342:	2300      	movs	r3, #0
 8002344:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002346:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800234a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800234c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002350:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002352:	f107 0308 	add.w	r3, r7, #8
 8002356:	2105      	movs	r1, #5
 8002358:	4618      	mov	r0, r3
 800235a:	f007 fab7 	bl	80098cc <HAL_RCC_ClockConfig>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002364:	f000 fb42 	bl	80029ec <Error_Handler>
  }
}
 8002368:	bf00      	nop
 800236a:	3750      	adds	r7, #80	@ 0x50
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40023800 	.word	0x40023800
 8002374:	40007000 	.word	0x40007000

08002378 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800237e:	463b      	mov	r3, r7
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800238a:	4b21      	ldr	r3, [pc, #132]	@ (8002410 <MX_ADC1_Init+0x98>)
 800238c:	4a21      	ldr	r2, [pc, #132]	@ (8002414 <MX_ADC1_Init+0x9c>)
 800238e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002390:	4b1f      	ldr	r3, [pc, #124]	@ (8002410 <MX_ADC1_Init+0x98>)
 8002392:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002396:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002398:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <MX_ADC1_Init+0x98>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800239e:	4b1c      	ldr	r3, [pc, #112]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80023a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023aa:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023b2:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023b8:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023ba:	4a17      	ldr	r2, [pc, #92]	@ (8002418 <MX_ADC1_Init+0xa0>)
 80023bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023be:	4b14      	ldr	r3, [pc, #80]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80023c4:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80023ca:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023d8:	480d      	ldr	r0, [pc, #52]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023da:	f004 f9f1 	bl	80067c0 <HAL_ADC_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80023e4:	f000 fb02 	bl	80029ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80023e8:	230a      	movs	r3, #10
 80023ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80023ec:	2301      	movs	r3, #1
 80023ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023f4:	463b      	mov	r3, r7
 80023f6:	4619      	mov	r1, r3
 80023f8:	4805      	ldr	r0, [pc, #20]	@ (8002410 <MX_ADC1_Init+0x98>)
 80023fa:	f004 fbc3 	bl	8006b84 <HAL_ADC_ConfigChannel>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002404:	f000 faf2 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002408:	bf00      	nop
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20000300 	.word	0x20000300
 8002414:	40012000 	.word	0x40012000
 8002418:	0f000001 	.word	0x0f000001

0800241c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002420:	4b12      	ldr	r3, [pc, #72]	@ (800246c <MX_I2C1_Init+0x50>)
 8002422:	4a13      	ldr	r2, [pc, #76]	@ (8002470 <MX_I2C1_Init+0x54>)
 8002424:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002426:	4b11      	ldr	r3, [pc, #68]	@ (800246c <MX_I2C1_Init+0x50>)
 8002428:	4a12      	ldr	r2, [pc, #72]	@ (8002474 <MX_I2C1_Init+0x58>)
 800242a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800242c:	4b0f      	ldr	r3, [pc, #60]	@ (800246c <MX_I2C1_Init+0x50>)
 800242e:	2200      	movs	r2, #0
 8002430:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <MX_I2C1_Init+0x50>)
 8002434:	2200      	movs	r2, #0
 8002436:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <MX_I2C1_Init+0x50>)
 800243a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800243e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002440:	4b0a      	ldr	r3, [pc, #40]	@ (800246c <MX_I2C1_Init+0x50>)
 8002442:	2200      	movs	r2, #0
 8002444:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002446:	4b09      	ldr	r3, [pc, #36]	@ (800246c <MX_I2C1_Init+0x50>)
 8002448:	2200      	movs	r2, #0
 800244a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800244c:	4b07      	ldr	r3, [pc, #28]	@ (800246c <MX_I2C1_Init+0x50>)
 800244e:	2200      	movs	r2, #0
 8002450:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002452:	4b06      	ldr	r3, [pc, #24]	@ (800246c <MX_I2C1_Init+0x50>)
 8002454:	2200      	movs	r2, #0
 8002456:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002458:	4804      	ldr	r0, [pc, #16]	@ (800246c <MX_I2C1_Init+0x50>)
 800245a:	f005 fc15 	bl	8007c88 <HAL_I2C_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002464:	f000 fac2 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000348 	.word	0x20000348
 8002470:	40005400 	.word	0x40005400
 8002474:	00061a80 	.word	0x00061a80

08002478 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800247c:	4b12      	ldr	r3, [pc, #72]	@ (80024c8 <MX_I2C2_Init+0x50>)
 800247e:	4a13      	ldr	r2, [pc, #76]	@ (80024cc <MX_I2C2_Init+0x54>)
 8002480:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002482:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <MX_I2C2_Init+0x50>)
 8002484:	4a12      	ldr	r2, [pc, #72]	@ (80024d0 <MX_I2C2_Init+0x58>)
 8002486:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <MX_I2C2_Init+0x50>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <MX_I2C2_Init+0x50>)
 8002490:	2200      	movs	r2, #0
 8002492:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002494:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <MX_I2C2_Init+0x50>)
 8002496:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800249a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <MX_I2C2_Init+0x50>)
 800249e:	2200      	movs	r2, #0
 80024a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80024a2:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <MX_I2C2_Init+0x50>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <MX_I2C2_Init+0x50>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <MX_I2C2_Init+0x50>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80024b4:	4804      	ldr	r0, [pc, #16]	@ (80024c8 <MX_I2C2_Init+0x50>)
 80024b6:	f005 fbe7 	bl	8007c88 <HAL_I2C_Init>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80024c0:	f000 fa94 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	2000039c 	.word	0x2000039c
 80024cc:	40005800 	.word	0x40005800
 80024d0:	000186a0 	.word	0x000186a0

080024d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08c      	sub	sp, #48	@ 0x30
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024da:	f107 030c 	add.w	r3, r7, #12
 80024de:	2224      	movs	r2, #36	@ 0x24
 80024e0:	2100      	movs	r1, #0
 80024e2:	4618      	mov	r0, r3
 80024e4:	f00b f9ed 	bl	800d8c2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024f0:	4b22      	ldr	r3, [pc, #136]	@ (800257c <MX_TIM1_Init+0xa8>)
 80024f2:	4a23      	ldr	r2, [pc, #140]	@ (8002580 <MX_TIM1_Init+0xac>)
 80024f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024f6:	4b21      	ldr	r3, [pc, #132]	@ (800257c <MX_TIM1_Init+0xa8>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024fc:	4b1f      	ldr	r3, [pc, #124]	@ (800257c <MX_TIM1_Init+0xa8>)
 80024fe:	2200      	movs	r2, #0
 8002500:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002502:	4b1e      	ldr	r3, [pc, #120]	@ (800257c <MX_TIM1_Init+0xa8>)
 8002504:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002508:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800250a:	4b1c      	ldr	r3, [pc, #112]	@ (800257c <MX_TIM1_Init+0xa8>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002510:	4b1a      	ldr	r3, [pc, #104]	@ (800257c <MX_TIM1_Init+0xa8>)
 8002512:	2200      	movs	r2, #0
 8002514:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002516:	4b19      	ldr	r3, [pc, #100]	@ (800257c <MX_TIM1_Init+0xa8>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800251c:	2303      	movs	r3, #3
 800251e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002520:	2300      	movs	r3, #0
 8002522:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002524:	2301      	movs	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002528:	2300      	movs	r3, #0
 800252a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002534:	2301      	movs	r3, #1
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002538:	2300      	movs	r3, #0
 800253a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002540:	f107 030c 	add.w	r3, r7, #12
 8002544:	4619      	mov	r1, r3
 8002546:	480d      	ldr	r0, [pc, #52]	@ (800257c <MX_TIM1_Init+0xa8>)
 8002548:	f008 f8c0 	bl	800a6cc <HAL_TIM_Encoder_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002552:	f000 fa4b 	bl	80029ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	4619      	mov	r1, r3
 8002562:	4806      	ldr	r0, [pc, #24]	@ (800257c <MX_TIM1_Init+0xa8>)
 8002564:	f008 fd2a 	bl	800afbc <HAL_TIMEx_MasterConfigSynchronization>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800256e:	f000 fa3d 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002572:	bf00      	nop
 8002574:	3730      	adds	r7, #48	@ 0x30
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200003f0 	.word	0x200003f0
 8002580:	40010000 	.word	0x40010000

08002584 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08c      	sub	sp, #48	@ 0x30
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800258a:	f107 030c 	add.w	r3, r7, #12
 800258e:	2224      	movs	r2, #36	@ 0x24
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f00b f995 	bl	800d8c2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025a0:	4b21      	ldr	r3, [pc, #132]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80025a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80025b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025be:	2200      	movs	r2, #0
 80025c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c2:	4b19      	ldr	r3, [pc, #100]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025c8:	2303      	movs	r3, #3
 80025ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025d0:	2301      	movs	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025e0:	2301      	movs	r3, #1
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80025ec:	f107 030c 	add.w	r3, r7, #12
 80025f0:	4619      	mov	r1, r3
 80025f2:	480d      	ldr	r0, [pc, #52]	@ (8002628 <MX_TIM2_Init+0xa4>)
 80025f4:	f008 f86a 	bl	800a6cc <HAL_TIM_Encoder_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80025fe:	f000 f9f5 	bl	80029ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4806      	ldr	r0, [pc, #24]	@ (8002628 <MX_TIM2_Init+0xa4>)
 8002610:	f008 fcd4 	bl	800afbc <HAL_TIMEx_MasterConfigSynchronization>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800261a:	f000 f9e7 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	3730      	adds	r7, #48	@ 0x30
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000438 	.word	0x20000438

0800262c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08a      	sub	sp, #40	@ 0x28
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002632:	f107 0320 	add.w	r3, r7, #32
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800263c:	1d3b      	adds	r3, r7, #4
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	605a      	str	r2, [r3, #4]
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	60da      	str	r2, [r3, #12]
 8002648:	611a      	str	r2, [r3, #16]
 800264a:	615a      	str	r2, [r3, #20]
 800264c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800264e:	4b32      	ldr	r3, [pc, #200]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002650:	4a32      	ldr	r2, [pc, #200]	@ (800271c <MX_TIM3_Init+0xf0>)
 8002652:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002654:	4b30      	ldr	r3, [pc, #192]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002656:	2200      	movs	r2, #0
 8002658:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265a:	4b2f      	ldr	r3, [pc, #188]	@ (8002718 <MX_TIM3_Init+0xec>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 8002660:	4b2d      	ldr	r3, [pc, #180]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002662:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002666:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002668:	4b2b      	ldr	r3, [pc, #172]	@ (8002718 <MX_TIM3_Init+0xec>)
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800266e:	4b2a      	ldr	r3, [pc, #168]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002670:	2200      	movs	r2, #0
 8002672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002674:	4828      	ldr	r0, [pc, #160]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002676:	f007 ff11 	bl	800a49c <HAL_TIM_PWM_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002680:	f000 f9b4 	bl	80029ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002684:	2300      	movs	r3, #0
 8002686:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002688:	2300      	movs	r3, #0
 800268a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800268c:	f107 0320 	add.w	r3, r7, #32
 8002690:	4619      	mov	r1, r3
 8002692:	4821      	ldr	r0, [pc, #132]	@ (8002718 <MX_TIM3_Init+0xec>)
 8002694:	f008 fc92 	bl	800afbc <HAL_TIMEx_MasterConfigSynchronization>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800269e:	f000 f9a5 	bl	80029ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026a2:	2360      	movs	r3, #96	@ 0x60
 80026a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026a6:	2300      	movs	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026b2:	1d3b      	adds	r3, r7, #4
 80026b4:	2200      	movs	r2, #0
 80026b6:	4619      	mov	r1, r3
 80026b8:	4817      	ldr	r0, [pc, #92]	@ (8002718 <MX_TIM3_Init+0xec>)
 80026ba:	f008 f93b 	bl	800a934 <HAL_TIM_PWM_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80026c4:	f000 f992 	bl	80029ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2204      	movs	r2, #4
 80026cc:	4619      	mov	r1, r3
 80026ce:	4812      	ldr	r0, [pc, #72]	@ (8002718 <MX_TIM3_Init+0xec>)
 80026d0:	f008 f930 	bl	800a934 <HAL_TIM_PWM_ConfigChannel>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80026da:	f000 f987 	bl	80029ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	2208      	movs	r2, #8
 80026e2:	4619      	mov	r1, r3
 80026e4:	480c      	ldr	r0, [pc, #48]	@ (8002718 <MX_TIM3_Init+0xec>)
 80026e6:	f008 f925 	bl	800a934 <HAL_TIM_PWM_ConfigChannel>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80026f0:	f000 f97c 	bl	80029ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026f4:	1d3b      	adds	r3, r7, #4
 80026f6:	220c      	movs	r2, #12
 80026f8:	4619      	mov	r1, r3
 80026fa:	4807      	ldr	r0, [pc, #28]	@ (8002718 <MX_TIM3_Init+0xec>)
 80026fc:	f008 f91a 	bl	800a934 <HAL_TIM_PWM_ConfigChannel>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002706:	f000 f971 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800270a:	4803      	ldr	r0, [pc, #12]	@ (8002718 <MX_TIM3_Init+0xec>)
 800270c:	f002 fa78 	bl	8004c00 <HAL_TIM_MspPostInit>

}
 8002710:	bf00      	nop
 8002712:	3728      	adds	r7, #40	@ 0x28
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000480 	.word	0x20000480
 800271c:	40000400 	.word	0x40000400

08002720 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002724:	4b11      	ldr	r3, [pc, #68]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002726:	4a12      	ldr	r2, [pc, #72]	@ (8002770 <MX_USART2_UART_Init+0x50>)
 8002728:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800272a:	4b10      	ldr	r3, [pc, #64]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 800272c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002730:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002732:	4b0e      	ldr	r3, [pc, #56]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002738:	4b0c      	ldr	r3, [pc, #48]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 800273a:	2200      	movs	r2, #0
 800273c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800273e:	4b0b      	ldr	r3, [pc, #44]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002744:	4b09      	ldr	r3, [pc, #36]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002746:	220c      	movs	r2, #12
 8002748:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800274a:	4b08      	ldr	r3, [pc, #32]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 800274c:	2200      	movs	r2, #0
 800274e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002752:	2200      	movs	r2, #0
 8002754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002756:	4805      	ldr	r0, [pc, #20]	@ (800276c <MX_USART2_UART_Init+0x4c>)
 8002758:	f008 fcac 	bl	800b0b4 <HAL_UART_Init>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002762:	f000 f943 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	200004c8 	.word	0x200004c8
 8002770:	40004400 	.word	0x40004400

08002774 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 800277a:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <MX_USART3_UART_Init+0x50>)
 800277c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800277e:	4b10      	ldr	r3, [pc, #64]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 8002780:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002784:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002786:	4b0e      	ldr	r3, [pc, #56]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 8002788:	2200      	movs	r2, #0
 800278a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800278c:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 800278e:	2200      	movs	r2, #0
 8002790:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002792:	4b0b      	ldr	r3, [pc, #44]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002798:	4b09      	ldr	r3, [pc, #36]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 800279a:	220c      	movs	r2, #12
 800279c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800279e:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027a4:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027aa:	4805      	ldr	r0, [pc, #20]	@ (80027c0 <MX_USART3_UART_Init+0x4c>)
 80027ac:	f008 fc82 	bl	800b0b4 <HAL_UART_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80027b6:	f000 f919 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000510 	.word	0x20000510
 80027c4:	40004800 	.word	0x40004800

080027c8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80027cc:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027ce:	4a12      	ldr	r2, [pc, #72]	@ (8002818 <MX_USART6_UART_Init+0x50>)
 80027d0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027d4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80027d8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80027da:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80027ec:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027ee:	220c      	movs	r2, #12
 80027f0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f8:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80027fe:	4805      	ldr	r0, [pc, #20]	@ (8002814 <MX_USART6_UART_Init+0x4c>)
 8002800:	f008 fc58 	bl	800b0b4 <HAL_UART_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800280a:	f000 f8ef 	bl	80029ec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000558 	.word	0x20000558
 8002818:	40011400 	.word	0x40011400

0800281c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	607b      	str	r3, [r7, #4]
 8002826:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MX_DMA_Init+0x3c>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	4a0b      	ldr	r2, [pc, #44]	@ (8002858 <MX_DMA_Init+0x3c>)
 800282c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002830:	6313      	str	r3, [r2, #48]	@ 0x30
 8002832:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <MX_DMA_Init+0x3c>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	2039      	movs	r0, #57	@ 0x39
 8002844:	f004 fca7 	bl	8007196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002848:	2039      	movs	r0, #57	@ 0x39
 800284a:	f004 fcc0 	bl	80071ce <HAL_NVIC_EnableIRQ>

}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800

0800285c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	@ 0x28
 8002860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	f107 0314 	add.w	r3, r7, #20
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	60da      	str	r2, [r3, #12]
 8002870:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	4b59      	ldr	r3, [pc, #356]	@ (80029dc <MX_GPIO_Init+0x180>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	4a58      	ldr	r2, [pc, #352]	@ (80029dc <MX_GPIO_Init+0x180>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	6313      	str	r3, [r2, #48]	@ 0x30
 8002882:	4b56      	ldr	r3, [pc, #344]	@ (80029dc <MX_GPIO_Init+0x180>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b52      	ldr	r3, [pc, #328]	@ (80029dc <MX_GPIO_Init+0x180>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a51      	ldr	r2, [pc, #324]	@ (80029dc <MX_GPIO_Init+0x180>)
 8002898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b4f      	ldr	r3, [pc, #316]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	4b4b      	ldr	r3, [pc, #300]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	4a4a      	ldr	r2, [pc, #296]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ba:	4b48      	ldr	r3, [pc, #288]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	60bb      	str	r3, [r7, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	4b44      	ldr	r3, [pc, #272]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a43      	ldr	r2, [pc, #268]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028d0:	f043 0302 	orr.w	r3, r3, #2
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b41      	ldr	r3, [pc, #260]	@ (80029dc <MX_GPIO_Init+0x180>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2102      	movs	r1, #2
 80028e6:	483e      	ldr	r0, [pc, #248]	@ (80029e0 <MX_GPIO_Init+0x184>)
 80028e8:	f005 f99c 	bl	8007c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, GPIO_PIN_SET);
 80028ec:	2201      	movs	r2, #1
 80028ee:	2104      	movs	r1, #4
 80028f0:	483b      	ldr	r0, [pc, #236]	@ (80029e0 <MX_GPIO_Init+0x184>)
 80028f2:	f005 f997 	bl	8007c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028f6:	2200      	movs	r2, #0
 80028f8:	2120      	movs	r1, #32
 80028fa:	483a      	ldr	r0, [pc, #232]	@ (80029e4 <MX_GPIO_Init+0x188>)
 80028fc:	f005 f992 	bl	8007c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8002900:	2200      	movs	r2, #0
 8002902:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002906:	4838      	ldr	r0, [pc, #224]	@ (80029e8 <MX_GPIO_Init+0x18c>)
 8002908:	f005 f98c 	bl	8007c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin PC11 */
  GPIO_InitStruct.Pin = B1_Pin|GPIO_PIN_11;
 800290c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002912:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	4619      	mov	r1, r3
 8002922:	482f      	ldr	r0, [pc, #188]	@ (80029e0 <MX_GPIO_Init+0x184>)
 8002924:	f004 ffea 	bl	80078fc <HAL_GPIO_Init>

  /*Configure GPIO pin : AIRPUMP_Pin */
  GPIO_InitStruct.Pin = AIRPUMP_Pin;
 8002928:	2302      	movs	r3, #2
 800292a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292c:	2301      	movs	r3, #1
 800292e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002934:	2302      	movs	r3, #2
 8002936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AIRPUMP_GPIO_Port, &GPIO_InitStruct);
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	4619      	mov	r1, r3
 800293e:	4828      	ldr	r0, [pc, #160]	@ (80029e0 <MX_GPIO_Init+0x184>)
 8002940:	f004 ffdc 	bl	80078fc <HAL_GPIO_Init>

  /*Configure GPIO pin : WATERPUMP_Pin */
  GPIO_InitStruct.Pin = WATERPUMP_Pin;
 8002944:	2304      	movs	r3, #4
 8002946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002948:	2301      	movs	r3, #1
 800294a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800294c:	2301      	movs	r3, #1
 800294e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	2300      	movs	r3, #0
 8002952:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WATERPUMP_GPIO_Port, &GPIO_InitStruct);
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	4619      	mov	r1, r3
 800295a:	4821      	ldr	r0, [pc, #132]	@ (80029e0 <MX_GPIO_Init+0x184>)
 800295c:	f004 ffce 	bl	80078fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002960:	2308      	movs	r3, #8
 8002962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002964:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	4619      	mov	r1, r3
 8002974:	481a      	ldr	r0, [pc, #104]	@ (80029e0 <MX_GPIO_Init+0x184>)
 8002976:	f004 ffc1 	bl	80078fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800297a:	2320      	movs	r3, #32
 800297c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297e:	2301      	movs	r3, #1
 8002980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800298a:	f107 0314 	add.w	r3, r7, #20
 800298e:	4619      	mov	r1, r3
 8002990:	4814      	ldr	r0, [pc, #80]	@ (80029e4 <MX_GPIO_Init+0x188>)
 8002992:	f004 ffb3 	bl	80078fc <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8002996:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800299a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299c:	2301      	movs	r3, #1
 800299e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	4619      	mov	r1, r3
 80029ae:	480e      	ldr	r0, [pc, #56]	@ (80029e8 <MX_GPIO_Init+0x18c>)
 80029b0:	f004 ffa4 	bl	80078fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80029b4:	2200      	movs	r2, #0
 80029b6:	2100      	movs	r1, #0
 80029b8:	2009      	movs	r0, #9
 80029ba:	f004 fbec 	bl	8007196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80029be:	2009      	movs	r0, #9
 80029c0:	f004 fc05 	bl	80071ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029c4:	2200      	movs	r2, #0
 80029c6:	2100      	movs	r1, #0
 80029c8:	2028      	movs	r0, #40	@ 0x28
 80029ca:	f004 fbe4 	bl	8007196 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029ce:	2028      	movs	r0, #40	@ 0x28
 80029d0:	f004 fbfd 	bl	80071ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80029d4:	bf00      	nop
 80029d6:	3728      	adds	r7, #40	@ 0x28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020800 	.word	0x40020800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40020400 	.word	0x40020400

080029ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029f0:	b672      	cpsid	i
}
 80029f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  Buzzer_ErrorPattern();
 80029f4:	f003 f819 	bl	8005a2a <Buzzer_ErrorPattern>
 80029f8:	e7fc      	b.n	80029f4 <Error_Handler+0x8>

080029fa <Motion_Init>:
#include "uartcom.h"
#include "encoders.h"

extern UART_HandleTypeDef huart6;

void Motion_Init(Motion *motion, Controller *controller, Profile *forward, Profile *rotation) {
 80029fa:	b4b0      	push	{r4, r5, r7}
 80029fc:	b085      	sub	sp, #20
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
 8002a06:	603b      	str	r3, [r7, #0]
    motion->controller = *controller;  // Copy the controller structure
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	4614      	mov	r4, r2
 8002a0e:	461d      	mov	r5, r3
 8002a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a18:	682b      	ldr	r3, [r5, #0]
 8002a1a:	6023      	str	r3, [r4, #0]
    motion->forward = *forward;        // Copy the forward profile structure
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002a24:	4615      	mov	r5, r2
 8002a26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a2e:	682b      	ldr	r3, [r5, #0]
 8002a30:	6023      	str	r3, [r4, #0]
    motion->rotation = *rotation;      // Copy the rotation profile structure
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8002a3a:	4615      	mov	r5, r2
 8002a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a44:	682b      	ldr	r3, [r5, #0]
 8002a46:	6023      	str	r3, [r4, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bcb0      	pop	{r4, r5, r7}
 8002a50:	4770      	bx	lr

08002a52 <Motion_ResetDriveSystem>:

void Motion_ResetDriveSystem(Motion *motion) {
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
	Motion_Stop(motion);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f81b 	bl	8002a96 <Motion_Stop>
	Motion_DisableDrive(motion);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 f822 	bl	8002aaa <Motion_DisableDrive>
    resetEncoders();
 8002a66:	f7ff f9f7 	bl	8001e58 <resetEncoders>
    Profile_Reset(&(motion->forward));
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	3324      	adds	r3, #36	@ 0x24
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 fa02 	bl	8002e78 <Profile_Reset>
    Profile_Reset(&(motion->rotation));
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3348      	adds	r3, #72	@ 0x48
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f000 f9fd 	bl	8002e78 <Profile_Reset>
    Controller_ResetControllers(&(motion->controller));
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fe ffa6 	bl	80019d2 <Controller_ResetControllers>
    Controller_EnableControllers(&(motion->controller));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe ff86 	bl	800199a <Controller_EnableControllers>
}
 8002a8e:	bf00      	nop
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <Motion_Stop>:

void Motion_Stop(Motion *motion) {
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
	Controller_Stop();
 8002a9e:	f7fe ffb3 	bl	8001a08 <Controller_Stop>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <Motion_DisableDrive>:

void Motion_DisableDrive(Motion *motion) {
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b082      	sub	sp, #8
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
	Controller_DisableControllers(&(motion->controller));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe ff7e 	bl	80019b6 <Controller_DisableControllers>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <Motion_Velocity>:

float Motion_Position(Motion *motion) {
    return Profile_GetPosition(&(motion->forward));
}

float Motion_Velocity(Motion *motion) {
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->forward));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3324      	adds	r3, #36	@ 0x24
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 face 	bl	8003070 <Profile_GetSpeed>
 8002ad4:	eef0 7a40 	vmov.f32	s15, s0
}
 8002ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <Motion_Omega>:

float Motion_Angle(Motion *motion) {
    return Profile_GetPosition(&(motion->rotation));
}

float Motion_Omega(Motion *motion) {
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->rotation));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3348      	adds	r3, #72	@ 0x48
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 fabe 	bl	8003070 <Profile_GetSpeed>
 8002af4:	eef0 7a40 	vmov.f32	s15, s0
}
 8002af8:	eeb0 0a67 	vmov.f32	s0, s15
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <Motion_StartMove>:
float Motion_Alpha(Motion *motion) {
    return Profile_GetAcceleration(&(motion->rotation));
}


void Motion_StartMove(Motion *motion, float distance, float top_speed, float final_speed, float acceleration) {
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b086      	sub	sp, #24
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6178      	str	r0, [r7, #20]
 8002b0a:	ed87 0a04 	vstr	s0, [r7, #16]
 8002b0e:	edc7 0a03 	vstr	s1, [r7, #12]
 8002b12:	ed87 1a02 	vstr	s2, [r7, #8]
 8002b16:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Start(&(motion->forward), distance, top_speed, final_speed, acceleration);
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	3324      	adds	r3, #36	@ 0x24
 8002b1e:	edd7 1a01 	vldr	s3, [r7, #4]
 8002b22:	ed97 1a02 	vldr	s2, [r7, #8]
 8002b26:	edd7 0a03 	vldr	s1, [r7, #12]
 8002b2a:	ed97 0a04 	vldr	s0, [r7, #16]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 f9bb 	bl	8002eaa <Profile_Start>
}
 8002b34:	bf00      	nop
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <Motion_Move>:
uint8_t Motion_MoveFinished(Motion *motion) {
    return Profile_IsFinished(&(motion->forward));
}

// wait untill mition is completed
void Motion_Move(Motion *motion, float distance, float top_speed, float final_speed, float acceleration) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6178      	str	r0, [r7, #20]
 8002b44:	ed87 0a04 	vstr	s0, [r7, #16]
 8002b48:	edc7 0a03 	vstr	s1, [r7, #12]
 8002b4c:	ed87 1a02 	vstr	s2, [r7, #8]
 8002b50:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Move(&(motion->forward), distance, top_speed, final_speed, acceleration);
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	3324      	adds	r3, #36	@ 0x24
 8002b58:	edd7 1a01 	vldr	s3, [r7, #4]
 8002b5c:	ed97 1a02 	vldr	s2, [r7, #8]
 8002b60:	edd7 0a03 	vldr	s1, [r7, #12]
 8002b64:	ed97 0a04 	vldr	s0, [r7, #16]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 fa29 	bl	8002fc0 <Profile_Move>
}
 8002b6e:	bf00      	nop
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <Motion_Turn>:
uint8_t Motion_TurnFinished(Motion *motion) {
    return Profile_IsFinished(&(motion->rotation));
}

//wait untill motion is finished
void Motion_Turn(Motion *motion, float angle, float omega, float alpha) {
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b84:	edc7 0a01 	vstr	s1, [r7, #4]
 8002b88:	ed87 1a00 	vstr	s2, [r7]
    Profile_Move(&(motion->rotation), angle, omega, 0, alpha);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	3348      	adds	r3, #72	@ 0x48
 8002b90:	edd7 1a00 	vldr	s3, [r7]
 8002b94:	ed9f 1a06 	vldr	s2, [pc, #24]	@ 8002bb0 <Motion_Turn+0x38>
 8002b98:	edd7 0a01 	vldr	s1, [r7, #4]
 8002b9c:	ed97 0a02 	vldr	s0, [r7, #8]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fa0d 	bl	8002fc0 <Profile_Move>
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	00000000 	.word	0x00000000

08002bb4 <Motion_Update>:

void Motion_Turn_(Motion *motion, float angle, float omega, float final_speed, float alpha){
	Profile_Move(&(motion->rotation), angle, omega, final_speed, alpha);
}

void Motion_Update(Motion *motion) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    Profile_Update(&(motion->forward));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3324      	adds	r3, #36	@ 0x24
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fa83 	bl	80030cc <Profile_Update>
    Profile_Update(&(motion->rotation));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3348      	adds	r3, #72	@ 0x48
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 fa7e 	bl	80030cc <Profile_Update>
    //UART_Transmit_Float(&huart6, ">V", motion->forward.speed, 2);
    //UART_Transmit_Float(&huart6, ">W", robot_speed(), 2);
}
 8002bd0:	bf00      	nop
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <Motion_SpinTurn>:

/**
  *
  * @brief turn in place. Force forward speed to zero
  */
void Motion_SpinTurn(Motion *motion, float angle, float omega, float alpha) {
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002be4:	edc7 0a01 	vstr	s1, [r7, #4]
 8002be8:	ed87 1a00 	vstr	s2, [r7]
    Profile_SetTargetSpeed(&(motion->forward), 0);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	3324      	adds	r3, #36	@ 0x24
 8002bf0:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8002c34 <Motion_SpinTurn+0x5c>
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 fa59 	bl	80030ac <Profile_SetTargetSpeed>
    while (Profile_GetSpeed(&(motion->forward)) != 0) {
 8002bfa:	e002      	b.n	8002c02 <Motion_SpinTurn+0x2a>
        HAL_Delay(2);
 8002bfc:	2002      	movs	r0, #2
 8002bfe:	f003 fdbb 	bl	8006778 <HAL_Delay>
    while (Profile_GetSpeed(&(motion->forward)) != 0) {
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3324      	adds	r3, #36	@ 0x24
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fa32 	bl	8003070 <Profile_GetSpeed>
 8002c0c:	eef0 7a40 	vmov.f32	s15, s0
 8002c10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	d1f0      	bne.n	8002bfc <Motion_SpinTurn+0x24>
    }
    Motion_Turn(motion, angle, omega, alpha);
 8002c1a:	ed97 1a00 	vldr	s2, [r7]
 8002c1e:	edd7 0a01 	vldr	s1, [r7, #4]
 8002c22:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f7ff ffa6 	bl	8002b78 <Motion_Turn>
}
 8002c2c:	bf00      	nop
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	00000000 	.word	0x00000000

08002c38 <Motion_StopAfter>:
   *
   * Calling this with the robot stationary is undefined. Don't do that.
   *
   * @brief bring the robot to a halt after a specific distance
   */
void Motion_StopAfter(Motion *motion, float distance) {
 8002c38:	b590      	push	{r4, r7, lr}
 8002c3a:	ed2d 8b02 	vpush	{d8}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	ed87 0a00 	vstr	s0, [r7]
    Profile_Move(&(motion->forward), distance, Profile_GetSpeed(&(motion->forward)), 0, Profile_GetAcceleration(&(motion->forward)));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3324      	adds	r3, #36	@ 0x24
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fa0c 	bl	8003070 <Profile_GetSpeed>
 8002c58:	eeb0 8a40 	vmov.f32	s16, s0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3324      	adds	r3, #36	@ 0x24
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fa14 	bl	800308e <Profile_GetAcceleration>
 8002c66:	eef0 7a40 	vmov.f32	s15, s0
 8002c6a:	eef0 1a67 	vmov.f32	s3, s15
 8002c6e:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8002c8c <Motion_StopAfter+0x54>
 8002c72:	eef0 0a48 	vmov.f32	s1, s16
 8002c76:	ed97 0a00 	vldr	s0, [r7]
 8002c7a:	4620      	mov	r0, r4
 8002c7c:	f000 f9a0 	bl	8002fc0 <Profile_Move>
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	ecbd 8b02 	vpop	{d8}
 8002c8a:	bd90      	pop	{r4, r7, pc}
 8002c8c:	00000000 	.word	0x00000000

08002c90 <Motion_SwitchToNextMotionAfter>:

// Test
void Motion_SwitchToNextMotionAfter(Motion *motion, float distance){
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	ed2d 8b02 	vpush	{d8}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	ed87 0a00 	vstr	s0, [r7]
	Profile_Move(&(motion->forward), distance, Profile_GetSpeed(&(motion->forward)), Profile_GetSpeed(&(motion->forward)), Profile_GetAcceleration(&(motion->forward)));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3324      	adds	r3, #36	@ 0x24
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 f9e0 	bl	8003070 <Profile_GetSpeed>
 8002cb0:	eeb0 8a40 	vmov.f32	s16, s0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	3324      	adds	r3, #36	@ 0x24
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f9d9 	bl	8003070 <Profile_GetSpeed>
 8002cbe:	eef0 8a40 	vmov.f32	s17, s0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3324      	adds	r3, #36	@ 0x24
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 f9e1 	bl	800308e <Profile_GetAcceleration>
 8002ccc:	eef0 7a40 	vmov.f32	s15, s0
 8002cd0:	eef0 1a67 	vmov.f32	s3, s15
 8002cd4:	eeb0 1a68 	vmov.f32	s2, s17
 8002cd8:	eef0 0a48 	vmov.f32	s1, s16
 8002cdc:	ed97 0a00 	vldr	s0, [r7]
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	f000 f96d 	bl	8002fc0 <Profile_Move>
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	ecbd 8b02 	vpop	{d8}
 8002cf0:	bd90      	pop	{r4, r7, pc}
 8002cf2:	0000      	movs	r0, r0
 8002cf4:	0000      	movs	r0, r0
	...

08002cf8 <limitPWM>:
#include "motors.h"

/*
 * This function should return PWM_MAX if pwm > PWM_MAX, -PWM_MAX if pwm < -PWM_MAX, and pwm otherwise.
 */
float limitPWM(float pwm) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm > PWM_MAX)
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7fd fc40 	bl	8000588 <__aeabi_f2d>
 8002d08:	a313      	add	r3, pc, #76	@ (adr r3, 8002d58 <limitPWM+0x60>)
 8002d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0e:	f7fd ff23 	bl	8000b58 <__aeabi_dcmpgt>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <limitPWM+0x24>
		return PWM_MAX;
 8002d18:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <limitPWM+0x58>)
 8002d1a:	e00d      	b.n	8002d38 <limitPWM+0x40>
	else if (pwm < -PWM_MAX)
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7fd fc33 	bl	8000588 <__aeabi_f2d>
 8002d22:	a309      	add	r3, pc, #36	@ (adr r3, 8002d48 <limitPWM+0x50>)
 8002d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d28:	f7fd fef8 	bl	8000b1c <__aeabi_dcmplt>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <limitPWM+0x3e>
		return -PWM_MAX;
 8002d32:	4b08      	ldr	r3, [pc, #32]	@ (8002d54 <limitPWM+0x5c>)
 8002d34:	e000      	b.n	8002d38 <limitPWM+0x40>
	return pwm;
 8002d36:	687b      	ldr	r3, [r7, #4]
}
 8002d38:	ee07 3a90 	vmov	s15, r3
 8002d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	70a3d70a 	.word	0x70a3d70a
 8002d4c:	bfef0a3d 	.word	0xbfef0a3d
 8002d50:	3f7851ec 	.word	0x3f7851ec
 8002d54:	bf7851ec 	.word	0xbf7851ec
 8002d58:	70a3d70a 	.word	0x70a3d70a
 8002d5c:	3fef0a3d 	.word	0x3fef0a3d

08002d60 <setMotorLPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the left wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorLPWM(float pwm) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 8002d6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d76:	db13      	blt.n	8002da0 <setMotorLPWM+0x40>
		TIM3->CCR4 = 0;
 8002d78:	4b1a      	ldr	r3, [pc, #104]	@ (8002de4 <setMotorLPWM+0x84>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM3->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002d7e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d82:	f7ff ffb9 	bl	8002cf8 <limitPWM>
 8002d86:	eef0 7a40 	vmov.f32	s15, s0
 8002d8a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002de8 <setMotorLPWM+0x88>
 8002d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d92:	4b14      	ldr	r3, [pc, #80]	@ (8002de4 <setMotorLPWM+0x84>)
 8002d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d98:	ee17 2a90 	vmov	r2, s15
 8002d9c:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else if (pwm < 0) {
		TIM3->CCR3 = 0;
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 8002d9e:	e01c      	b.n	8002dda <setMotorLPWM+0x7a>
	else if (pwm < 0) {
 8002da0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002da4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dac:	d400      	bmi.n	8002db0 <setMotorLPWM+0x50>
}
 8002dae:	e014      	b.n	8002dda <setMotorLPWM+0x7a>
		TIM3->CCR3 = 0;
 8002db0:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <setMotorLPWM+0x84>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002db6:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dba:	f7ff ff9d 	bl	8002cf8 <limitPWM>
 8002dbe:	eef0 7a40 	vmov.f32	s15, s0
 8002dc2:	eef1 7a67 	vneg.f32	s15, s15
 8002dc6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002de8 <setMotorLPWM+0x88>
 8002dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dce:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <setMotorLPWM+0x84>)
 8002dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd4:	ee17 2a90 	vmov	r2, s15
 8002dd8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002dda:	bf00      	nop
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40000400 	.word	0x40000400
 8002de8:	45e0f800 	.word	0x45e0f800

08002dec <setMotorRPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the right wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorRPWM(float pwm) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 8002df6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e02:	db13      	blt.n	8002e2c <setMotorRPWM+0x40>
		TIM3->CCR2 = 0;
 8002e04:	4b1a      	ldr	r3, [pc, #104]	@ (8002e70 <setMotorRPWM+0x84>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002e0a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e0e:	f7ff ff73 	bl	8002cf8 <limitPWM>
 8002e12:	eef0 7a40 	vmov.f32	s15, s0
 8002e16:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002e74 <setMotorRPWM+0x88>
 8002e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e1e:	4b14      	ldr	r3, [pc, #80]	@ (8002e70 <setMotorRPWM+0x84>)
 8002e20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e24:	ee17 2a90 	vmov	r2, s15
 8002e28:	635a      	str	r2, [r3, #52]	@ 0x34
	}
	else if (pwm < 0) {
		TIM3->CCR1 = 0;
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 8002e2a:	e01c      	b.n	8002e66 <setMotorRPWM+0x7a>
	else if (pwm < 0) {
 8002e2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e38:	d400      	bmi.n	8002e3c <setMotorRPWM+0x50>
}
 8002e3a:	e014      	b.n	8002e66 <setMotorRPWM+0x7a>
		TIM3->CCR1 = 0;
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e70 <setMotorRPWM+0x84>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002e42:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e46:	f7ff ff57 	bl	8002cf8 <limitPWM>
 8002e4a:	eef0 7a40 	vmov.f32	s15, s0
 8002e4e:	eef1 7a67 	vneg.f32	s15, s15
 8002e52:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002e74 <setMotorRPWM+0x88>
 8002e56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5a:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <setMotorRPWM+0x84>)
 8002e5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e60:	ee17 2a90 	vmov	r2, s15
 8002e64:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40000400 	.word	0x40000400
 8002e74:	45e0f800 	.word	0x45e0f800

08002e78 <Profile_Reset>:
#include "ssd1306.h"
#include "fonts.h"
#include <stdio.h>

// Reset the profile
void Profile_Reset(Profile *profile) {
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
    profile->position = 0;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	609a      	str	r2, [r3, #8]
    profile->speed = 0;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	605a      	str	r2, [r3, #4]
    profile->target_speed = 0;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	619a      	str	r2, [r3, #24]
    profile->state = PS_IDLE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	701a      	strb	r2, [r3, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <Profile_Start>:
uint8_t Profile_IsFinished(const Profile *profile) {
    return profile->state == PS_FINISHED;
}

// Start a profile
void Profile_Start(Profile *profile, float distance, float top_speed, float final_speed, float acceleration) {
 8002eaa:	b480      	push	{r7}
 8002eac:	b087      	sub	sp, #28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6178      	str	r0, [r7, #20]
 8002eb2:	ed87 0a04 	vstr	s0, [r7, #16]
 8002eb6:	edc7 0a03 	vstr	s1, [r7, #12]
 8002eba:	ed87 1a02 	vstr	s2, [r7, #8]
 8002ebe:	edc7 1a01 	vstr	s3, [r7, #4]
    profile->sign = (distance < 0) ? -1 : 1;
 8002ec2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ec6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ece:	d502      	bpl.n	8002ed6 <Profile_Start+0x2c>
 8002ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed4:	e000      	b.n	8002ed8 <Profile_Start+0x2e>
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	731a      	strb	r2, [r3, #12]
    if (distance < 0) distance = -distance;
 8002edc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ee0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee8:	d505      	bpl.n	8002ef6 <Profile_Start+0x4c>
 8002eea:	edd7 7a04 	vldr	s15, [r7, #16]
 8002eee:	eef1 7a67 	vneg.f32	s15, s15
 8002ef2:	edc7 7a04 	vstr	s15, [r7, #16]

    if (distance < 1.0f) {
 8002ef6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002efa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002efe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f06:	d503      	bpl.n	8002f10 <Profile_Start+0x66>
        profile->state = PS_FINISHED;
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	701a      	strb	r2, [r3, #0]
        return;
 8002f0e:	e052      	b.n	8002fb6 <Profile_Start+0x10c>
    }

    if (final_speed > top_speed) {
 8002f10:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f20:	dd01      	ble.n	8002f26 <Profile_Start+0x7c>
        final_speed = top_speed;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	60bb      	str	r3, [r7, #8]
    }

    profile->position = 0;
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
    profile->final_position = distance;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	621a      	str	r2, [r3, #32]
    profile->target_speed = profile->sign * fabsf(top_speed);
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002f3a:	ee07 3a90 	vmov	s15, r3
 8002f3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f42:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f46:	eef0 7ae7 	vabs.f32	s15, s15
 8002f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	edc3 7a06 	vstr	s15, [r3, #24]
    profile->final_speed = profile->sign * fabsf(final_speed);
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002f5a:	ee07 3a90 	vmov	s15, r3
 8002f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f62:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f66:	eef0 7ae7 	vabs.f32	s15, s15
 8002f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	edc3 7a07 	vstr	s15, [r3, #28]
    profile->acceleration = fabsf(acceleration);
 8002f74:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f78:	eef0 7ae7 	vabs.f32	s15, s15
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	edc3 7a04 	vstr	s15, [r3, #16]
    profile->one_over_acc = (profile->acceleration >= 1) ? (1.0f / profile->acceleration) : 1.0f;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f94:	db07      	blt.n	8002fa6 <Profile_Start+0xfc>
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	ed93 7a04 	vldr	s14, [r3, #16]
 8002f9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa4:	e001      	b.n	8002faa <Profile_Start+0x100>
 8002fa6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	edc3 7a05 	vstr	s15, [r3, #20]
    profile->state = PS_ACCELERATING;
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	701a      	strb	r2, [r3, #0]
}
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <Profile_Move>:

// Move a profile (blocking call)
void Profile_Move(Profile *profile, float distance, float top_speed, float final_speed, float acceleration) {
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6178      	str	r0, [r7, #20]
 8002fc8:	ed87 0a04 	vstr	s0, [r7, #16]
 8002fcc:	edc7 0a03 	vstr	s1, [r7, #12]
 8002fd0:	ed87 1a02 	vstr	s2, [r7, #8]
 8002fd4:	edc7 1a01 	vstr	s3, [r7, #4]
    Profile_Start(profile, distance, top_speed, final_speed, acceleration);
 8002fd8:	edd7 1a01 	vldr	s3, [r7, #4]
 8002fdc:	ed97 1a02 	vldr	s2, [r7, #8]
 8002fe0:	edd7 0a03 	vldr	s1, [r7, #12]
 8002fe4:	ed97 0a04 	vldr	s0, [r7, #16]
 8002fe8:	6978      	ldr	r0, [r7, #20]
 8002fea:	f7ff ff5e 	bl	8002eaa <Profile_Start>
    Profile_WaitUntilFinished(profile);
 8002fee:	6978      	ldr	r0, [r7, #20]
 8002ff0:	f000 f804 	bl	8002ffc <Profile_WaitUntilFinished>
}
 8002ff4:	bf00      	nop
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <Profile_WaitUntilFinished>:
    profile->speed = profile->target_speed;
    profile->state = PS_FINISHED;
}

// Wait until the profile finishes
void Profile_WaitUntilFinished(Profile *profile) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
    while (profile->state != PS_FINISHED) {
 8003004:	e002      	b.n	800300c <Profile_WaitUntilFinished+0x10>
        HAL_Delay(2);
 8003006:	2002      	movs	r0, #2
 8003008:	f003 fbb6 	bl	8006778 <HAL_Delay>
    while (profile->state != PS_FINISHED) {
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b03      	cmp	r3, #3
 8003014:	d1f7      	bne.n	8003006 <Profile_WaitUntilFinished+0xa>
    }
}
 8003016:	bf00      	nop
 8003018:	bf00      	nop
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <Profile_GetBrakingDistance>:

// Get the braking distance
float Profile_GetBrakingDistance(const Profile *profile) {
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
    return fabsf(profile->speed * profile->speed - profile->final_speed * profile->final_speed) * 0.5f * profile->one_over_acc;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	ed93 7a01 	vldr	s14, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	edd3 7a01 	vldr	s15, [r3, #4]
 8003034:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	edd3 6a07 	vldr	s13, [r3, #28]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	edd3 7a07 	vldr	s15, [r3, #28]
 8003044:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304c:	eef0 7ae7 	vabs.f32	s15, s15
 8003050:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003054:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	edd3 7a05 	vldr	s15, [r3, #20]
 800305e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8003062:	eeb0 0a67 	vmov.f32	s0, s15
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <Profile_GetSpeed>:
float Profile_GetPosition(const Profile *profile) {
    return profile->position;
}

// Get the current speed
float Profile_GetSpeed(const Profile *profile) {
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
    return profile->speed;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	ee07 3a90 	vmov	s15, r3
}
 8003080:	eeb0 0a67 	vmov.f32	s0, s15
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <Profile_GetAcceleration>:

// Get the current acceleration
float Profile_GetAcceleration(const Profile *profile) {
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
    return profile->acceleration;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	ee07 3a90 	vmov	s15, r3
}
 800309e:	eeb0 0a67 	vmov.f32	s0, s15
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <Profile_SetTargetSpeed>:
void Profile_SetSpeed(Profile *profile, float speed) {
    profile->speed = speed;
}

// Set the target speed
void Profile_SetTargetSpeed(Profile *profile, float speed) {
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	ed87 0a00 	vstr	s0, [r7]
    profile->target_speed = speed;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	619a      	str	r2, [r3, #24]
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
	...

080030cc <Profile_Update>:
void Profile_SetPosition(Profile *profile, float position) {
    profile->position = position;
}

// Update the profile
void Profile_Update(Profile *profile) {
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
    if (profile->state == PS_IDLE) return;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 80b5 	beq.w	800324a <Profile_Update+0x17e>

    float delta_v = profile->acceleration * LOOP_INTERVAL;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	ed93 7a04 	vldr	s14, [r3, #16]
 80030e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003254 <Profile_Update+0x188>)
 80030e8:	edd3 7a00 	vldr	s15, [r3]
 80030ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f0:	edc7 7a03 	vstr	s15, [r7, #12]
    float remaining = fabsf(profile->final_position) - fabsf(profile->position);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80030fa:	eeb0 7ae7 	vabs.f32	s14, s15
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	edd3 7a02 	vldr	s15, [r3, #8]
 8003104:	eef0 7ae7 	vabs.f32	s15, s15
 8003108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800310c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (profile->state == PS_ACCELERATING) {
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b01      	cmp	r3, #1
 8003118:	d128      	bne.n	800316c <Profile_Update+0xa0>
        if (remaining < Profile_GetBrakingDistance(profile)) {
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ff80 	bl	8003020 <Profile_GetBrakingDistance>
 8003120:	eeb0 7a40 	vmov.f32	s14, s0
 8003124:	edd7 7a02 	vldr	s15, [r7, #8]
 8003128:	eef4 7ac7 	vcmpe.f32	s15, s14
 800312c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003130:	d51c      	bpl.n	800316c <Profile_Update+0xa0>
            profile->state = PS_BRAKING;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2202      	movs	r2, #2
 8003136:	701a      	strb	r2, [r3, #0]
            profile->target_speed = (profile->final_speed == 0) ? (profile->sign * 5.0f) : profile->final_speed;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	edd3 7a07 	vldr	s15, [r3, #28]
 800313e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003146:	d10b      	bne.n	8003160 <Profile_Update+0x94>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800314e:	ee07 3a90 	vmov	s15, r3
 8003152:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003156:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800315a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800315e:	e002      	b.n	8003166 <Profile_Update+0x9a>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	edd3 7a07 	vldr	s15, [r3, #28]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	edc3 7a06 	vstr	s15, [r3, #24]
        }
    }

    if (profile->speed < profile->target_speed) {
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	edd3 7a06 	vldr	s15, [r3, #24]
 8003178:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003180:	d519      	bpl.n	80031b6 <Profile_Update+0xea>
        profile->speed += delta_v;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	ed93 7a01 	vldr	s14, [r3, #4]
 8003188:	edd7 7a03 	vldr	s15, [r7, #12]
 800318c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed > profile->target_speed) profile->speed = profile->target_speed;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	ed93 7a01 	vldr	s14, [r3, #4]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	edd3 7a06 	vldr	s15, [r3, #24]
 80031a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031aa:	dd28      	ble.n	80031fe <Profile_Update+0x132>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699a      	ldr	r2, [r3, #24]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	605a      	str	r2, [r3, #4]
 80031b4:	e023      	b.n	80031fe <Profile_Update+0x132>
    } else if (profile->speed > profile->target_speed) {
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	ed93 7a01 	vldr	s14, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	edd3 7a06 	vldr	s15, [r3, #24]
 80031c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	dd18      	ble.n	80031fe <Profile_Update+0x132>
        profile->speed -= delta_v;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	ed93 7a01 	vldr	s14, [r3, #4]
 80031d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80031d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed < profile->target_speed) profile->speed = profile->target_speed;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	ed93 7a01 	vldr	s14, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	edd3 7a06 	vldr	s15, [r3, #24]
 80031ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f4:	d503      	bpl.n	80031fe <Profile_Update+0x132>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	605a      	str	r2, [r3, #4]
    }

    profile->position += profile->speed * LOOP_INTERVAL;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	ed93 7a01 	vldr	s14, [r3, #4]
 8003204:	4b13      	ldr	r3, [pc, #76]	@ (8003254 <Profile_Update+0x188>)
 8003206:	edd3 7a00 	vldr	s15, [r3]
 800320a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	edd3 7a02 	vldr	s15, [r3, #8]
 8003214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	edc3 7a02 	vstr	s15, [r3, #8]

    if (profile->state != PS_FINISHED && remaining < 0.125f) {
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b03      	cmp	r3, #3
 8003226:	d011      	beq.n	800324c <Profile_Update+0x180>
 8003228:	edd7 7a02 	vldr	s15, [r7, #8]
 800322c:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8003230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	d508      	bpl.n	800324c <Profile_Update+0x180>
        profile->state = PS_FINISHED;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2203      	movs	r2, #3
 800323e:	701a      	strb	r2, [r3, #0]
        profile->target_speed = profile->final_speed;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69da      	ldr	r2, [r3, #28]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	619a      	str	r2, [r3, #24]
 8003248:	e000      	b.n	800324c <Profile_Update+0x180>
    if (profile->state == PS_IDLE) return;
 800324a:	bf00      	nop
    }

}
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	0800ff90 	.word	0x0800ff90

08003258 <RAYKHA_ReadRaw>:
/**
 * @brief Read raw values from all sensors
 * @param sensor_values Array to store the raw sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 */
void RAYKHA_ReadRaw(uint16_t *sensor_values)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
    // Read each sensor
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003260:	2300      	movs	r3, #0
 8003262:	73fb      	strb	r3, [r7, #15]
 8003264:	e00c      	b.n	8003280 <RAYKHA_ReadRaw+0x28>
    {
        sensor_values[i] = AnalogMux_ReadChannel(RAYKHA_FIRST_MUX_CHANNEL + i);
 8003266:	7bfb      	ldrb	r3, [r7, #15]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	18d4      	adds	r4, r2, r3
 800326e:	7bfb      	ldrb	r3, [r7, #15]
 8003270:	4618      	mov	r0, r3
 8003272:	f002 fced 	bl	8005c50 <AnalogMux_ReadChannel>
 8003276:	4603      	mov	r3, r0
 8003278:	8023      	strh	r3, [r4, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	3301      	adds	r3, #1
 800327e:	73fb      	strb	r3, [r7, #15]
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b09      	cmp	r3, #9
 8003284:	d9ef      	bls.n	8003266 <RAYKHA_ReadRaw+0xe>
    }
}
 8003286:	bf00      	nop
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	bd90      	pop	{r4, r7, pc}

08003290 <RAYKHA_Calibrate>:
 * @brief Calibrate the sensor array
 * @param calibration Pointer to calibration data structure
 * @param line_type Type of line (RAYKHA_LINE_WHITE or RAYKHA_LINE_BLACK)
 */
void RAYKHA_Calibrate(RAYKHA_Calibration *calibration, uint8_t line_type)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	@ 0x28
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	70fb      	strb	r3, [r7, #3]
	display_clear();
 800329c:	f002 fe76 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 80032a0:	4891      	ldr	r0, [pc, #580]	@ (80034e8 <RAYKHA_Calibrate+0x258>)
 80032a2:	f002 fea5 	bl	8005ff0 <display_headding>

	display_message("RAYKHA Calibration", 2, 25);
 80032a6:	2219      	movs	r2, #25
 80032a8:	2102      	movs	r1, #2
 80032aa:	4890      	ldr	r0, [pc, #576]	@ (80034ec <RAYKHA_Calibrate+0x25c>)
 80032ac:	f002 fe76 	bl	8005f9c <display_message>
	display_message("Press OK to Start...", 2, 40);
 80032b0:	2228      	movs	r2, #40	@ 0x28
 80032b2:	2102      	movs	r1, #2
 80032b4:	488e      	ldr	r0, [pc, #568]	@ (80034f0 <RAYKHA_Calibrate+0x260>)
 80032b6:	f002 fe71 	bl	8005f9c <display_message>

	while(okbtncount == prevokbtncount);
 80032ba:	bf00      	nop
 80032bc:	4b8d      	ldr	r3, [pc, #564]	@ (80034f4 <RAYKHA_Calibrate+0x264>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4b8d      	ldr	r3, [pc, #564]	@ (80034f8 <RAYKHA_Calibrate+0x268>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d0f9      	beq.n	80032bc <RAYKHA_Calibrate+0x2c>
	Reset_buttons();
 80032c8:	f7fe faec 	bl	80018a4 <Reset_buttons>

	display_clear();
 80032cc:	f002 fe5e 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 80032d0:	4885      	ldr	r0, [pc, #532]	@ (80034e8 <RAYKHA_Calibrate+0x258>)
 80032d2:	f002 fe8d 	bl	8005ff0 <display_headding>
	display_message("RAYKHA", 2, 25);
 80032d6:	2219      	movs	r2, #25
 80032d8:	2102      	movs	r1, #2
 80032da:	4888      	ldr	r0, [pc, #544]	@ (80034fc <RAYKHA_Calibrate+0x26c>)
 80032dc:	f002 fe5e 	bl	8005f9c <display_message>
	display_message("Calibrating....", 2, 40);
 80032e0:	2228      	movs	r2, #40	@ 0x28
 80032e2:	2102      	movs	r1, #2
 80032e4:	4886      	ldr	r0, [pc, #536]	@ (8003500 <RAYKHA_Calibrate+0x270>)
 80032e6:	f002 fe59 	bl	8005f9c <display_message>

	HAL_Delay(1000);
 80032ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80032ee:	f003 fa43 	bl	8006778 <HAL_Delay>
	Buzzer_Toggle(100);
 80032f2:	2064      	movs	r0, #100	@ 0x64
 80032f4:	f002 fb54 	bl	80059a0 <Buzzer_Toggle>
	HAL_Delay(1000);
 80032f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80032fc:	f003 fa3c 	bl	8006778 <HAL_Delay>


	uint16_t sensor_values[RAYKHA_NUM_SENSORS];

	// Initialize calibration data
	for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003300:	2300      	movs	r3, #0
 8003302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003306:	e013      	b.n	8003330 <RAYKHA_Calibrate+0xa0>
	{
		calibration->min_values[i] = 0xFFFF;  // Max possible value
 8003308:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003312:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		calibration->max_values[i] = 0;       // Min possible value
 8003316:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	3308      	adds	r3, #8
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	4413      	add	r3, r2
 8003322:	2200      	movs	r2, #0
 8003324:	809a      	strh	r2, [r3, #4]
	for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003326:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800332a:	3301      	adds	r3, #1
 800332c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003334:	2b09      	cmp	r3, #9
 8003336:	d9e7      	bls.n	8003308 <RAYKHA_Calibrate+0x78>
	}

	calibration->line_type = line_type;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

	for(uint8_t i = 0; i < 100; i++){
 8003340:	2300      	movs	r3, #0
 8003342:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003346:	e0ad      	b.n	80034a4 <RAYKHA_Calibrate+0x214>
		// Take multiple samples for more accurate calibration
		for (uint8_t sample = 0; sample < RAYKHA_CALIBRATION_SAMPLES; sample++)
 8003348:	2300      	movs	r3, #0
 800334a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800334e:	e053      	b.n	80033f8 <RAYKHA_Calibrate+0x168>
		{
			// Read raw sensor values
			RAYKHA_ReadRaw(sensor_values);
 8003350:	f107 030c 	add.w	r3, r7, #12
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff7f 	bl	8003258 <RAYKHA_ReadRaw>

			// Update min and max values
			for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 800335a:	2300      	movs	r3, #0
 800335c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8003360:	e03e      	b.n	80033e0 <RAYKHA_Calibrate+0x150>
			{
				if (sensor_values[i] < calibration->min_values[i])
 8003362:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	3328      	adds	r3, #40	@ 0x28
 800336a:	443b      	add	r3, r7
 800336c:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 8003370:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800337a:	429a      	cmp	r2, r3
 800337c:	d20b      	bcs.n	8003396 <RAYKHA_Calibrate+0x106>
				{
					calibration->min_values[i] = sensor_values[i];
 800337e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003382:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	3328      	adds	r3, #40	@ 0x28
 800338a:	443b      	add	r3, r7
 800338c:	f833 1c1c 	ldrh.w	r1, [r3, #-28]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				}
				if (sensor_values[i] > calibration->max_values[i])
 8003396:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	3328      	adds	r3, #40	@ 0x28
 800339e:	443b      	add	r3, r7
 80033a0:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 80033a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	3308      	adds	r3, #8
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	440b      	add	r3, r1
 80033b0:	889b      	ldrh	r3, [r3, #4]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d90f      	bls.n	80033d6 <RAYKHA_Calibrate+0x146>
				{
					calibration->max_values[i] = sensor_values[i];
 80033b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033ba:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	3328      	adds	r3, #40	@ 0x28
 80033c2:	443b      	add	r3, r7
 80033c4:	f833 0c1c 	ldrh.w	r0, [r3, #-28]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	f101 0308 	add.w	r3, r1, #8
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	4413      	add	r3, r2
 80033d2:	4602      	mov	r2, r0
 80033d4:	809a      	strh	r2, [r3, #4]
			for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 80033d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033da:	3301      	adds	r3, #1
 80033dc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80033e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033e4:	2b09      	cmp	r3, #9
 80033e6:	d9bc      	bls.n	8003362 <RAYKHA_Calibrate+0xd2>
				}
			}

			// Short delay between samples
			HAL_Delay(10);
 80033e8:	200a      	movs	r0, #10
 80033ea:	f003 f9c5 	bl	8006778 <HAL_Delay>
		for (uint8_t sample = 0; sample < RAYKHA_CALIBRATION_SAMPLES; sample++)
 80033ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80033f2:	3301      	adds	r3, #1
 80033f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80033f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80033fc:	2b09      	cmp	r3, #9
 80033fe:	d9a7      	bls.n	8003350 <RAYKHA_Calibrate+0xc0>
		}

		// Add small margins to avoid edge cases
		for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003400:	2300      	movs	r3, #0
 8003402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003406:	e044      	b.n	8003492 <RAYKHA_Calibrate+0x202>
		{
			if (calibration->min_values[i] > 20)
 8003408:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003412:	2b14      	cmp	r3, #20
 8003414:	d90c      	bls.n	8003430 <RAYKHA_Calibrate+0x1a0>
				calibration->min_values[i] -= 20;
 8003416:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003420:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003424:	3b14      	subs	r3, #20
 8003426:	b299      	uxth	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800342e:	e005      	b.n	800343c <RAYKHA_Calibrate+0x1ac>
			else
				calibration->min_values[i] = 0;
 8003430:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2100      	movs	r1, #0
 8003438:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			if (calibration->max_values[i] < 4075)
 800343c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	3308      	adds	r3, #8
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4413      	add	r3, r2
 8003448:	889b      	ldrh	r3, [r3, #4]
 800344a:	f640 72ea 	movw	r2, #4074	@ 0xfea
 800344e:	4293      	cmp	r3, r2
 8003450:	d811      	bhi.n	8003476 <RAYKHA_Calibrate+0x1e6>
				calibration->max_values[i] += 20;
 8003452:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	3308      	adds	r3, #8
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	889a      	ldrh	r2, [r3, #4]
 8003460:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003464:	3214      	adds	r2, #20
 8003466:	b291      	uxth	r1, r2
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	3308      	adds	r3, #8
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	460a      	mov	r2, r1
 8003472:	809a      	strh	r2, [r3, #4]
 8003474:	e008      	b.n	8003488 <RAYKHA_Calibrate+0x1f8>
			else
				calibration->max_values[i] = 4095;
 8003476:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	3308      	adds	r3, #8
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	4413      	add	r3, r2
 8003482:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8003486:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003488:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800348c:	3301      	adds	r3, #1
 800348e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003492:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003496:	2b09      	cmp	r3, #9
 8003498:	d9b6      	bls.n	8003408 <RAYKHA_Calibrate+0x178>
	for(uint8_t i = 0; i < 100; i++){
 800349a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800349e:	3301      	adds	r3, #1
 80034a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80034a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80034a8:	2b63      	cmp	r3, #99	@ 0x63
 80034aa:	f67f af4d 	bls.w	8003348 <RAYKHA_Calibrate+0xb8>
		}
	}

	display_clear();
 80034ae:	f002 fd6d 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 80034b2:	480d      	ldr	r0, [pc, #52]	@ (80034e8 <RAYKHA_Calibrate+0x258>)
 80034b4:	f002 fd9c 	bl	8005ff0 <display_headding>
	display_message("RAYKHA", 2, 25);
 80034b8:	2219      	movs	r2, #25
 80034ba:	2102      	movs	r1, #2
 80034bc:	480f      	ldr	r0, [pc, #60]	@ (80034fc <RAYKHA_Calibrate+0x26c>)
 80034be:	f002 fd6d 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 40);
 80034c2:	2228      	movs	r2, #40	@ 0x28
 80034c4:	2102      	movs	r1, #2
 80034c6:	480f      	ldr	r0, [pc, #60]	@ (8003504 <RAYKHA_Calibrate+0x274>)
 80034c8:	f002 fd68 	bl	8005f9c <display_message>

	Buzzer_Toggle(100);
 80034cc:	2064      	movs	r0, #100	@ 0x64
 80034ce:	f002 fa67 	bl	80059a0 <Buzzer_Toggle>
	HAL_Delay(300);
 80034d2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80034d6:	f003 f94f 	bl	8006778 <HAL_Delay>
	Buzzer_Toggle(200);
 80034da:	20c8      	movs	r0, #200	@ 0xc8
 80034dc:	f002 fa60 	bl	80059a0 <Buzzer_Toggle>

}
 80034e0:	bf00      	nop
 80034e2:	3728      	adds	r7, #40	@ 0x28
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	0800fc20 	.word	0x0800fc20
 80034ec:	0800fc2c 	.word	0x0800fc2c
 80034f0:	0800fc40 	.word	0x0800fc40
 80034f4:	200002b8 	.word	0x200002b8
 80034f8:	200002bc 	.word	0x200002bc
 80034fc:	0800fc58 	.word	0x0800fc58
 8003500:	0800fc60 	.word	0x0800fc60
 8003504:	0800fc70 	.word	0x0800fc70

08003508 <RAYKHA_ReadCalibrated>:
 * @brief Read calibrated values from all sensors
 * @param sensor_values Array to store the calibrated sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 * @param calibration Pointer to calibration data structure
 */
void RAYKHA_ReadCalibrated(uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8003508:	b5b0      	push	{r4, r5, r7, lr}
 800350a:	b08a      	sub	sp, #40	@ 0x28
 800350c:	af02      	add	r7, sp, #8
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
    uint16_t raw_values[RAYKHA_NUM_SENSORS];

    // Read raw values
    RAYKHA_ReadRaw(raw_values);
 8003512:	f107 0308 	add.w	r3, r7, #8
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fe9e 	bl	8003258 <RAYKHA_ReadRaw>

    // Apply calibration
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 800351c:	2300      	movs	r3, #0
 800351e:	77fb      	strb	r3, [r7, #31]
 8003520:	e05a      	b.n	80035d8 <RAYKHA_ReadCalibrated+0xd0>
    {
        if (raw_values[i] < calibration->min_values[i])
 8003522:	7ffb      	ldrb	r3, [r7, #31]
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	3320      	adds	r3, #32
 8003528:	443b      	add	r3, r7
 800352a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 800352e:	7ff9      	ldrb	r1, [r7, #31]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003536:	429a      	cmp	r2, r3
 8003538:	d206      	bcs.n	8003548 <RAYKHA_ReadCalibrated+0x40>
        {
            sensor_values[i] = 0;
 800353a:	7ffb      	ldrb	r3, [r7, #31]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	4413      	add	r3, r2
 8003542:	2200      	movs	r2, #0
 8003544:	801a      	strh	r2, [r3, #0]
 8003546:	e044      	b.n	80035d2 <RAYKHA_ReadCalibrated+0xca>
        }
        else if (raw_values[i] > calibration->max_values[i])
 8003548:	7ffb      	ldrb	r3, [r7, #31]
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	3320      	adds	r3, #32
 800354e:	443b      	add	r3, r7
 8003550:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8003554:	7ffb      	ldrb	r3, [r7, #31]
 8003556:	6839      	ldr	r1, [r7, #0]
 8003558:	3308      	adds	r3, #8
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	440b      	add	r3, r1
 800355e:	889b      	ldrh	r3, [r3, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	d907      	bls.n	8003574 <RAYKHA_ReadCalibrated+0x6c>
        {
            sensor_values[i] = 1000;
 8003564:	7ffb      	ldrb	r3, [r7, #31]
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	4413      	add	r3, r2
 800356c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003570:	801a      	strh	r2, [r3, #0]
 8003572:	e02e      	b.n	80035d2 <RAYKHA_ReadCalibrated+0xca>
        }
        else
        {
            // Map to 0-1000 range
            sensor_values[i] = map_range(raw_values[i],
 8003574:	7ffb      	ldrb	r3, [r7, #31]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	3320      	adds	r3, #32
 800357a:	443b      	add	r3, r7
 800357c:	f833 0c18 	ldrh.w	r0, [r3, #-24]
 8003580:	7ffa      	ldrb	r2, [r7, #31]
                                        calibration->min_values[i],
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
            sensor_values[i] = map_range(raw_values[i],
 8003588:	7ffb      	ldrb	r3, [r7, #31]
                                        calibration->max_values[i],
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	3308      	adds	r3, #8
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	889d      	ldrh	r5, [r3, #4]
            sensor_values[i] = map_range(raw_values[i],
 8003594:	7ffb      	ldrb	r3, [r7, #31]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	18d4      	adds	r4, r2, r3
 800359c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	2300      	movs	r3, #0
 80035a4:	462a      	mov	r2, r5
 80035a6:	f000 f879 	bl	800369c <map_range>
 80035aa:	4603      	mov	r3, r0
 80035ac:	8023      	strh	r3, [r4, #0]
                                        0, 1000);

		// Invert if needed (for white line on black background)
		if (calibration->line_type == RAYKHA_LINE_WHITE)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d10c      	bne.n	80035d2 <RAYKHA_ReadCalibrated+0xca>
		{
			sensor_values[i] = 1000 - sensor_values[i];
 80035b8:	7ffb      	ldrb	r3, [r7, #31]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	881a      	ldrh	r2, [r3, #0]
 80035c2:	7ffb      	ldrb	r3, [r7, #31]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	440b      	add	r3, r1
 80035ca:	f5c2 727a 	rsb	r2, r2, #1000	@ 0x3e8
 80035ce:	b292      	uxth	r2, r2
 80035d0:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 80035d2:	7ffb      	ldrb	r3, [r7, #31]
 80035d4:	3301      	adds	r3, #1
 80035d6:	77fb      	strb	r3, [r7, #31]
 80035d8:	7ffb      	ldrb	r3, [r7, #31]
 80035da:	2b09      	cmp	r3, #9
 80035dc:	d9a1      	bls.n	8003522 <RAYKHA_ReadCalibrated+0x1a>
		}
        }
    }
}
 80035de:	bf00      	nop
 80035e0:	bf00      	nop
 80035e2:	3720      	adds	r7, #32
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bdb0      	pop	{r4, r5, r7, pc}

080035e8 <RAYKHA_GetLinePosition>:
 * @param calibration Pointer to calibration data structure
 * @return Line position (0 to 7000, where 0 is the leftmost sensor and 7000 is the rightmost sensor)
 *         Returns -1 if no line is detected
 */
int32_t RAYKHA_GetLinePosition(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b087      	sub	sp, #28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
    uint32_t weighted_sum = 0;
 80035f2:	2300      	movs	r3, #0
 80035f4:	617b      	str	r3, [r7, #20]
    uint32_t sum = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	613b      	str	r3, [r7, #16]
    uint8_t line_detected = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]

    // Calculate weighted average
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 80035fe:	2300      	movs	r3, #0
 8003600:	73bb      	strb	r3, [r7, #14]
 8003602:	e01c      	b.n	800363e <RAYKHA_GetLinePosition+0x56>
    {
        uint16_t value = sensor_values[i];
 8003604:	7bbb      	ldrb	r3, [r7, #14]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	4413      	add	r3, r2
 800360c:	881b      	ldrh	r3, [r3, #0]
 800360e:	81bb      	strh	r3, [r7, #12]

        // A value above 200 indicates a line
        if (value > 200)
 8003610:	89bb      	ldrh	r3, [r7, #12]
 8003612:	2bc8      	cmp	r3, #200	@ 0xc8
 8003614:	d901      	bls.n	800361a <RAYKHA_GetLinePosition+0x32>
        {
            line_detected = 1;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
        }

        weighted_sum += (uint32_t)value * (i * 1000);
 800361a:	89bb      	ldrh	r3, [r7, #12]
 800361c:	7bba      	ldrb	r2, [r7, #14]
 800361e:	fb02 f303 	mul.w	r3, r2, r3
 8003622:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003626:	fb02 f303 	mul.w	r3, r2, r3
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4413      	add	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
        sum += value;
 8003630:	89bb      	ldrh	r3, [r7, #12]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	4413      	add	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8003638:	7bbb      	ldrb	r3, [r7, #14]
 800363a:	3301      	adds	r3, #1
 800363c:	73bb      	strb	r3, [r7, #14]
 800363e:	7bbb      	ldrb	r3, [r7, #14]
 8003640:	2b09      	cmp	r3, #9
 8003642:	d9df      	bls.n	8003604 <RAYKHA_GetLinePosition+0x1c>
    }

    // Check if line is detected
    if (!line_detected || sum < 100)
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <RAYKHA_GetLinePosition+0x68>
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2b63      	cmp	r3, #99	@ 0x63
 800364e:	d802      	bhi.n	8003656 <RAYKHA_GetLinePosition+0x6e>
    {
        return -1;
 8003650:	f04f 33ff 	mov.w	r3, #4294967295
 8003654:	e003      	b.n	800365e <RAYKHA_GetLinePosition+0x76>
    }

    return weighted_sum / sum;
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800365e:	4618      	mov	r0, r3
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <RAYKHA_GetPositionForPID>:
 * @param calibration Pointer to calibration data structure
 * @return Line position centered around 0 (-3500 to 3500)
 *         Returns a large value (9999) if no line is detected
 */
int32_t RAYKHA_GetPositionForPID(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
    int32_t position = RAYKHA_GetLinePosition(sensor_values, calibration);
 8003674:	6839      	ldr	r1, [r7, #0]
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff ffb6 	bl	80035e8 <RAYKHA_GetLinePosition>
 800367c:	60f8      	str	r0, [r7, #12]

    // If no line detected, return a large value
    if (position == -1)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003684:	d102      	bne.n	800368c <RAYKHA_GetPositionForPID+0x22>
    {
        return 9999;
 8003686:	f242 730f 	movw	r3, #9999	@ 0x270f
 800368a:	e003      	b.n	8003694 <RAYKHA_GetPositionForPID+0x2a>
    }

    // Center the position around 0
    // The center of the sensor array is at 3500
    return position - 4500;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f5a3 538c 	sub.w	r3, r3, #4480	@ 0x1180
 8003692:	3b14      	subs	r3, #20
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <map_range>:
 * @param out_min Minimum output value
 * @param out_max Maximum output value
 * @return Mapped value
 */
static uint16_t map_range(uint16_t value, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
 800369c:	b490      	push	{r4, r7}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4604      	mov	r4, r0
 80036a4:	4608      	mov	r0, r1
 80036a6:	4611      	mov	r1, r2
 80036a8:	461a      	mov	r2, r3
 80036aa:	4623      	mov	r3, r4
 80036ac:	80fb      	strh	r3, [r7, #6]
 80036ae:	4603      	mov	r3, r0
 80036b0:	80bb      	strh	r3, [r7, #4]
 80036b2:	460b      	mov	r3, r1
 80036b4:	807b      	strh	r3, [r7, #2]
 80036b6:	4613      	mov	r3, r2
 80036b8:	803b      	strh	r3, [r7, #0]
    // Check for division by zero
    if (in_max <= in_min) return out_min;
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	88bb      	ldrh	r3, [r7, #4]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d801      	bhi.n	80036c6 <map_range+0x2a>
 80036c2:	883b      	ldrh	r3, [r7, #0]
 80036c4:	e01d      	b.n	8003702 <map_range+0x66>

    // Map the value
    int32_t result = (int32_t)(value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036c6:	88fa      	ldrh	r2, [r7, #6]
 80036c8:	88bb      	ldrh	r3, [r7, #4]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	8b39      	ldrh	r1, [r7, #24]
 80036ce:	883a      	ldrh	r2, [r7, #0]
 80036d0:	1a8a      	subs	r2, r1, r2
 80036d2:	fb03 f202 	mul.w	r2, r3, r2
 80036d6:	8879      	ldrh	r1, [r7, #2]
 80036d8:	88bb      	ldrh	r3, [r7, #4]
 80036da:	1acb      	subs	r3, r1, r3
 80036dc:	fb92 f2f3 	sdiv	r2, r2, r3
 80036e0:	883b      	ldrh	r3, [r7, #0]
 80036e2:	4413      	add	r3, r2
 80036e4:	60fb      	str	r3, [r7, #12]

    // Constrain the result
    if (result < out_min) result = out_min;
 80036e6:	883b      	ldrh	r3, [r7, #0]
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	da01      	bge.n	80036f2 <map_range+0x56>
 80036ee:	883b      	ldrh	r3, [r7, #0]
 80036f0:	60fb      	str	r3, [r7, #12]
    if (result > out_max) result = out_max;
 80036f2:	8b3b      	ldrh	r3, [r7, #24]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	dd01      	ble.n	80036fe <map_range+0x62>
 80036fa:	8b3b      	ldrh	r3, [r7, #24]
 80036fc:	60fb      	str	r3, [r7, #12]

    return (uint16_t)result;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	b29b      	uxth	r3, r3
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bc90      	pop	{r4, r7}
 800370a:	4770      	bx	lr

0800370c <GetLineColor>:
//	}
//	return WHITE;
//}


Color GetLineColor(uint8_t column, uint8_t row){
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	460a      	mov	r2, r1
 8003716:	71fb      	strb	r3, [r7, #7]
 8003718:	4613      	mov	r3, r2
 800371a:	71bb      	strb	r3, [r7, #6]
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800371c:	2001      	movs	r0, #1
 800371e:	f008 fccb 	bl	800c0b8 <TCS3472_SelectSensor>
	TCS3472_GetRGBC(&r_line, &g_line, &b_line, &c_line);
 8003722:	4b0d      	ldr	r3, [pc, #52]	@ (8003758 <GetLineColor+0x4c>)
 8003724:	4a0d      	ldr	r2, [pc, #52]	@ (800375c <GetLineColor+0x50>)
 8003726:	490e      	ldr	r1, [pc, #56]	@ (8003760 <GetLineColor+0x54>)
 8003728:	480e      	ldr	r0, [pc, #56]	@ (8003764 <GetLineColor+0x58>)
 800372a:	f008 fd30 	bl	800c18e <TCS3472_GetRGBC>
	line_color = TCS3472_DetectLineColor(r_line, g_line, b_line, c_line);
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <GetLineColor+0x58>)
 8003730:	8818      	ldrh	r0, [r3, #0]
 8003732:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <GetLineColor+0x54>)
 8003734:	8819      	ldrh	r1, [r3, #0]
 8003736:	4b09      	ldr	r3, [pc, #36]	@ (800375c <GetLineColor+0x50>)
 8003738:	881a      	ldrh	r2, [r3, #0]
 800373a:	4b07      	ldr	r3, [pc, #28]	@ (8003758 <GetLineColor+0x4c>)
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	f008 fd57 	bl	800c1f0 <TCS3472_DetectLineColor>
 8003742:	4603      	mov	r3, r0
 8003744:	461a      	mov	r2, r3
 8003746:	4b08      	ldr	r3, [pc, #32]	@ (8003768 <GetLineColor+0x5c>)
 8003748:	701a      	strb	r2, [r3, #0]
	return line_color;
 800374a:	4b07      	ldr	r3, [pc, #28]	@ (8003768 <GetLineColor+0x5c>)
 800374c:	781b      	ldrb	r3, [r3, #0]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	20000dfa 	.word	0x20000dfa
 800375c:	20000df8 	.word	0x20000df8
 8003760:	20000df6 	.word	0x20000df6
 8003764:	20000df4 	.word	0x20000df4
 8003768:	20000e04 	.word	0x20000e04

0800376c <GetBallColor>:
//	return WHITE;
//}

uint8_t ballcount = 0;

Color GetBallColor(){
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0

	ballcount++;
 8003770:	4b1e      	ldr	r3, [pc, #120]	@ (80037ec <GetBallColor+0x80>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	3301      	adds	r3, #1
 8003776:	b2da      	uxtb	r2, r3
 8003778:	4b1c      	ldr	r3, [pc, #112]	@ (80037ec <GetBallColor+0x80>)
 800377a:	701a      	strb	r2, [r3, #0]
	/* Get RGB and Clear values from object sensor */
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800377c:	2002      	movs	r0, #2
 800377e:	f008 fc9b 	bl	800c0b8 <TCS3472_SelectSensor>
	TCS3472_GetRGBC(&r_obj, &g_obj, &b_obj, &c_obj);
 8003782:	4b1b      	ldr	r3, [pc, #108]	@ (80037f0 <GetBallColor+0x84>)
 8003784:	4a1b      	ldr	r2, [pc, #108]	@ (80037f4 <GetBallColor+0x88>)
 8003786:	491c      	ldr	r1, [pc, #112]	@ (80037f8 <GetBallColor+0x8c>)
 8003788:	481c      	ldr	r0, [pc, #112]	@ (80037fc <GetBallColor+0x90>)
 800378a:	f008 fd00 	bl	800c18e <TCS3472_GetRGBC>
	object_color = TCS3472_DetectObjectColor(r_obj, g_obj, b_obj, c_obj);
 800378e:	4b1b      	ldr	r3, [pc, #108]	@ (80037fc <GetBallColor+0x90>)
 8003790:	8818      	ldrh	r0, [r3, #0]
 8003792:	4b19      	ldr	r3, [pc, #100]	@ (80037f8 <GetBallColor+0x8c>)
 8003794:	8819      	ldrh	r1, [r3, #0]
 8003796:	4b17      	ldr	r3, [pc, #92]	@ (80037f4 <GetBallColor+0x88>)
 8003798:	881a      	ldrh	r2, [r3, #0]
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <GetBallColor+0x84>)
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	f009 f87b 	bl	800c898 <TCS3472_DetectObjectColor>
 80037a2:	4603      	mov	r3, r0
 80037a4:	461a      	mov	r2, r3
 80037a6:	4b16      	ldr	r3, [pc, #88]	@ (8003800 <GetBallColor+0x94>)
 80037a8:	701a      	strb	r2, [r3, #0]

	switch(ballcount){
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <GetBallColor+0x80>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	3b01      	subs	r3, #1
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d817      	bhi.n	80037e4 <GetBallColor+0x78>
 80037b4:	a201      	add	r2, pc, #4	@ (adr r2, 80037bc <GetBallColor+0x50>)
 80037b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ba:	bf00      	nop
 80037bc:	080037d1 	.word	0x080037d1
 80037c0:	080037d5 	.word	0x080037d5
 80037c4:	080037d9 	.word	0x080037d9
 80037c8:	080037dd 	.word	0x080037dd
 80037cc:	080037e1 	.word	0x080037e1
	case 1:
		return YELLOW;
 80037d0:	2302      	movs	r3, #2
 80037d2:	e008      	b.n	80037e6 <GetBallColor+0x7a>
		break;
	case 2:
		return WHITE;
 80037d4:	2300      	movs	r3, #0
 80037d6:	e006      	b.n	80037e6 <GetBallColor+0x7a>
		break;
	case 3:
		return WHITE;
 80037d8:	2300      	movs	r3, #0
 80037da:	e004      	b.n	80037e6 <GetBallColor+0x7a>
		break;
	case 4:
		return YELLOW;
 80037dc:	2302      	movs	r3, #2
 80037de:	e002      	b.n	80037e6 <GetBallColor+0x7a>
		break;
	case 5:
		return YELLOW;
 80037e0:	2302      	movs	r3, #2
 80037e2:	e000      	b.n	80037e6 <GetBallColor+0x7a>
		break;
	default:
		return WHITE;
 80037e4:	2300      	movs	r3, #0
	}
	else if(object_color == YELLOW){
		return YELLOW;
	}
	return WHITE;
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000708 	.word	0x20000708
 80037f0:	20000e02 	.word	0x20000e02
 80037f4:	20000e00 	.word	0x20000e00
 80037f8:	20000dfe 	.word	0x20000dfe
 80037fc:	20000dfc 	.word	0x20000dfc
 8003800:	20000e05 	.word	0x20000e05

08003804 <Robot_LineFollowUntillJunction>:




//------------------------------------------------------------------------------//
JunctionType Robot_LineFollowUntillJunction(){
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8003808:	2007      	movs	r0, #7
 800380a:	f000 fd1b 	bl	8004244 <set_steering_mode>
	Motion_StartMove(&motion, 1500, LINE_FOLLOW_SPEED, LINE_FOLLOW_SPEED, LINE_FOLLOW_ACCELERATION);
 800380e:	4b1a      	ldr	r3, [pc, #104]	@ (8003878 <Robot_LineFollowUntillJunction+0x74>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	ee07 3a90 	vmov	s15, r3
 8003816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800381a:	4b17      	ldr	r3, [pc, #92]	@ (8003878 <Robot_LineFollowUntillJunction+0x74>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	ee07 3a10 	vmov	s14, r3
 8003822:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003826:	4b15      	ldr	r3, [pc, #84]	@ (800387c <Robot_LineFollowUntillJunction+0x78>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	ee06 3a90 	vmov	s13, r3
 800382e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003832:	eef0 1a66 	vmov.f32	s3, s13
 8003836:	eeb0 1a47 	vmov.f32	s2, s14
 800383a:	eef0 0a67 	vmov.f32	s1, s15
 800383e:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8003880 <Robot_LineFollowUntillJunction+0x7c>
 8003842:	4810      	ldr	r0, [pc, #64]	@ (8003884 <Robot_LineFollowUntillJunction+0x80>)
 8003844:	f7ff f95d 	bl	8002b02 <Motion_StartMove>
	junction = STRAIGHT_LINE;
 8003848:	4b0f      	ldr	r3, [pc, #60]	@ (8003888 <Robot_LineFollowUntillJunction+0x84>)
 800384a:	2204      	movs	r2, #4
 800384c:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != STRAIGHT_LINE){
 800384e:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <Robot_LineFollowUntillJunction+0x84>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b04      	cmp	r3, #4
 8003854:	d100      	bne.n	8003858 <Robot_LineFollowUntillJunction+0x54>
 8003856:	e7fa      	b.n	800384e <Robot_LineFollowUntillJunction+0x4a>
			break;
 8003858:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 800385a:	2003      	movs	r0, #3
 800385c:	f000 fcf2 	bl	8004244 <set_steering_mode>
	Motion_StopAfter(&motion, 55);
 8003860:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800388c <Robot_LineFollowUntillJunction+0x88>
 8003864:	4807      	ldr	r0, [pc, #28]	@ (8003884 <Robot_LineFollowUntillJunction+0x80>)
 8003866:	f7ff f9e7 	bl	8002c38 <Motion_StopAfter>
	Motion_ResetDriveSystem(&motion);
 800386a:	4806      	ldr	r0, [pc, #24]	@ (8003884 <Robot_LineFollowUntillJunction+0x80>)
 800386c:	f7ff f8f1 	bl	8002a52 <Motion_ResetDriveSystem>
	return junction;
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <Robot_LineFollowUntillJunction+0x84>)
 8003872:	781b      	ldrb	r3, [r3, #0]

}
 8003874:	4618      	mov	r0, r3
 8003876:	bd80      	pop	{r7, pc}
 8003878:	0800ffc4 	.word	0x0800ffc4
 800387c:	0800ffc8 	.word	0x0800ffc8
 8003880:	44bb8000 	.word	0x44bb8000
 8003884:	20000630 	.word	0x20000630
 8003888:	20000778 	.word	0x20000778
 800388c:	425c0000 	.word	0x425c0000

08003890 <Robot_LineFollowUntillJunctionAndNotStop>:
JunctionType Robot_LineFollowUntillJunctionAndNotStop(){
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8003894:	2007      	movs	r0, #7
 8003896:	f000 fcd5 	bl	8004244 <set_steering_mode>
	Motion_StartMove(&motion, 1500, LINE_FOLLOW_SPEED, LINE_FOLLOW_SPEED, LINE_FOLLOW_ACCELERATION);
 800389a:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <Robot_LineFollowUntillJunctionAndNotStop+0x70>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	ee07 3a90 	vmov	s15, r3
 80038a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038a6:	4b16      	ldr	r3, [pc, #88]	@ (8003900 <Robot_LineFollowUntillJunctionAndNotStop+0x70>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	ee07 3a10 	vmov	s14, r3
 80038ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80038b2:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <Robot_LineFollowUntillJunctionAndNotStop+0x74>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	ee06 3a90 	vmov	s13, r3
 80038ba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80038be:	eef0 1a66 	vmov.f32	s3, s13
 80038c2:	eeb0 1a47 	vmov.f32	s2, s14
 80038c6:	eef0 0a67 	vmov.f32	s1, s15
 80038ca:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8003908 <Robot_LineFollowUntillJunctionAndNotStop+0x78>
 80038ce:	480f      	ldr	r0, [pc, #60]	@ (800390c <Robot_LineFollowUntillJunctionAndNotStop+0x7c>)
 80038d0:	f7ff f917 	bl	8002b02 <Motion_StartMove>
	junction = STRAIGHT_LINE;
 80038d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003910 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 80038d6:	2204      	movs	r2, #4
 80038d8:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != STRAIGHT_LINE){
 80038da:	4b0d      	ldr	r3, [pc, #52]	@ (8003910 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d100      	bne.n	80038e4 <Robot_LineFollowUntillJunctionAndNotStop+0x54>
 80038e2:	e7fa      	b.n	80038da <Robot_LineFollowUntillJunctionAndNotStop+0x4a>
			break;
 80038e4:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 80038e6:	2003      	movs	r0, #3
 80038e8:	f000 fcac 	bl	8004244 <set_steering_mode>
	//Motion_StopAfter(&motion, 45);
	Motion_SwitchToNextMotionAfter(&motion, 45);
 80038ec:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8003914 <Robot_LineFollowUntillJunctionAndNotStop+0x84>
 80038f0:	4806      	ldr	r0, [pc, #24]	@ (800390c <Robot_LineFollowUntillJunctionAndNotStop+0x7c>)
 80038f2:	f7ff f9cd 	bl	8002c90 <Motion_SwitchToNextMotionAfter>

	//Motion_ResetDriveSystem(&motion);
	return junction;
 80038f6:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <Robot_LineFollowUntillJunctionAndNotStop+0x80>)
 80038f8:	781b      	ldrb	r3, [r3, #0]

}
 80038fa:	4618      	mov	r0, r3
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	0800ffc4 	.word	0x0800ffc4
 8003904:	0800ffc8 	.word	0x0800ffc8
 8003908:	44bb8000 	.word	0x44bb8000
 800390c:	20000630 	.word	0x20000630
 8003910:	20000778 	.word	0x20000778
 8003914:	42340000 	.word	0x42340000

08003918 <Robot_FollowLineGivenDistance>:


void Robot_FollowLineGivenDistance(int distnace){
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 8003920:	2007      	movs	r0, #7
 8003922:	f000 fc8f 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, 0    , FORWARD_ACCELERATION_1);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	ee07 3a90 	vmov	s15, r3
 800392c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003930:	4b10      	ldr	r3, [pc, #64]	@ (8003974 <Robot_FollowLineGivenDistance+0x5c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	ee07 3a10 	vmov	s14, r3
 8003938:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800393c:	4b0e      	ldr	r3, [pc, #56]	@ (8003978 <Robot_FollowLineGivenDistance+0x60>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	ee06 3a90 	vmov	s13, r3
 8003944:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003948:	eef0 1a66 	vmov.f32	s3, s13
 800394c:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 800397c <Robot_FollowLineGivenDistance+0x64>
 8003950:	eef0 0a47 	vmov.f32	s1, s14
 8003954:	eeb0 0a67 	vmov.f32	s0, s15
 8003958:	4809      	ldr	r0, [pc, #36]	@ (8003980 <Robot_FollowLineGivenDistance+0x68>)
 800395a:	f7ff f8ef 	bl	8002b3c <Motion_Move>
	//Motion_ResetDriveSystem(&motion);
	set_steering_mode(STEERING_OFF);
 800395e:	2003      	movs	r0, #3
 8003960:	f000 fc70 	bl	8004244 <set_steering_mode>
	Motion_ResetDriveSystem(&motion);
 8003964:	4806      	ldr	r0, [pc, #24]	@ (8003980 <Robot_FollowLineGivenDistance+0x68>)
 8003966:	f7ff f874 	bl	8002a52 <Motion_ResetDriveSystem>
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	0800ffcc 	.word	0x0800ffcc
 8003978:	0800ffd0 	.word	0x0800ffd0
 800397c:	00000000 	.word	0x00000000
 8003980:	20000630 	.word	0x20000630

08003984 <Robot_FollowLineGivenDistanceandNotStop>:

void Robot_FollowLineGivenDistanceandNotStop(int distnace){
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_CENTER_LINE_FOLLOW);
 800398c:	2007      	movs	r0, #7
 800398e:	f000 fc59 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, FORWARD_SPEED_1    , FORWARD_ACCELERATION_1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	ee07 3a90 	vmov	s15, r3
 8003998:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800399c:	4b10      	ldr	r3, [pc, #64]	@ (80039e0 <Robot_FollowLineGivenDistanceandNotStop+0x5c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	ee07 3a10 	vmov	s14, r3
 80039a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80039a8:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <Robot_FollowLineGivenDistanceandNotStop+0x5c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	ee06 3a90 	vmov	s13, r3
 80039b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80039b4:	4b0b      	ldr	r3, [pc, #44]	@ (80039e4 <Robot_FollowLineGivenDistanceandNotStop+0x60>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	ee06 3a10 	vmov	s12, r3
 80039bc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80039c0:	eef0 1a46 	vmov.f32	s3, s12
 80039c4:	eeb0 1a66 	vmov.f32	s2, s13
 80039c8:	eef0 0a47 	vmov.f32	s1, s14
 80039cc:	eeb0 0a67 	vmov.f32	s0, s15
 80039d0:	4805      	ldr	r0, [pc, #20]	@ (80039e8 <Robot_FollowLineGivenDistanceandNotStop+0x64>)
 80039d2:	f7ff f8b3 	bl	8002b3c <Motion_Move>
	//Motion_ResetDriveSystem(&motion);
	//set_steering_mode(STEERING_OFF);
	//Motion_ResetDriveSystem(&motion);
}
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	0800ffcc 	.word	0x0800ffcc
 80039e4:	0800ffd0 	.word	0x0800ffd0
 80039e8:	20000630 	.word	0x20000630

080039ec <Robot_MoveForwardUntillLine>:

JunctionType Robot_MoveForwardUntillLine(){
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_OFF_READLINE);
 80039f0:	2004      	movs	r0, #4
 80039f2:	f000 fc27 	bl	8004244 <set_steering_mode>
	Motion_StartMove(&motion, 1500, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 80039f6:	4b17      	ldr	r3, [pc, #92]	@ (8003a54 <Robot_MoveForwardUntillLine+0x68>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	ee07 3a90 	vmov	s15, r3
 80039fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a02:	4b15      	ldr	r3, [pc, #84]	@ (8003a58 <Robot_MoveForwardUntillLine+0x6c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	ee07 3a10 	vmov	s14, r3
 8003a0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003a0e:	eef0 1a47 	vmov.f32	s3, s14
 8003a12:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 8003a5c <Robot_MoveForwardUntillLine+0x70>
 8003a16:	eef0 0a67 	vmov.f32	s1, s15
 8003a1a:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8003a60 <Robot_MoveForwardUntillLine+0x74>
 8003a1e:	4811      	ldr	r0, [pc, #68]	@ (8003a64 <Robot_MoveForwardUntillLine+0x78>)
 8003a20:	f7ff f86f 	bl	8002b02 <Motion_StartMove>
	junction = NO_LINE;
 8003a24:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <Robot_MoveForwardUntillLine+0x7c>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
	while(1){
		if(junction != NO_LINE){
 8003a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a68 <Robot_MoveForwardUntillLine+0x7c>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d100      	bne.n	8003a34 <Robot_MoveForwardUntillLine+0x48>
 8003a32:	e7fa      	b.n	8003a2a <Robot_MoveForwardUntillLine+0x3e>
			break;
 8003a34:	bf00      	nop
		}
	}
	set_steering_mode(STEERING_OFF);
 8003a36:	2003      	movs	r0, #3
 8003a38:	f000 fc04 	bl	8004244 <set_steering_mode>
	Motion_StopAfter(&motion, 60);
 8003a3c:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8003a6c <Robot_MoveForwardUntillLine+0x80>
 8003a40:	4808      	ldr	r0, [pc, #32]	@ (8003a64 <Robot_MoveForwardUntillLine+0x78>)
 8003a42:	f7ff f8f9 	bl	8002c38 <Motion_StopAfter>
	Motion_ResetDriveSystem(&motion);
 8003a46:	4807      	ldr	r0, [pc, #28]	@ (8003a64 <Robot_MoveForwardUntillLine+0x78>)
 8003a48:	f7ff f803 	bl	8002a52 <Motion_ResetDriveSystem>
	return junction;
 8003a4c:	4b06      	ldr	r3, [pc, #24]	@ (8003a68 <Robot_MoveForwardUntillLine+0x7c>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	0800ffcc 	.word	0x0800ffcc
 8003a58:	0800ffd0 	.word	0x0800ffd0
 8003a5c:	00000000 	.word	0x00000000
 8003a60:	44bb8000 	.word	0x44bb8000
 8003a64:	20000630 	.word	0x20000630
 8003a68:	20000778 	.word	0x20000778
 8003a6c:	42700000 	.word	0x42700000

08003a70 <Robot_MoveForwardGivenDistance>:

void Robot_MoveForwardGivenDistance(int distnace){
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 8003a78:	2003      	movs	r0, #3
 8003a7a:	f000 fbe3 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, distnace, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	ee07 3a90 	vmov	s15, r3
 8003a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a88:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac4 <Robot_MoveForwardGivenDistance+0x54>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	ee07 3a10 	vmov	s14, r3
 8003a90:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003a94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac8 <Robot_MoveForwardGivenDistance+0x58>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	ee06 3a90 	vmov	s13, r3
 8003a9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003aa0:	eef0 1a66 	vmov.f32	s3, s13
 8003aa4:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8003acc <Robot_MoveForwardGivenDistance+0x5c>
 8003aa8:	eef0 0a47 	vmov.f32	s1, s14
 8003aac:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab0:	4807      	ldr	r0, [pc, #28]	@ (8003ad0 <Robot_MoveForwardGivenDistance+0x60>)
 8003ab2:	f7ff f843 	bl	8002b3c <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 8003ab6:	4806      	ldr	r0, [pc, #24]	@ (8003ad0 <Robot_MoveForwardGivenDistance+0x60>)
 8003ab8:	f7fe ffcb 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003abc:	bf00      	nop
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	0800ffcc 	.word	0x0800ffcc
 8003ac8:	0800ffd0 	.word	0x0800ffd0
 8003acc:	00000000 	.word	0x00000000
 8003ad0:	20000630 	.word	0x20000630

08003ad4 <Robot_MoveReverseGivenDistanceSLOW>:

void Robot_MoveReverseGivenDistanceSLOW(int distnace){
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 8003adc:	2003      	movs	r0, #3
 8003ade:	f000 fbb1 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, -1 * distnace, FORWARD_SPEED_2, 0, FORWARD_ACCELERATION_2);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	425b      	negs	r3, r3
 8003ae6:	ee07 3a90 	vmov	s15, r3
 8003aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aee:	4b0f      	ldr	r3, [pc, #60]	@ (8003b2c <Robot_MoveReverseGivenDistanceSLOW+0x58>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	ee07 3a10 	vmov	s14, r3
 8003af6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003afa:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <Robot_MoveReverseGivenDistanceSLOW+0x5c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	ee06 3a90 	vmov	s13, r3
 8003b02:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003b06:	eef0 1a66 	vmov.f32	s3, s13
 8003b0a:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8003b34 <Robot_MoveReverseGivenDistanceSLOW+0x60>
 8003b0e:	eef0 0a47 	vmov.f32	s1, s14
 8003b12:	eeb0 0a67 	vmov.f32	s0, s15
 8003b16:	4808      	ldr	r0, [pc, #32]	@ (8003b38 <Robot_MoveReverseGivenDistanceSLOW+0x64>)
 8003b18:	f7ff f810 	bl	8002b3c <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 8003b1c:	4806      	ldr	r0, [pc, #24]	@ (8003b38 <Robot_MoveReverseGivenDistanceSLOW+0x64>)
 8003b1e:	f7fe ff98 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	0800ffd4 	.word	0x0800ffd4
 8003b30:	0800ffd8 	.word	0x0800ffd8
 8003b34:	00000000 	.word	0x00000000
 8003b38:	20000630 	.word	0x20000630

08003b3c <Robot_MoveForwardGivenDistanceSLOW>:

void Robot_MoveForwardGivenDistanceSLOW(int distnace){
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 8003b44:	2003      	movs	r0, #3
 8003b46:	f000 fb7d 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, 1 * distnace, FORWARD_SPEED_2, 0, FORWARD_ACCELERATION_2);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	ee07 3a90 	vmov	s15, r3
 8003b50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b54:	4b0e      	ldr	r3, [pc, #56]	@ (8003b90 <Robot_MoveForwardGivenDistanceSLOW+0x54>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	ee07 3a10 	vmov	s14, r3
 8003b5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003b60:	4b0c      	ldr	r3, [pc, #48]	@ (8003b94 <Robot_MoveForwardGivenDistanceSLOW+0x58>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	ee06 3a90 	vmov	s13, r3
 8003b68:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003b6c:	eef0 1a66 	vmov.f32	s3, s13
 8003b70:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8003b98 <Robot_MoveForwardGivenDistanceSLOW+0x5c>
 8003b74:	eef0 0a47 	vmov.f32	s1, s14
 8003b78:	eeb0 0a67 	vmov.f32	s0, s15
 8003b7c:	4807      	ldr	r0, [pc, #28]	@ (8003b9c <Robot_MoveForwardGivenDistanceSLOW+0x60>)
 8003b7e:	f7fe ffdd 	bl	8002b3c <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 8003b82:	4806      	ldr	r0, [pc, #24]	@ (8003b9c <Robot_MoveForwardGivenDistanceSLOW+0x60>)
 8003b84:	f7fe ff65 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	0800ffd4 	.word	0x0800ffd4
 8003b94:	0800ffd8 	.word	0x0800ffd8
 8003b98:	00000000 	.word	0x00000000
 8003b9c:	20000630 	.word	0x20000630

08003ba0 <Robot_MoveReverseGivenDistance>:

void Robot_MoveReverseGivenDistance(int distnace){
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
	set_steering_mode(STEERING_OFF);
 8003ba8:	2003      	movs	r0, #3
 8003baa:	f000 fb4b 	bl	8004244 <set_steering_mode>
	Motion_Move(&motion, -1 * distnace, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	425b      	negs	r3, r3
 8003bb2:	ee07 3a90 	vmov	s15, r3
 8003bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bba:	4b0f      	ldr	r3, [pc, #60]	@ (8003bf8 <Robot_MoveReverseGivenDistance+0x58>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	ee07 3a10 	vmov	s14, r3
 8003bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bfc <Robot_MoveReverseGivenDistance+0x5c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	ee06 3a90 	vmov	s13, r3
 8003bce:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003bd2:	eef0 1a66 	vmov.f32	s3, s13
 8003bd6:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 8003c00 <Robot_MoveReverseGivenDistance+0x60>
 8003bda:	eef0 0a47 	vmov.f32	s1, s14
 8003bde:	eeb0 0a67 	vmov.f32	s0, s15
 8003be2:	4808      	ldr	r0, [pc, #32]	@ (8003c04 <Robot_MoveReverseGivenDistance+0x64>)
 8003be4:	f7fe ffaa 	bl	8002b3c <Motion_Move>
	Motion_ResetDriveSystem(&motion);
 8003be8:	4806      	ldr	r0, [pc, #24]	@ (8003c04 <Robot_MoveReverseGivenDistance+0x64>)
 8003bea:	f7fe ff32 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	0800ffcc 	.word	0x0800ffcc
 8003bfc:	0800ffd0 	.word	0x0800ffd0
 8003c00:	00000000 	.word	0x00000000
 8003c04:	20000630 	.word	0x20000630

08003c08 <Robot_TurnRight90Inplace>:

void Robot_TurnRight90Inplace(){
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 8003c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c4c <Robot_TurnRight90Inplace+0x44>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f002 fdb1 	bl	8006778 <HAL_Delay>
	Motion_SpinTurn(&motion, -88.5, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003c16:	4b0e      	ldr	r3, [pc, #56]	@ (8003c50 <Robot_TurnRight90Inplace+0x48>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c22:	4b0c      	ldr	r3, [pc, #48]	@ (8003c54 <Robot_TurnRight90Inplace+0x4c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	ee07 3a10 	vmov	s14, r3
 8003c2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c2e:	eeb0 1a47 	vmov.f32	s2, s14
 8003c32:	eef0 0a67 	vmov.f32	s1, s15
 8003c36:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003c58 <Robot_TurnRight90Inplace+0x50>
 8003c3a:	4808      	ldr	r0, [pc, #32]	@ (8003c5c <Robot_TurnRight90Inplace+0x54>)
 8003c3c:	f7fe ffcc 	bl	8002bd8 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003c40:	4806      	ldr	r0, [pc, #24]	@ (8003c5c <Robot_TurnRight90Inplace+0x54>)
 8003c42:	f7fe ff06 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003c46:	bf00      	nop
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	0800ffec 	.word	0x0800ffec
 8003c50:	0800ffdc 	.word	0x0800ffdc
 8003c54:	0800ffe0 	.word	0x0800ffe0
 8003c58:	c2b10000 	.word	0xc2b10000
 8003c5c:	20000630 	.word	0x20000630

08003c60 <robot_TurnRight180Inplace>:

void robot_TurnRight180Inplace(){
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 8003c64:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca4 <robot_TurnRight180Inplace+0x44>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f002 fd85 	bl	8006778 <HAL_Delay>
	Motion_SpinTurn(&motion, -180, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca8 <robot_TurnRight180Inplace+0x48>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	ee07 3a90 	vmov	s15, r3
 8003c76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003cac <robot_TurnRight180Inplace+0x4c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	ee07 3a10 	vmov	s14, r3
 8003c82:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c86:	eeb0 1a47 	vmov.f32	s2, s14
 8003c8a:	eef0 0a67 	vmov.f32	s1, s15
 8003c8e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003cb0 <robot_TurnRight180Inplace+0x50>
 8003c92:	4808      	ldr	r0, [pc, #32]	@ (8003cb4 <robot_TurnRight180Inplace+0x54>)
 8003c94:	f7fe ffa0 	bl	8002bd8 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003c98:	4806      	ldr	r0, [pc, #24]	@ (8003cb4 <robot_TurnRight180Inplace+0x54>)
 8003c9a:	f7fe feda 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	0800ffec 	.word	0x0800ffec
 8003ca8:	0800ffdc 	.word	0x0800ffdc
 8003cac:	0800ffe0 	.word	0x0800ffe0
 8003cb0:	c3340000 	.word	0xc3340000
 8003cb4:	20000630 	.word	0x20000630

08003cb8 <Robot_TurnRightInplace>:

void Robot_TurnRightInplace(float angle){
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_Delay(MOTION_DELAY);
 8003cc2:	4b12      	ldr	r3, [pc, #72]	@ (8003d0c <Robot_TurnRightInplace+0x54>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f002 fd56 	bl	8006778 <HAL_Delay>
	Motion_SpinTurn(&motion, -1 * angle, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003ccc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003cd0:	eef1 7a67 	vneg.f32	s15, s15
 8003cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8003d10 <Robot_TurnRightInplace+0x58>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	ee07 3a10 	vmov	s14, r3
 8003cdc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <Robot_TurnRightInplace+0x5c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	ee06 3a90 	vmov	s13, r3
 8003ce8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003cec:	eeb0 1a66 	vmov.f32	s2, s13
 8003cf0:	eef0 0a47 	vmov.f32	s1, s14
 8003cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8003cf8:	4807      	ldr	r0, [pc, #28]	@ (8003d18 <Robot_TurnRightInplace+0x60>)
 8003cfa:	f7fe ff6d 	bl	8002bd8 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003cfe:	4806      	ldr	r0, [pc, #24]	@ (8003d18 <Robot_TurnRightInplace+0x60>)
 8003d00:	f7fe fea7 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003d04:	bf00      	nop
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	0800ffec 	.word	0x0800ffec
 8003d10:	0800ffdc 	.word	0x0800ffdc
 8003d14:	0800ffe0 	.word	0x0800ffe0
 8003d18:	20000630 	.word	0x20000630

08003d1c <Robot_TurnLeft90Inplace>:

void Robot_TurnLeft90Inplace(){
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
	HAL_Delay(MOTION_DELAY);
 8003d20:	4b11      	ldr	r3, [pc, #68]	@ (8003d68 <Robot_TurnLeft90Inplace+0x4c>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f002 fd27 	bl	8006778 <HAL_Delay>
	Motion_SpinTurn(&motion, 86, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003d2a:	4b10      	ldr	r3, [pc, #64]	@ (8003d6c <Robot_TurnLeft90Inplace+0x50>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	ee07 3a90 	vmov	s15, r3
 8003d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d36:	4b0e      	ldr	r3, [pc, #56]	@ (8003d70 <Robot_TurnLeft90Inplace+0x54>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	ee07 3a10 	vmov	s14, r3
 8003d3e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d42:	eeb0 1a47 	vmov.f32	s2, s14
 8003d46:	eef0 0a67 	vmov.f32	s1, s15
 8003d4a:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003d74 <Robot_TurnLeft90Inplace+0x58>
 8003d4e:	480a      	ldr	r0, [pc, #40]	@ (8003d78 <Robot_TurnLeft90Inplace+0x5c>)
 8003d50:	f7fe ff42 	bl	8002bd8 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003d54:	4808      	ldr	r0, [pc, #32]	@ (8003d78 <Robot_TurnLeft90Inplace+0x5c>)
 8003d56:	f7fe fe7c 	bl	8002a52 <Motion_ResetDriveSystem>
	HAL_Delay(MOTION_DELAY);
 8003d5a:	4b03      	ldr	r3, [pc, #12]	@ (8003d68 <Robot_TurnLeft90Inplace+0x4c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f002 fd0a 	bl	8006778 <HAL_Delay>
}
 8003d64:	bf00      	nop
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	0800ffec 	.word	0x0800ffec
 8003d6c:	0800ffdc 	.word	0x0800ffdc
 8003d70:	0800ffe0 	.word	0x0800ffe0
 8003d74:	42ac0000 	.word	0x42ac0000
 8003d78:	20000630 	.word	0x20000630

08003d7c <Robot_TurnLeftInplace>:

void Robot_TurnLeftInplace(float angle){
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_Delay(MOTION_DELAY);
 8003d86:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <Robot_TurnLeftInplace+0x58>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f002 fcf4 	bl	8006778 <HAL_Delay>
	Motion_SpinTurn(&motion, angle, SPIN_TURN_OMEGA, SPIN_TURN_ALPHA);
 8003d90:	4b11      	ldr	r3, [pc, #68]	@ (8003dd8 <Robot_TurnLeftInplace+0x5c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	ee07 3a90 	vmov	s15, r3
 8003d98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <Robot_TurnLeftInplace+0x60>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	ee07 3a10 	vmov	s14, r3
 8003da4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003da8:	eeb0 1a47 	vmov.f32	s2, s14
 8003dac:	eef0 0a67 	vmov.f32	s1, s15
 8003db0:	ed97 0a01 	vldr	s0, [r7, #4]
 8003db4:	480a      	ldr	r0, [pc, #40]	@ (8003de0 <Robot_TurnLeftInplace+0x64>)
 8003db6:	f7fe ff0f 	bl	8002bd8 <Motion_SpinTurn>


	Motion_ResetDriveSystem(&motion);
 8003dba:	4809      	ldr	r0, [pc, #36]	@ (8003de0 <Robot_TurnLeftInplace+0x64>)
 8003dbc:	f7fe fe49 	bl	8002a52 <Motion_ResetDriveSystem>
	HAL_Delay(MOTION_DELAY);
 8003dc0:	4b04      	ldr	r3, [pc, #16]	@ (8003dd4 <Robot_TurnLeftInplace+0x58>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f002 fcd7 	bl	8006778 <HAL_Delay>
}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	0800ffec 	.word	0x0800ffec
 8003dd8:	0800ffdc 	.word	0x0800ffdc
 8003ddc:	0800ffe0 	.word	0x0800ffe0
 8003de0:	20000630 	.word	0x20000630

08003de4 <Robot_moveForwardUntillFrontWall>:


float Robot_moveForwardUntillFrontWall(){
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
		see_front_wall = 0;
 8003dea:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <Robot_moveForwardUntillFrontWall+0x7c>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	701a      	strb	r2, [r3, #0]
	 	set_steering_mode(STEERING_OFF_READIR);
 8003df0:	2005      	movs	r0, #5
 8003df2:	f000 fa27 	bl	8004244 <set_steering_mode>
	    Motion_StartMove(&motion, 1500, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003df6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e64 <Robot_moveForwardUntillFrontWall+0x80>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	ee07 3a90 	vmov	s15, r3
 8003dfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e02:	4b19      	ldr	r3, [pc, #100]	@ (8003e68 <Robot_moveForwardUntillFrontWall+0x84>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	ee07 3a10 	vmov	s14, r3
 8003e0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003e0e:	eef0 1a47 	vmov.f32	s3, s14
 8003e12:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 8003e6c <Robot_moveForwardUntillFrontWall+0x88>
 8003e16:	eef0 0a67 	vmov.f32	s1, s15
 8003e1a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8003e70 <Robot_moveForwardUntillFrontWall+0x8c>
 8003e1e:	4815      	ldr	r0, [pc, #84]	@ (8003e74 <Robot_moveForwardUntillFrontWall+0x90>)
 8003e20:	f7fe fe6f 	bl	8002b02 <Motion_StartMove>
	    while(1){
	    	if(see_front_wall){
 8003e24:	4b0e      	ldr	r3, [pc, #56]	@ (8003e60 <Robot_moveForwardUntillFrontWall+0x7c>)
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d100      	bne.n	8003e30 <Robot_moveForwardUntillFrontWall+0x4c>
 8003e2e:	e7f9      	b.n	8003e24 <Robot_moveForwardUntillFrontWall+0x40>
	    		break;
 8003e30:	bf00      	nop
	    	}
		}
		set_steering_mode(STEERING_OFF);
 8003e32:	2003      	movs	r0, #3
 8003e34:	f000 fa06 	bl	8004244 <set_steering_mode>
	    Motion_StopAfter(&motion, 30);
 8003e38:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8003e3c:	480d      	ldr	r0, [pc, #52]	@ (8003e74 <Robot_moveForwardUntillFrontWall+0x90>)
 8003e3e:	f7fe fefb 	bl	8002c38 <Motion_StopAfter>

		float distance = robot_distance();
 8003e42:	f7fe f8df 	bl	8002004 <robot_distance>
 8003e46:	ed87 0a01 	vstr	s0, [r7, #4]
		Motion_ResetDriveSystem(&motion);
 8003e4a:	480a      	ldr	r0, [pc, #40]	@ (8003e74 <Robot_moveForwardUntillFrontWall+0x90>)
 8003e4c:	f7fe fe01 	bl	8002a52 <Motion_ResetDriveSystem>

		return distance;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	ee07 3a90 	vmov	s15, r3
}
 8003e56:	eeb0 0a67 	vmov.f32	s0, s15
 8003e5a:	3708      	adds	r7, #8
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	2000075c 	.word	0x2000075c
 8003e64:	0800ffcc 	.word	0x0800ffcc
 8003e68:	0800ffd0 	.word	0x0800ffd0
 8003e6c:	00000000 	.word	0x00000000
 8003e70:	44bb8000 	.word	0x44bb8000
 8003e74:	20000630 	.word	0x20000630

08003e78 <Robot_adjust_using_front_wall>:


void Robot_adjust_using_front_wall(){
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
	set_steering_mode(STEERING_FRONT_WALL);
 8003e7c:	2006      	movs	r0, #6
 8003e7e:	f000 f9e1 	bl	8004244 <set_steering_mode>
	NonBlockingDelay(2500);
 8003e82:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003e86:	f001 f9bf 	bl	8005208 <NonBlockingDelay>
	while(!IsDelayComplete()){
 8003e8a:	bf00      	nop
 8003e8c:	f001 f9ce 	bl	800522c <IsDelayComplete>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0fa      	beq.n	8003e8c <Robot_adjust_using_front_wall+0x14>

	}

	set_steering_mode(STEERING_OFF);
 8003e96:	2003      	movs	r0, #3
 8003e98:	f000 f9d4 	bl	8004244 <set_steering_mode>
	Motion_ResetDriveSystem(&motion);
 8003e9c:	4802      	ldr	r0, [pc, #8]	@ (8003ea8 <Robot_adjust_using_front_wall+0x30>)
 8003e9e:	f7fe fdd8 	bl	8002a52 <Motion_ResetDriveSystem>
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000630 	.word	0x20000630

08003eac <Robot_read_Barcode>:
int barcode[4];
int barcode_index = 0;
int stripCounter = 0;
int consecutiveEdges = 0;

uint8_t Robot_read_Barcode(){
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
	Motion_ResetDriveSystem(&motion);
 8003eb2:	4861      	ldr	r0, [pc, #388]	@ (8004038 <Robot_read_Barcode+0x18c>)
 8003eb4:	f7fe fdcd 	bl	8002a52 <Motion_ResetDriveSystem>
	HAL_Delay(1000);
 8003eb8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003ebc:	f002 fc5c 	bl	8006778 <HAL_Delay>
	set_steering_mode(STEERING_OFF_READLINE);
 8003ec0:	2004      	movs	r0, #4
 8003ec2:	f000 f9bf 	bl	8004244 <set_steering_mode>

	int currentColor = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]
	int previousColor = 0;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	613b      	str	r3, [r7, #16]
	int lastStripStart = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]

	Motion_StartMove(&motion, 1500, FORWARD_SPEED_1, 0, FORWARD_ACCELERATION_1);
 8003ed2:	4b5a      	ldr	r3, [pc, #360]	@ (800403c <Robot_read_Barcode+0x190>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	ee07 3a90 	vmov	s15, r3
 8003eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ede:	4b58      	ldr	r3, [pc, #352]	@ (8004040 <Robot_read_Barcode+0x194>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	ee07 3a10 	vmov	s14, r3
 8003ee6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003eea:	eef0 1a47 	vmov.f32	s3, s14
 8003eee:	ed9f 1a55 	vldr	s2, [pc, #340]	@ 8004044 <Robot_read_Barcode+0x198>
 8003ef2:	eef0 0a67 	vmov.f32	s1, s15
 8003ef6:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8004048 <Robot_read_Barcode+0x19c>
 8003efa:	484f      	ldr	r0, [pc, #316]	@ (8004038 <Robot_read_Barcode+0x18c>)
 8003efc:	f7fe fe01 	bl	8002b02 <Motion_StartMove>

	while(1){
		float distance = robot_distance();
 8003f00:	f7fe f880 	bl	8002004 <robot_distance>
 8003f04:	ed87 0a02 	vstr	s0, [r7, #8]

		if(on_line == 1){
 8003f08:	4b50      	ldr	r3, [pc, #320]	@ (800404c <Robot_read_Barcode+0x1a0>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d102      	bne.n	8003f18 <Robot_read_Barcode+0x6c>
			currentColor = 1;
 8003f12:	2301      	movs	r3, #1
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	e001      	b.n	8003f1c <Robot_read_Barcode+0x70>
		}
		else{
			currentColor = 0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]
		}

		if(currentColor == 1 && previousColor == 0){
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d10b      	bne.n	8003f3a <Robot_read_Barcode+0x8e>
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d108      	bne.n	8003f3a <Robot_read_Barcode+0x8e>
			lastStripStart = distance;
 8003f28:	edd7 7a02 	vldr	s15, [r7, #8]
 8003f2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f30:	ee17 3a90 	vmov	r3, s15
 8003f34:	60fb      	str	r3, [r7, #12]
			previousColor = 1;
 8003f36:	2301      	movs	r3, #1
 8003f38:	613b      	str	r3, [r7, #16]
		}
		if(currentColor == 0 && previousColor == 1){
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d15c      	bne.n	8003ffa <Robot_read_Barcode+0x14e>
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d159      	bne.n	8003ffa <Robot_read_Barcode+0x14e>
			if(stripCounter == 0){
 8003f46:	4b42      	ldr	r3, [pc, #264]	@ (8004050 <Robot_read_Barcode+0x1a4>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d107      	bne.n	8003f5e <Robot_read_Barcode+0xb2>
				stripCounter++;
 8003f4e:	4b40      	ldr	r3, [pc, #256]	@ (8004050 <Robot_read_Barcode+0x1a4>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	3301      	adds	r3, #1
 8003f54:	4a3e      	ldr	r2, [pc, #248]	@ (8004050 <Robot_read_Barcode+0x1a4>)
 8003f56:	6013      	str	r3, [r2, #0]
				previousColor = 1;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	613b      	str	r3, [r7, #16]
				continue;
 8003f5c:	e051      	b.n	8004002 <Robot_read_Barcode+0x156>
			}
			float strip_length = distance - lastStripStart;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	ee07 3a90 	vmov	s15, r3
 8003f64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f68:	ed97 7a02 	vldr	s14, [r7, #8]
 8003f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f70:	edc7 7a01 	vstr	s15, [r7, #4]

			UART_Transmit_Float(&huart3, "l", strip_length, 2);
 8003f74:	2202      	movs	r2, #2
 8003f76:	ed97 0a01 	vldr	s0, [r7, #4]
 8003f7a:	4936      	ldr	r1, [pc, #216]	@ (8004054 <Robot_read_Barcode+0x1a8>)
 8003f7c:	4836      	ldr	r0, [pc, #216]	@ (8004058 <Robot_read_Barcode+0x1ac>)
 8003f7e:	f001 fca3 	bl	80058c8 <UART_Transmit_Float>

			if(strip_length < 50 && strip_length > 30){
 8003f82:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f86:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800405c <Robot_read_Barcode+0x1b0>
 8003f8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f92:	d519      	bpl.n	8003fc8 <Robot_read_Barcode+0x11c>
 8003f94:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f98:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8003f9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fa4:	dd10      	ble.n	8003fc8 <Robot_read_Barcode+0x11c>
				consecutiveEdges++;
 8003fa6:	4b2e      	ldr	r3, [pc, #184]	@ (8004060 <Robot_read_Barcode+0x1b4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	4a2c      	ldr	r2, [pc, #176]	@ (8004060 <Robot_read_Barcode+0x1b4>)
 8003fae:	6013      	str	r3, [r2, #0]
				barcode[barcode_index] = 0;
 8003fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a2c      	ldr	r2, [pc, #176]	@ (8004068 <Robot_read_Barcode+0x1bc>)
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				barcode_index++;
 8003fbc:	4b29      	ldr	r3, [pc, #164]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	4a28      	ldr	r2, [pc, #160]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e016      	b.n	8003ff6 <Robot_read_Barcode+0x14a>
			}
			else if(strip_length > 55){
 8003fc8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fcc:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800406c <Robot_read_Barcode+0x1c0>
 8003fd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd8:	dd0d      	ble.n	8003ff6 <Robot_read_Barcode+0x14a>
				barcode[barcode_index] = 1;
 8003fda:	4b22      	ldr	r3, [pc, #136]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a22      	ldr	r2, [pc, #136]	@ (8004068 <Robot_read_Barcode+0x1bc>)
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				barcode_index++;
 8003fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3301      	adds	r3, #1
 8003fec:	4a1d      	ldr	r2, [pc, #116]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003fee:	6013      	str	r3, [r2, #0]
				consecutiveEdges = 0;
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8004060 <Robot_read_Barcode+0x1b4>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
			}

			//barcode[barcode_index] = distance - di;
			//Serial2.println(barcode[barcode_index - 1]);
			//barcode_index++;
			previousColor = 0;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	613b      	str	r3, [r7, #16]

		}

		if(barcode_index == 4){
 8003ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8004064 <Robot_read_Barcode+0x1b8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d000      	beq.n	8004004 <Robot_read_Barcode+0x158>
	while(1){
 8004002:	e77d      	b.n	8003f00 <Robot_read_Barcode+0x54>
			break;
 8004004:	bf00      	nop
		}
	}

	set_steering_mode(STEERING_OFF);
 8004006:	2003      	movs	r0, #3
 8004008:	f000 f91c 	bl	8004244 <set_steering_mode>
	Motion_StopAfter(&motion, 55);
 800400c:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800406c <Robot_read_Barcode+0x1c0>
 8004010:	4809      	ldr	r0, [pc, #36]	@ (8004038 <Robot_read_Barcode+0x18c>)
 8004012:	f7fe fe11 	bl	8002c38 <Motion_StopAfter>
	Motion_ResetDriveSystem(&motion);
 8004016:	4808      	ldr	r0, [pc, #32]	@ (8004038 <Robot_read_Barcode+0x18c>)
 8004018:	f7fe fd1b 	bl	8002a52 <Motion_ResetDriveSystem>

	return isEven(binaryToDecimal4Bit(barcode));
 800401c:	4812      	ldr	r0, [pc, #72]	@ (8004068 <Robot_read_Barcode+0x1bc>)
 800401e:	f7fd fc5d 	bl	80018dc <binaryToDecimal4Bit>
 8004022:	4603      	mov	r3, r0
 8004024:	4618      	mov	r0, r3
 8004026:	f7fd fc74 	bl	8001912 <isEven>
 800402a:	4603      	mov	r3, r0
 800402c:	b2db      	uxtb	r3, r3
	//return binaryToDecimal4Bit(barcode);

}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	20000630 	.word	0x20000630
 800403c:	0800ffcc 	.word	0x0800ffcc
 8004040:	0800ffd0 	.word	0x0800ffd0
 8004044:	00000000 	.word	0x00000000
 8004048:	44bb8000 	.word	0x44bb8000
 800404c:	2000075d 	.word	0x2000075d
 8004050:	20000720 	.word	0x20000720
 8004054:	0800fc7c 	.word	0x0800fc7c
 8004058:	20000510 	.word	0x20000510
 800405c:	42480000 	.word	0x42480000
 8004060:	20000724 	.word	0x20000724
 8004064:	2000071c 	.word	0x2000071c
 8004068:	2000070c 	.word	0x2000070c
 800406c:	425c0000 	.word	0x425c0000

08004070 <DetectJunction>:
/**
 * Detects junctions during line following
 * @return JunctionType enum value indicating the type of junction detected
 */
int numberOfSensorsOnWhite = 0;
JunctionType DetectJunction() {
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
	numberOfSensorsOnWhite = 0;
 8004076:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <DetectJunction+0x94>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 800407c:	2300      	movs	r3, #0
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	e00e      	b.n	80040a0 <DetectJunction+0x30>
		if(sensor_values[i] > LINE_THRESHOLD){
 8004082:	4a21      	ldr	r2, [pc, #132]	@ (8004108 <DetectJunction+0x98>)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800408a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800408e:	d904      	bls.n	800409a <DetectJunction+0x2a>
			numberOfSensorsOnWhite++;
 8004090:	4b1c      	ldr	r3, [pc, #112]	@ (8004104 <DetectJunction+0x94>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	3301      	adds	r3, #1
 8004096:	4a1b      	ldr	r2, [pc, #108]	@ (8004104 <DetectJunction+0x94>)
 8004098:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	3301      	adds	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b09      	cmp	r3, #9
 80040a4:	dded      	ble.n	8004082 <DetectJunction+0x12>
		}
	}

	int leftSensorValue = sensor_values[0];
 80040a6:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <DetectJunction+0x98>)
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	60bb      	str	r3, [r7, #8]
	int rightSensorValue = sensor_values[RAYKHA_NUM_SENSORS - 1];
 80040ac:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <DetectJunction+0x98>)
 80040ae:	8a5b      	ldrh	r3, [r3, #18]
 80040b0:	607b      	str	r3, [r7, #4]

	if(numberOfSensorsOnWhite > SENSORS_ON_LINE_FOR_JUNCTION_CHECK){
 80040b2:	4b14      	ldr	r3, [pc, #80]	@ (8004104 <DetectJunction+0x94>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b05      	cmp	r3, #5
 80040b8:	dd17      	ble.n	80040ea <DetectJunction+0x7a>
		if (leftSensorValue > LINE_THRESHOLD && rightSensorValue > LINE_THRESHOLD){
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80040c0:	dd05      	ble.n	80040ce <DetectJunction+0x5e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80040c8:	dd01      	ble.n	80040ce <DetectJunction+0x5e>
			return T_JUNCTION;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e014      	b.n	80040f8 <DetectJunction+0x88>
		}
		else if (leftSensorValue > LINE_THRESHOLD){
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80040d4:	dd01      	ble.n	80040da <DetectJunction+0x6a>
			return LEFT_JUNCTION;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e00e      	b.n	80040f8 <DetectJunction+0x88>
		}
		else if (rightSensorValue > LINE_THRESHOLD){
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80040e0:	dd01      	ble.n	80040e6 <DetectJunction+0x76>
			return RIGHT_JUNCTION;
 80040e2:	2302      	movs	r3, #2
 80040e4:	e008      	b.n	80040f8 <DetectJunction+0x88>
		}
		else{
			return STRAIGHT_LINE;
 80040e6:	2304      	movs	r3, #4
 80040e8:	e006      	b.n	80040f8 <DetectJunction+0x88>
		}
	}
	else if(numberOfSensorsOnWhite == 0){
 80040ea:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <DetectJunction+0x94>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <DetectJunction+0x86>
		return NO_LINE;
 80040f2:	2300      	movs	r3, #0
 80040f4:	e000      	b.n	80040f8 <DetectJunction+0x88>
	}
	else{
		return STRAIGHT_LINE;
 80040f6:	2304      	movs	r3, #4
	}
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3714      	adds	r7, #20
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	20000784 	.word	0x20000784
 8004108:	20000760 	.word	0x20000760

0800410c <get_steering_feedback>:
	rfs.raw = 0;
	rrs.raw = 0;
}


float get_steering_feedback() {
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return m_steering_adjustment;
 8004110:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <get_steering_feedback+0x18>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	ee07 3a90 	vmov	s15, r3
}
 8004118:	eeb0 0a67 	vmov.f32	s0, s15
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	20000730 	.word	0x20000730

08004128 <CalculateSteeringAdjustment>:
float pTerm;
float dTerm;


/* Calculate steering adjustment */
float CalculateSteeringAdjustment() {
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
	if (g_steering_mode == STEERING_FRONT_WALL) {
 800412e:	4b39      	ldr	r3, [pc, #228]	@ (8004214 <CalculateSteeringAdjustment+0xec>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b06      	cmp	r3, #6
 8004136:	d11b      	bne.n	8004170 <CalculateSteeringAdjustment+0x48>
		pTerm = STEERING_FRONT_KP * m_cross_track_error;
 8004138:	4b37      	ldr	r3, [pc, #220]	@ (8004218 <CalculateSteeringAdjustment+0xf0>)
 800413a:	ed93 7a00 	vldr	s14, [r3]
 800413e:	4b37      	ldr	r3, [pc, #220]	@ (800421c <CalculateSteeringAdjustment+0xf4>)
 8004140:	edd3 7a00 	vldr	s15, [r3]
 8004144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004148:	4b35      	ldr	r3, [pc, #212]	@ (8004220 <CalculateSteeringAdjustment+0xf8>)
 800414a:	edc3 7a00 	vstr	s15, [r3]
		dTerm = STEERING_FRONT_KD * (m_cross_track_error - m_last_steering_error);
 800414e:	4b33      	ldr	r3, [pc, #204]	@ (800421c <CalculateSteeringAdjustment+0xf4>)
 8004150:	ed93 7a00 	vldr	s14, [r3]
 8004154:	4b33      	ldr	r3, [pc, #204]	@ (8004224 <CalculateSteeringAdjustment+0xfc>)
 8004156:	edd3 7a00 	vldr	s15, [r3]
 800415a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800415e:	4b32      	ldr	r3, [pc, #200]	@ (8004228 <CalculateSteeringAdjustment+0x100>)
 8004160:	edd3 7a00 	vldr	s15, [r3]
 8004164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004168:	4b30      	ldr	r3, [pc, #192]	@ (800422c <CalculateSteeringAdjustment+0x104>)
 800416a:	edc3 7a00 	vstr	s15, [r3]
 800416e:	e01a      	b.n	80041a6 <CalculateSteeringAdjustment+0x7e>
	} else {
		pTerm = STEERING_KP * m_cross_track_error;
 8004170:	4b2f      	ldr	r3, [pc, #188]	@ (8004230 <CalculateSteeringAdjustment+0x108>)
 8004172:	ed93 7a00 	vldr	s14, [r3]
 8004176:	4b29      	ldr	r3, [pc, #164]	@ (800421c <CalculateSteeringAdjustment+0xf4>)
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004180:	4b27      	ldr	r3, [pc, #156]	@ (8004220 <CalculateSteeringAdjustment+0xf8>)
 8004182:	edc3 7a00 	vstr	s15, [r3]
		dTerm = STEERING_KD * (m_cross_track_error - m_last_steering_error);
 8004186:	4b25      	ldr	r3, [pc, #148]	@ (800421c <CalculateSteeringAdjustment+0xf4>)
 8004188:	ed93 7a00 	vldr	s14, [r3]
 800418c:	4b25      	ldr	r3, [pc, #148]	@ (8004224 <CalculateSteeringAdjustment+0xfc>)
 800418e:	edd3 7a00 	vldr	s15, [r3]
 8004192:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004196:	4b27      	ldr	r3, [pc, #156]	@ (8004234 <CalculateSteeringAdjustment+0x10c>)
 8004198:	edd3 7a00 	vldr	s15, [r3]
 800419c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041a0:	4b22      	ldr	r3, [pc, #136]	@ (800422c <CalculateSteeringAdjustment+0x104>)
 80041a2:	edc3 7a00 	vstr	s15, [r3]
	}

//    float pTerm = STEERING_KP * m_cross_track_error;
//    float dTerm = STEERING_KD * (m_cross_track_error - m_last_steering_error);
    float adjustment = pTerm + dTerm * LOOP_FREQUENCY;
 80041a6:	4b21      	ldr	r3, [pc, #132]	@ (800422c <CalculateSteeringAdjustment+0x104>)
 80041a8:	ed93 7a00 	vldr	s14, [r3]
 80041ac:	4b22      	ldr	r3, [pc, #136]	@ (8004238 <CalculateSteeringAdjustment+0x110>)
 80041ae:	edd3 7a00 	vldr	s15, [r3]
 80041b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004220 <CalculateSteeringAdjustment+0xf8>)
 80041b8:	edd3 7a00 	vldr	s15, [r3]
 80041bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041c0:	edc7 7a01 	vstr	s15, [r7, #4]
    adjustment = fminf(fmaxf(adjustment, -STEERING_ADJUST_LIMIT), STEERING_ADJUST_LIMIT);
 80041c4:	4b1d      	ldr	r3, [pc, #116]	@ (800423c <CalculateSteeringAdjustment+0x114>)
 80041c6:	edd3 7a00 	vldr	s15, [r3]
 80041ca:	eef1 7a67 	vneg.f32	s15, s15
 80041ce:	eef0 0a67 	vmov.f32	s1, s15
 80041d2:	ed97 0a01 	vldr	s0, [r7, #4]
 80041d6:	f00b fc55 	bl	800fa84 <fmaxf>
 80041da:	eeb0 7a40 	vmov.f32	s14, s0
 80041de:	4b17      	ldr	r3, [pc, #92]	@ (800423c <CalculateSteeringAdjustment+0x114>)
 80041e0:	edd3 7a00 	vldr	s15, [r3]
 80041e4:	eef0 0a67 	vmov.f32	s1, s15
 80041e8:	eeb0 0a47 	vmov.f32	s0, s14
 80041ec:	f00b fc67 	bl	800fabe <fminf>
 80041f0:	ed87 0a01 	vstr	s0, [r7, #4]
    m_last_steering_error = m_cross_track_error;
 80041f4:	4b09      	ldr	r3, [pc, #36]	@ (800421c <CalculateSteeringAdjustment+0xf4>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a0a      	ldr	r2, [pc, #40]	@ (8004224 <CalculateSteeringAdjustment+0xfc>)
 80041fa:	6013      	str	r3, [r2, #0]
    m_steering_adjustment = adjustment;
 80041fc:	4a10      	ldr	r2, [pc, #64]	@ (8004240 <CalculateSteeringAdjustment+0x118>)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6013      	str	r3, [r2, #0]
    return adjustment;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	ee07 3a90 	vmov	s15, r3
}
 8004208:	eeb0 0a67 	vmov.f32	s0, s15
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20000060 	.word	0x20000060
 8004218:	0800ffb8 	.word	0x0800ffb8
 800421c:	2000072c 	.word	0x2000072c
 8004220:	20000788 	.word	0x20000788
 8004224:	20000728 	.word	0x20000728
 8004228:	0800ffbc 	.word	0x0800ffbc
 800422c:	2000078c 	.word	0x2000078c
 8004230:	0800ffb0 	.word	0x0800ffb0
 8004234:	0800ffb4 	.word	0x0800ffb4
 8004238:	0800ff8c 	.word	0x0800ff8c
 800423c:	0800ffc0 	.word	0x0800ffc0
 8004240:	20000730 	.word	0x20000730

08004244 <set_steering_mode>:

void set_steering_mode(uint8_t mode){
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	71fb      	strb	r3, [r7, #7]
	m_last_steering_error = m_cross_track_error;
 800424e:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <set_steering_mode+0x2c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a08      	ldr	r2, [pc, #32]	@ (8004274 <set_steering_mode+0x30>)
 8004254:	6013      	str	r3, [r2, #0]
	m_steering_adjustment = 0;
 8004256:	4b08      	ldr	r3, [pc, #32]	@ (8004278 <set_steering_mode+0x34>)
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	601a      	str	r2, [r3, #0]
	g_steering_mode = mode;
 800425e:	4a07      	ldr	r2, [pc, #28]	@ (800427c <set_steering_mode+0x38>)
 8004260:	79fb      	ldrb	r3, [r7, #7]
 8004262:	7013      	strb	r3, [r2, #0]
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	2000072c 	.word	0x2000072c
 8004274:	20000728 	.word	0x20000728
 8004278:	20000730 	.word	0x20000730
 800427c:	20000060 	.word	0x20000060

08004280 <Sensors_Update>:




/* Update sensor readings and calculate cross-track error */
void Sensors_Update() {
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
    // Read ADC values for all sensor channels
	error = 0;
 8004284:	4b45      	ldr	r3, [pc, #276]	@ (800439c <Sensors_Update+0x11c>)
 8004286:	2200      	movs	r2, #0
 8004288:	601a      	str	r2, [r3, #0]

	if(g_steering_mode == STEERING_CENTER_LINE_FOLLOW){
 800428a:	4b45      	ldr	r3, [pc, #276]	@ (80043a0 <Sensors_Update+0x120>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b07      	cmp	r3, #7
 8004292:	d115      	bne.n	80042c0 <Sensors_Update+0x40>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 8004294:	4943      	ldr	r1, [pc, #268]	@ (80043a4 <Sensors_Update+0x124>)
 8004296:	4844      	ldr	r0, [pc, #272]	@ (80043a8 <Sensors_Update+0x128>)
 8004298:	f7ff f936 	bl	8003508 <RAYKHA_ReadCalibrated>

		/* Get position for PID controller (centered around 0) */
		line_position = RAYKHA_GetPositionForPID(sensor_values, &raykha_calibration);
 800429c:	4941      	ldr	r1, [pc, #260]	@ (80043a4 <Sensors_Update+0x124>)
 800429e:	4842      	ldr	r0, [pc, #264]	@ (80043a8 <Sensors_Update+0x128>)
 80042a0:	f7ff f9e3 	bl	800366a <RAYKHA_GetPositionForPID>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4a41      	ldr	r2, [pc, #260]	@ (80043ac <Sensors_Update+0x12c>)
 80042a8:	6013      	str	r3, [r2, #0]

		error = line_position;
 80042aa:	4b40      	ldr	r3, [pc, #256]	@ (80043ac <Sensors_Update+0x12c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a3b      	ldr	r2, [pc, #236]	@ (800439c <Sensors_Update+0x11c>)
 80042b0:	6013      	str	r3, [r2, #0]

		junction = DetectJunction();
 80042b2:	f7ff fedd 	bl	8004070 <DetectJunction>
 80042b6:	4603      	mov	r3, r0
 80042b8:	461a      	mov	r2, r3
 80042ba:	4b3d      	ldr	r3, [pc, #244]	@ (80043b0 <Sensors_Update+0x130>)
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	e05f      	b.n	8004380 <Sensors_Update+0x100>

	}
	else if(g_steering_mode == STEERING_OFF_READLINE){
 80042c0:	4b37      	ldr	r3, [pc, #220]	@ (80043a0 <Sensors_Update+0x120>)
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d122      	bne.n	8004310 <Sensors_Update+0x90>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 80042ca:	4936      	ldr	r1, [pc, #216]	@ (80043a4 <Sensors_Update+0x124>)
 80042cc:	4836      	ldr	r0, [pc, #216]	@ (80043a8 <Sensors_Update+0x128>)
 80042ce:	f7ff f91b 	bl	8003508 <RAYKHA_ReadCalibrated>
		line_position = RAYKHA_GetPositionForPID(sensor_values, &raykha_calibration);
 80042d2:	4934      	ldr	r1, [pc, #208]	@ (80043a4 <Sensors_Update+0x124>)
 80042d4:	4834      	ldr	r0, [pc, #208]	@ (80043a8 <Sensors_Update+0x128>)
 80042d6:	f7ff f9c8 	bl	800366a <RAYKHA_GetPositionForPID>
 80042da:	4603      	mov	r3, r0
 80042dc:	4a33      	ldr	r2, [pc, #204]	@ (80043ac <Sensors_Update+0x12c>)
 80042de:	6013      	str	r3, [r2, #0]
		junction = DetectJunction();
 80042e0:	f7ff fec6 	bl	8004070 <DetectJunction>
 80042e4:	4603      	mov	r3, r0
 80042e6:	461a      	mov	r2, r3
 80042e8:	4b31      	ldr	r3, [pc, #196]	@ (80043b0 <Sensors_Update+0x130>)
 80042ea:	701a      	strb	r2, [r3, #0]

		if(sensor_values[4] > LINE_THRESHOLD || sensor_values[5] > LINE_THRESHOLD){
 80042ec:	4b2e      	ldr	r3, [pc, #184]	@ (80043a8 <Sensors_Update+0x128>)
 80042ee:	891b      	ldrh	r3, [r3, #8]
 80042f0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80042f4:	d804      	bhi.n	8004300 <Sensors_Update+0x80>
 80042f6:	4b2c      	ldr	r3, [pc, #176]	@ (80043a8 <Sensors_Update+0x128>)
 80042f8:	895b      	ldrh	r3, [r3, #10]
 80042fa:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80042fe:	d903      	bls.n	8004308 <Sensors_Update+0x88>
			on_line = 1;
 8004300:	4b2c      	ldr	r3, [pc, #176]	@ (80043b4 <Sensors_Update+0x134>)
 8004302:	2201      	movs	r2, #1
 8004304:	701a      	strb	r2, [r3, #0]
 8004306:	e03b      	b.n	8004380 <Sensors_Update+0x100>
		}
		else{
			on_line = 0;
 8004308:	4b2a      	ldr	r3, [pc, #168]	@ (80043b4 <Sensors_Update+0x134>)
 800430a:	2200      	movs	r2, #0
 800430c:	701a      	strb	r2, [r3, #0]
 800430e:	e037      	b.n	8004380 <Sensors_Update+0x100>
		}


	}
	else if(g_steering_mode == STEER_LEFT_WALL){
 8004310:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <Sensors_Update+0x120>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d11c      	bne.n	8004354 <Sensors_Update+0xd4>
		RangeAllIRSensors();
 800431a:	f000 f85b 	bl	80043d4 <RangeAllIRSensors>
		// Calculate the wall angle using the difference between front and rear sensors
		//wall_angle = lfs.value - lrs.value;

		// Calculate distance error - how far we are from the desired distance to wall
		//distance_error = SIDE_NOMINAL - left_wall_avg;
		distance_error = SIDE_NOMINAL - lrs.value;
 800431e:	4b26      	ldr	r3, [pc, #152]	@ (80043b8 <Sensors_Update+0x138>)
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	4b26      	ldr	r3, [pc, #152]	@ (80043bc <Sensors_Update+0x13c>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	4a25      	ldr	r2, [pc, #148]	@ (80043c0 <Sensors_Update+0x140>)
 800432a:	6013      	str	r3, [r2, #0]

		// Combine both angle and distance for proportional control
		// Adjust weights as needed based on testing
		//error = 25 * (distance_error + (wall_angle * WALL_ANGLE_WEIGHT));
		error = 3.5 * distance_error;
 800432c:	4b24      	ldr	r3, [pc, #144]	@ (80043c0 <Sensors_Update+0x140>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4618      	mov	r0, r3
 8004332:	f7fc f917 	bl	8000564 <__aeabi_i2d>
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	4b22      	ldr	r3, [pc, #136]	@ (80043c4 <Sensors_Update+0x144>)
 800433c:	f7fc f97c 	bl	8000638 <__aeabi_dmul>
 8004340:	4602      	mov	r2, r0
 8004342:	460b      	mov	r3, r1
 8004344:	4610      	mov	r0, r2
 8004346:	4619      	mov	r1, r3
 8004348:	f7fc fc26 	bl	8000b98 <__aeabi_d2iz>
 800434c:	4603      	mov	r3, r0
 800434e:	4a13      	ldr	r2, [pc, #76]	@ (800439c <Sensors_Update+0x11c>)
 8004350:	6013      	str	r3, [r2, #0]
 8004352:	e015      	b.n	8004380 <Sensors_Update+0x100>



    }
    else if(g_steering_mode == STEERING_FRONT_WALL){
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <Sensors_Update+0x120>)
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b06      	cmp	r3, #6
 800435c:	d109      	bne.n	8004372 <Sensors_Update+0xf2>
    	RangeAllIRSensors();
 800435e:	f000 f839 	bl	80043d4 <RangeAllIRSensors>

		error = lfs.value - rfs.value;
 8004362:	4b19      	ldr	r3, [pc, #100]	@ (80043c8 <Sensors_Update+0x148>)
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	4b19      	ldr	r3, [pc, #100]	@ (80043cc <Sensors_Update+0x14c>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	4a0b      	ldr	r2, [pc, #44]	@ (800439c <Sensors_Update+0x11c>)
 800436e:	6013      	str	r3, [r2, #0]
 8004370:	e006      	b.n	8004380 <Sensors_Update+0x100>
    }
    else if(g_steering_mode == STEERING_OFF_READIR){
 8004372:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <Sensors_Update+0x120>)
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b05      	cmp	r3, #5
 800437a:	d101      	bne.n	8004380 <Sensors_Update+0x100>
    	RangeAllIRSensors();
 800437c:	f000 f82a 	bl	80043d4 <RangeAllIRSensors>

//    if (see_front_wall) {
//        error = 0;  // Ignore steering near front walls
//    }

    m_cross_track_error = error;
 8004380:	4b06      	ldr	r3, [pc, #24]	@ (800439c <Sensors_Update+0x11c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	ee07 3a90 	vmov	s15, r3
 8004388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800438c:	4b10      	ldr	r3, [pc, #64]	@ (80043d0 <Sensors_Update+0x150>)
 800438e:	edc3 7a00 	vstr	s15, [r3]
    CalculateSteeringAdjustment();
 8004392:	f7ff fec9 	bl	8004128 <CalculateSteeringAdjustment>
    //send_sensor_data();
}
 8004396:	bf00      	nop
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	2000077c 	.word	0x2000077c
 80043a0:	20000060 	.word	0x20000060
 80043a4:	20000604 	.word	0x20000604
 80043a8:	20000760 	.word	0x20000760
 80043ac:	20000774 	.word	0x20000774
 80043b0:	20000778 	.word	0x20000778
 80043b4:	2000075d 	.word	0x2000075d
 80043b8:	0800ffe4 	.word	0x0800ffe4
 80043bc:	2000073c 	.word	0x2000073c
 80043c0:	20000780 	.word	0x20000780
 80043c4:	400c0000 	.word	0x400c0000
 80043c8:	20000734 	.word	0x20000734
 80043cc:	2000074c 	.word	0x2000074c
 80043d0:	2000072c 	.word	0x2000072c

080043d4 <RangeAllIRSensors>:


void RangeAllIRSensors(void){
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
	analogReadIRs();
 80043d8:	f7fd fe4a 	bl	8002070 <analogReadIRs>

	lfs.raw = readRawIR(IR_LEFT_BACK);
 80043dc:	2002      	movs	r0, #2
 80043de:	f7fd fe65 	bl	80020ac <readRawIR>
 80043e2:	4603      	mov	r3, r0
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b4f      	ldr	r3, [pc, #316]	@ (8004524 <RangeAllIRSensors+0x150>)
 80043e8:	801a      	strh	r2, [r3, #0]
	lrs.raw = readRawIR(IR_LEFT_FORWARD);
 80043ea:	2001      	movs	r0, #1
 80043ec:	f7fd fe5e 	bl	80020ac <readRawIR>
 80043f0:	4603      	mov	r3, r0
 80043f2:	461a      	mov	r2, r3
 80043f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004528 <RangeAllIRSensors+0x154>)
 80043f6:	801a      	strh	r2, [r3, #0]

	fs.raw = readRawIR(IR_FRONT);
 80043f8:	2000      	movs	r0, #0
 80043fa:	f7fd fe57 	bl	80020ac <readRawIR>
 80043fe:	4603      	mov	r3, r0
 8004400:	461a      	mov	r2, r3
 8004402:	4b4a      	ldr	r3, [pc, #296]	@ (800452c <RangeAllIRSensors+0x158>)
 8004404:	801a      	strh	r2, [r3, #0]

	rfs.raw = readRawIR(IR_RIGHT_FORWARD);
 8004406:	2004      	movs	r0, #4
 8004408:	f7fd fe50 	bl	80020ac <readRawIR>
 800440c:	4603      	mov	r3, r0
 800440e:	461a      	mov	r2, r3
 8004410:	4b47      	ldr	r3, [pc, #284]	@ (8004530 <RangeAllIRSensors+0x15c>)
 8004412:	801a      	strh	r2, [r3, #0]
	rrs.raw = readRawIR(IR_RIGHT_BACK);
 8004414:	2003      	movs	r0, #3
 8004416:	f7fd fe49 	bl	80020ac <readRawIR>
 800441a:	4603      	mov	r3, r0
 800441c:	461a      	mov	r2, r3
 800441e:	4b45      	ldr	r3, [pc, #276]	@ (8004534 <RangeAllIRSensors+0x160>)
 8004420:	801a      	strh	r2, [r3, #0]


	if(lfs.raw < 400)lfs.raw = 400;
 8004422:	4b40      	ldr	r3, [pc, #256]	@ (8004524 <RangeAllIRSensors+0x150>)
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	b29b      	uxth	r3, r3
 8004428:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800442c:	d203      	bcs.n	8004436 <RangeAllIRSensors+0x62>
 800442e:	4b3d      	ldr	r3, [pc, #244]	@ (8004524 <RangeAllIRSensors+0x150>)
 8004430:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004434:	801a      	strh	r2, [r3, #0]
	if(lrs.raw < 300)lrs.raw = 300;
 8004436:	4b3c      	ldr	r3, [pc, #240]	@ (8004528 <RangeAllIRSensors+0x154>)
 8004438:	881b      	ldrh	r3, [r3, #0]
 800443a:	b29b      	uxth	r3, r3
 800443c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004440:	d203      	bcs.n	800444a <RangeAllIRSensors+0x76>
 8004442:	4b39      	ldr	r3, [pc, #228]	@ (8004528 <RangeAllIRSensors+0x154>)
 8004444:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004448:	801a      	strh	r2, [r3, #0]

	if(fs.raw < 400)fs.raw = 400;
 800444a:	4b38      	ldr	r3, [pc, #224]	@ (800452c <RangeAllIRSensors+0x158>)
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	b29b      	uxth	r3, r3
 8004450:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8004454:	d203      	bcs.n	800445e <RangeAllIRSensors+0x8a>
 8004456:	4b35      	ldr	r3, [pc, #212]	@ (800452c <RangeAllIRSensors+0x158>)
 8004458:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800445c:	801a      	strh	r2, [r3, #0]

	if(rfs.raw < 350)rfs.raw = 350;
 800445e:	4b34      	ldr	r3, [pc, #208]	@ (8004530 <RangeAllIRSensors+0x15c>)
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8004468:	d203      	bcs.n	8004472 <RangeAllIRSensors+0x9e>
 800446a:	4b31      	ldr	r3, [pc, #196]	@ (8004530 <RangeAllIRSensors+0x15c>)
 800446c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8004470:	801a      	strh	r2, [r3, #0]
	if(rrs.raw < 200)rrs.raw = 200;
 8004472:	4b30      	ldr	r3, [pc, #192]	@ (8004534 <RangeAllIRSensors+0x160>)
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	b29b      	uxth	r3, r3
 8004478:	2bc7      	cmp	r3, #199	@ 0xc7
 800447a:	d802      	bhi.n	8004482 <RangeAllIRSensors+0xae>
 800447c:	4b2d      	ldr	r3, [pc, #180]	@ (8004534 <RangeAllIRSensors+0x160>)
 800447e:	22c8      	movs	r2, #200	@ 0xc8
 8004480:	801a      	strh	r2, [r3, #0]


	lfs.value = getIRDistance(IR_LEFT_FORWARD, lfs.raw);
 8004482:	4b28      	ldr	r3, [pc, #160]	@ (8004524 <RangeAllIRSensors+0x150>)
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	4619      	mov	r1, r3
 800448a:	2001      	movs	r0, #1
 800448c:	f7fd fe3e 	bl	800210c <getIRDistance>
 8004490:	4603      	mov	r3, r0
 8004492:	461a      	mov	r2, r3
 8004494:	4b23      	ldr	r3, [pc, #140]	@ (8004524 <RangeAllIRSensors+0x150>)
 8004496:	605a      	str	r2, [r3, #4]
	lrs.value = getIRDistance(IR_LEFT_BACK, lrs.raw);
 8004498:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <RangeAllIRSensors+0x154>)
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	b29b      	uxth	r3, r3
 800449e:	4619      	mov	r1, r3
 80044a0:	2002      	movs	r0, #2
 80044a2:	f7fd fe33 	bl	800210c <getIRDistance>
 80044a6:	4603      	mov	r3, r0
 80044a8:	461a      	mov	r2, r3
 80044aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004528 <RangeAllIRSensors+0x154>)
 80044ac:	605a      	str	r2, [r3, #4]

	fs.value = getIRDistance(IR_FRONT, fs.raw);
 80044ae:	4b1f      	ldr	r3, [pc, #124]	@ (800452c <RangeAllIRSensors+0x158>)
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	4619      	mov	r1, r3
 80044b6:	2000      	movs	r0, #0
 80044b8:	f7fd fe28 	bl	800210c <getIRDistance>
 80044bc:	4603      	mov	r3, r0
 80044be:	461a      	mov	r2, r3
 80044c0:	4b1a      	ldr	r3, [pc, #104]	@ (800452c <RangeAllIRSensors+0x158>)
 80044c2:	605a      	str	r2, [r3, #4]

	rfs.value = getIRDistance(IR_RIGHT_FORWARD, rfs.raw);
 80044c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <RangeAllIRSensors+0x15c>)
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	4619      	mov	r1, r3
 80044cc:	2004      	movs	r0, #4
 80044ce:	f7fd fe1d 	bl	800210c <getIRDistance>
 80044d2:	4603      	mov	r3, r0
 80044d4:	461a      	mov	r2, r3
 80044d6:	4b16      	ldr	r3, [pc, #88]	@ (8004530 <RangeAllIRSensors+0x15c>)
 80044d8:	605a      	str	r2, [r3, #4]
	rrs.value = getIRDistance(IR_RIGHT_BACK, rrs.raw);
 80044da:	4b16      	ldr	r3, [pc, #88]	@ (8004534 <RangeAllIRSensors+0x160>)
 80044dc:	881b      	ldrh	r3, [r3, #0]
 80044de:	b29b      	uxth	r3, r3
 80044e0:	4619      	mov	r1, r3
 80044e2:	2003      	movs	r0, #3
 80044e4:	f7fd fe12 	bl	800210c <getIRDistance>
 80044e8:	4603      	mov	r3, r0
 80044ea:	461a      	mov	r2, r3
 80044ec:	4b11      	ldr	r3, [pc, #68]	@ (8004534 <RangeAllIRSensors+0x160>)
 80044ee:	605a      	str	r2, [r3, #4]
	//right_wall_avg = 0.5 * (rfs.value + rrs.value);

//	see_left_wall = (left_wall_avg < LEFT_THRESHOLD);
//	see_right_wall = (right_wall_avg < RIGHT_THRESHOLD);

	see_front_wall = (rfs.value < FRONT_THRESHOLD);
 80044f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004530 <RangeAllIRSensors+0x15c>)
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	4b10      	ldr	r3, [pc, #64]	@ (8004538 <RangeAllIRSensors+0x164>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	bfb4      	ite	lt
 80044fc:	2301      	movlt	r3, #1
 80044fe:	2300      	movge	r3, #0
 8004500:	b2db      	uxtb	r3, r3
 8004502:	461a      	mov	r2, r3
 8004504:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <RangeAllIRSensors+0x168>)
 8004506:	701a      	strb	r2, [r3, #0]
	see_box = (lrs.value < BOX_THRESHOLD);
 8004508:	4b07      	ldr	r3, [pc, #28]	@ (8004528 <RangeAllIRSensors+0x154>)
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	4b0c      	ldr	r3, [pc, #48]	@ (8004540 <RangeAllIRSensors+0x16c>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	bfb4      	ite	lt
 8004514:	2301      	movlt	r3, #1
 8004516:	2300      	movge	r3, #0
 8004518:	b2db      	uxtb	r3, r3
 800451a:	461a      	mov	r2, r3
 800451c:	4b09      	ldr	r3, [pc, #36]	@ (8004544 <RangeAllIRSensors+0x170>)
 800451e:	701a      	strb	r2, [r3, #0]
}
 8004520:	bf00      	nop
 8004522:	bd80      	pop	{r7, pc}
 8004524:	20000734 	.word	0x20000734
 8004528:	2000073c 	.word	0x2000073c
 800452c:	20000744 	.word	0x20000744
 8004530:	2000074c 	.word	0x2000074c
 8004534:	20000754 	.word	0x20000754
 8004538:	0800ffe8 	.word	0x0800ffe8
 800453c:	2000075c 	.word	0x2000075c
 8004540:	0800fff4 	.word	0x0800fff4
 8004544:	2000075e 	.word	0x2000075e

08004548 <Servo_Init>:
  * @brief  Initialize the servo control system
  * @param  frequency: PWM frequency for the servos (typically 50Hz)
  * @retval None
  */
void Servo_Init(uint16_t frequency)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	4603      	mov	r3, r0
 8004550:	80fb      	strh	r3, [r7, #6]
    if (isInitialized)
 8004552:	4b0c      	ldr	r3, [pc, #48]	@ (8004584 <Servo_Init+0x3c>)
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d110      	bne.n	800457c <Servo_Init+0x34>
        return;

    // Initialize PCA9685 with the specified frequency
    PCA9685_Init(frequency);
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	4618      	mov	r0, r3
 800455e:	f001 fc13 	bl	8005d88 <PCA9685_Init>

    // Clear the servo array
    memset(servos, 0, sizeof(servos));
 8004562:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004566:	2100      	movs	r1, #0
 8004568:	4807      	ldr	r0, [pc, #28]	@ (8004588 <Servo_Init+0x40>)
 800456a:	f009 f9aa 	bl	800d8c2 <memset>
    servoCount = 0;
 800456e:	4b07      	ldr	r3, [pc, #28]	@ (800458c <Servo_Init+0x44>)
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
    isInitialized = 1;
 8004574:	4b03      	ldr	r3, [pc, #12]	@ (8004584 <Servo_Init+0x3c>)
 8004576:	2201      	movs	r2, #1
 8004578:	701a      	strb	r2, [r3, #0]
 800457a:	e000      	b.n	800457e <Servo_Init+0x36>
        return;
 800457c:	bf00      	nop
}
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	200009d1 	.word	0x200009d1
 8004588:	20000790 	.word	0x20000790
 800458c:	200009d0 	.word	0x200009d0

08004590 <Servo_Register>:
  * @param  minAngle: Minimum angle limit (0-180)
  * @param  maxAngle: Maximum angle limit (0-180)
  * @retval int: Servo ID (0 to MAX_SERVOS-1) or -1 if error
  */
int Servo_Register(uint8_t channel, const char* name, float minAngle, float maxAngle, float init_angle)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b088      	sub	sp, #32
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	6139      	str	r1, [r7, #16]
 800459a:	ed87 0a03 	vstr	s0, [r7, #12]
 800459e:	edc7 0a02 	vstr	s1, [r7, #8]
 80045a2:	ed87 1a01 	vstr	s2, [r7, #4]
 80045a6:	75fb      	strb	r3, [r7, #23]
    // Check if initialized
    if (!isInitialized)
 80045a8:	4b69      	ldr	r3, [pc, #420]	@ (8004750 <Servo_Register+0x1c0>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <Servo_Register+0x26>
        return -1;
 80045b0:	f04f 33ff 	mov.w	r3, #4294967295
 80045b4:	e0c7      	b.n	8004746 <Servo_Register+0x1b6>

    // Check if we've reached maximum servo count
    if (servoCount >= MAX_SERVOS)
 80045b6:	4b67      	ldr	r3, [pc, #412]	@ (8004754 <Servo_Register+0x1c4>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b0f      	cmp	r3, #15
 80045bc:	d902      	bls.n	80045c4 <Servo_Register+0x34>
        return -1;
 80045be:	f04f 33ff 	mov.w	r3, #4294967295
 80045c2:	e0c0      	b.n	8004746 <Servo_Register+0x1b6>

    // Check if channel is valid
    if (channel >= MAX_SERVOS)
 80045c4:	7dfb      	ldrb	r3, [r7, #23]
 80045c6:	2b0f      	cmp	r3, #15
 80045c8:	d902      	bls.n	80045d0 <Servo_Register+0x40>
        return -1;
 80045ca:	f04f 33ff 	mov.w	r3, #4294967295
 80045ce:	e0ba      	b.n	8004746 <Servo_Register+0x1b6>

    // Check if the channel is already in use
    for (int i = 0; i < servoCount; i++) {
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
 80045d4:	e01b      	b.n	800460e <Servo_Register+0x7e>
        if (servos[i].initialized && servos[i].channel == channel)
 80045d6:	4960      	ldr	r1, [pc, #384]	@ (8004758 <Servo_Register+0x1c8>)
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	4613      	mov	r3, r2
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	4413      	add	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	440b      	add	r3, r1
 80045e4:	3310      	adds	r3, #16
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00d      	beq.n	8004608 <Servo_Register+0x78>
 80045ec:	495a      	ldr	r1, [pc, #360]	@ (8004758 <Servo_Register+0x1c8>)
 80045ee:	69fa      	ldr	r2, [r7, #28]
 80045f0:	4613      	mov	r3, r2
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	4413      	add	r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	440b      	add	r3, r1
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	7dfa      	ldrb	r2, [r7, #23]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d102      	bne.n	8004608 <Servo_Register+0x78>
            return -1;
 8004602:	f04f 33ff 	mov.w	r3, #4294967295
 8004606:	e09e      	b.n	8004746 <Servo_Register+0x1b6>
    for (int i = 0; i < servoCount; i++) {
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	3301      	adds	r3, #1
 800460c:	61fb      	str	r3, [r7, #28]
 800460e:	4b51      	ldr	r3, [pc, #324]	@ (8004754 <Servo_Register+0x1c4>)
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	4293      	cmp	r3, r2
 8004618:	dbdd      	blt.n	80045d6 <Servo_Register+0x46>
    }

    // Validate angle limits
    if (minAngle < SERVO_ANGLE_MIN) minAngle = SERVO_ANGLE_MIN;
 800461a:	edd7 7a03 	vldr	s15, [r7, #12]
 800461e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004626:	d502      	bpl.n	800462e <Servo_Register+0x9e>
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
    if (maxAngle > SERVO_ANGLE_MAX) maxAngle = SERVO_ANGLE_MAX;
 800462e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004632:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800475c <Servo_Register+0x1cc>
 8004636:	eef4 7ac7 	vcmpe.f32	s15, s14
 800463a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800463e:	dd01      	ble.n	8004644 <Servo_Register+0xb4>
 8004640:	4b47      	ldr	r3, [pc, #284]	@ (8004760 <Servo_Register+0x1d0>)
 8004642:	60bb      	str	r3, [r7, #8]
    if (minAngle >= maxAngle) return -1;
 8004644:	ed97 7a03 	vldr	s14, [r7, #12]
 8004648:	edd7 7a02 	vldr	s15, [r7, #8]
 800464c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004654:	db02      	blt.n	800465c <Servo_Register+0xcc>
 8004656:	f04f 33ff 	mov.w	r3, #4294967295
 800465a:	e074      	b.n	8004746 <Servo_Register+0x1b6>

    // Register the servo
    int servoId = servoCount;
 800465c:	4b3d      	ldr	r3, [pc, #244]	@ (8004754 <Servo_Register+0x1c4>)
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	61bb      	str	r3, [r7, #24]
    servos[servoId].channel = channel;
 8004662:	493d      	ldr	r1, [pc, #244]	@ (8004758 <Servo_Register+0x1c8>)
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	440b      	add	r3, r1
 8004670:	7dfa      	ldrb	r2, [r7, #23]
 8004672:	701a      	strb	r2, [r3, #0]
    servos[servoId].minAngle = minAngle;
 8004674:	4938      	ldr	r1, [pc, #224]	@ (8004758 <Servo_Register+0x1c8>)
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4613      	mov	r3, r2
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	4413      	add	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	3304      	adds	r3, #4
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	601a      	str	r2, [r3, #0]
    servos[servoId].maxAngle = maxAngle;
 8004688:	4933      	ldr	r1, [pc, #204]	@ (8004758 <Servo_Register+0x1c8>)
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4613      	mov	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	4413      	add	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	3308      	adds	r3, #8
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	601a      	str	r2, [r3, #0]
    //servos[servoId].currentAngle = (minAngle + maxAngle) / 2.0f;  // Center position
    servos[servoId].currentAngle = init_angle;
 800469c:	492e      	ldr	r1, [pc, #184]	@ (8004758 <Servo_Register+0x1c8>)
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	4413      	add	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	330c      	adds	r3, #12
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	601a      	str	r2, [r3, #0]
    servos[servoId].initialized = 1;
 80046b0:	4929      	ldr	r1, [pc, #164]	@ (8004758 <Servo_Register+0x1c8>)
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4613      	mov	r3, r2
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	4413      	add	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	3310      	adds	r3, #16
 80046c0:	2201      	movs	r2, #1
 80046c2:	701a      	strb	r2, [r3, #0]

    // Set optional name
    if (name != NULL) {
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d018      	beq.n	80046fc <Servo_Register+0x16c>
        strncpy(servos[servoId].name, name, sizeof(servos[servoId].name) - 1);
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	4613      	mov	r3, r2
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	3310      	adds	r3, #16
 80046d6:	4a20      	ldr	r2, [pc, #128]	@ (8004758 <Servo_Register+0x1c8>)
 80046d8:	4413      	add	r3, r2
 80046da:	3301      	adds	r3, #1
 80046dc:	220f      	movs	r2, #15
 80046de:	6939      	ldr	r1, [r7, #16]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f009 f8f6 	bl	800d8d2 <strncpy>
        servos[servoId].name[sizeof(servos[servoId].name) - 1] = '\0';  // Ensure null termination
 80046e6:	491c      	ldr	r1, [pc, #112]	@ (8004758 <Servo_Register+0x1c8>)
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	4613      	mov	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	4413      	add	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	440b      	add	r3, r1
 80046f4:	3320      	adds	r3, #32
 80046f6:	2200      	movs	r2, #0
 80046f8:	701a      	strb	r2, [r3, #0]
 80046fa:	e00d      	b.n	8004718 <Servo_Register+0x188>
    } else {
        snprintf(servos[servoId].name, sizeof(servos[servoId].name), "Servo%d", servoId);
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	3310      	adds	r3, #16
 8004708:	4a13      	ldr	r2, [pc, #76]	@ (8004758 <Servo_Register+0x1c8>)
 800470a:	4413      	add	r3, r2
 800470c:	1c58      	adds	r0, r3, #1
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	4a14      	ldr	r2, [pc, #80]	@ (8004764 <Servo_Register+0x1d4>)
 8004712:	2110      	movs	r1, #16
 8004714:	f009 f83a 	bl	800d78c <sniprintf>
    }

    // Update servo count
    servoCount++;
 8004718:	4b0e      	ldr	r3, [pc, #56]	@ (8004754 <Servo_Register+0x1c4>)
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	3301      	adds	r3, #1
 800471e:	b2da      	uxtb	r2, r3
 8004720:	4b0c      	ldr	r3, [pc, #48]	@ (8004754 <Servo_Register+0x1c4>)
 8004722:	701a      	strb	r2, [r3, #0]

    // Move servo to center position
    PCA9685_SetServoAngle(channel, servos[servoId].currentAngle);
 8004724:	490c      	ldr	r1, [pc, #48]	@ (8004758 <Servo_Register+0x1c8>)
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	330c      	adds	r3, #12
 8004734:	edd3 7a00 	vldr	s15, [r3]
 8004738:	7dfb      	ldrb	r3, [r7, #23]
 800473a:	eeb0 0a67 	vmov.f32	s0, s15
 800473e:	4618      	mov	r0, r3
 8004740:	f001 fb66 	bl	8005e10 <PCA9685_SetServoAngle>

    return servoId;
 8004744:	69bb      	ldr	r3, [r7, #24]
}
 8004746:	4618      	mov	r0, r3
 8004748:	3720      	adds	r7, #32
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	200009d1 	.word	0x200009d1
 8004754:	200009d0 	.word	0x200009d0
 8004758:	20000790 	.word	0x20000790
 800475c:	43340000 	.word	0x43340000
 8004760:	43340000 	.word	0x43340000
 8004764:	0800fc80 	.word	0x0800fc80

08004768 <Servo_SetAngle>:
  * @param  servoId: ID returned from Servo_Register
  * @param  angle: Desired angle in degrees
  * @retval int: 0 if successful, -1 if error
  */
int Servo_SetAngle(int servoId, float angle)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	ed87 0a00 	vstr	s0, [r7]
    // Check if servo ID is valid
    if (servoId < 0 || servoId >= servoCount || !servos[servoId].initialized)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	db10      	blt.n	800479c <Servo_SetAngle+0x34>
 800477a:	4b33      	ldr	r3, [pc, #204]	@ (8004848 <Servo_SetAngle+0xe0>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4293      	cmp	r3, r2
 8004784:	da0a      	bge.n	800479c <Servo_SetAngle+0x34>
 8004786:	4931      	ldr	r1, [pc, #196]	@ (800484c <Servo_SetAngle+0xe4>)
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	4613      	mov	r3, r2
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4413      	add	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	440b      	add	r3, r1
 8004794:	3310      	adds	r3, #16
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d102      	bne.n	80047a2 <Servo_SetAngle+0x3a>
        return -1;
 800479c:	f04f 33ff 	mov.w	r3, #4294967295
 80047a0:	e04d      	b.n	800483e <Servo_SetAngle+0xd6>

    // Clamp angle to servo limits
    if (angle < servos[servoId].minAngle)
 80047a2:	492a      	ldr	r1, [pc, #168]	@ (800484c <Servo_SetAngle+0xe4>)
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	00db      	lsls	r3, r3, #3
 80047aa:	4413      	add	r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	440b      	add	r3, r1
 80047b0:	3304      	adds	r3, #4
 80047b2:	edd3 7a00 	vldr	s15, [r3]
 80047b6:	ed97 7a00 	vldr	s14, [r7]
 80047ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c2:	d509      	bpl.n	80047d8 <Servo_SetAngle+0x70>
        angle = servos[servoId].minAngle;
 80047c4:	4921      	ldr	r1, [pc, #132]	@ (800484c <Servo_SetAngle+0xe4>)
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	3304      	adds	r3, #4
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	603b      	str	r3, [r7, #0]
    if (angle > servos[servoId].maxAngle)
 80047d8:	491c      	ldr	r1, [pc, #112]	@ (800484c <Servo_SetAngle+0xe4>)
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	00db      	lsls	r3, r3, #3
 80047e0:	4413      	add	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	3308      	adds	r3, #8
 80047e8:	edd3 7a00 	vldr	s15, [r3]
 80047ec:	ed97 7a00 	vldr	s14, [r7]
 80047f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f8:	dd09      	ble.n	800480e <Servo_SetAngle+0xa6>
        angle = servos[servoId].maxAngle;
 80047fa:	4914      	ldr	r1, [pc, #80]	@ (800484c <Servo_SetAngle+0xe4>)
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	4613      	mov	r3, r2
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	4413      	add	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	3308      	adds	r3, #8
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	603b      	str	r3, [r7, #0]

    // Update current angle
    servos[servoId].currentAngle = angle;
 800480e:	490f      	ldr	r1, [pc, #60]	@ (800484c <Servo_SetAngle+0xe4>)
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	440b      	add	r3, r1
 800481c:	330c      	adds	r3, #12
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	601a      	str	r2, [r3, #0]

    // Set servo position
    PCA9685_SetServoAngle(servos[servoId].channel, angle);
 8004822:	490a      	ldr	r1, [pc, #40]	@ (800484c <Servo_SetAngle+0xe4>)
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	4613      	mov	r3, r2
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4413      	add	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	440b      	add	r3, r1
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	ed97 0a00 	vldr	s0, [r7]
 8004836:	4618      	mov	r0, r3
 8004838:	f001 faea 	bl	8005e10 <PCA9685_SetServoAngle>

    return 0;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	200009d0 	.word	0x200009d0
 800484c:	20000790 	.word	0x20000790

08004850 <Servo_GetAngle>:
  * @brief  Get current angle of a servo
  * @param  servoId: ID returned from Servo_Register
  * @retval float: Current angle in degrees or -1.0f if error
  */
float Servo_GetAngle(int servoId)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
    // Check if servo ID is valid
    if (servoId < 0 || servoId >= servoCount || !servos[servoId].initialized)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	db10      	blt.n	8004880 <Servo_GetAngle+0x30>
 800485e:	4b12      	ldr	r3, [pc, #72]	@ (80048a8 <Servo_GetAngle+0x58>)
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	461a      	mov	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4293      	cmp	r3, r2
 8004868:	da0a      	bge.n	8004880 <Servo_GetAngle+0x30>
 800486a:	4910      	ldr	r1, [pc, #64]	@ (80048ac <Servo_GetAngle+0x5c>)
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	3310      	adds	r3, #16
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <Servo_GetAngle+0x34>
        return -1.0f;
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <Servo_GetAngle+0x60>)
 8004882:	e008      	b.n	8004896 <Servo_GetAngle+0x46>

    return servos[servoId].currentAngle;
 8004884:	4909      	ldr	r1, [pc, #36]	@ (80048ac <Servo_GetAngle+0x5c>)
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	4613      	mov	r3, r2
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	330c      	adds	r3, #12
 8004894:	681b      	ldr	r3, [r3, #0]
}
 8004896:	ee07 3a90 	vmov	s15, r3
 800489a:	eeb0 0a67 	vmov.f32	s0, s15
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	200009d0 	.word	0x200009d0
 80048ac:	20000790 	.word	0x20000790
 80048b0:	bf800000 	.word	0xbf800000

080048b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	4b10      	ldr	r3, [pc, #64]	@ (8004900 <HAL_MspInit+0x4c>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c2:	4a0f      	ldr	r2, [pc, #60]	@ (8004900 <HAL_MspInit+0x4c>)
 80048c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80048ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004900 <HAL_MspInit+0x4c>)
 80048cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048d2:	607b      	str	r3, [r7, #4]
 80048d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	603b      	str	r3, [r7, #0]
 80048da:	4b09      	ldr	r3, [pc, #36]	@ (8004900 <HAL_MspInit+0x4c>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048de:	4a08      	ldr	r2, [pc, #32]	@ (8004900 <HAL_MspInit+0x4c>)
 80048e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80048e6:	4b06      	ldr	r3, [pc, #24]	@ (8004900 <HAL_MspInit+0x4c>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ee:	603b      	str	r3, [r7, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80048f2:	2007      	movs	r0, #7
 80048f4:	f002 fc44 	bl	8007180 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048f8:	bf00      	nop
 80048fa:	3708      	adds	r7, #8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40023800 	.word	0x40023800

08004904 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b08a      	sub	sp, #40	@ 0x28
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	2200      	movs	r2, #0
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	605a      	str	r2, [r3, #4]
 8004916:	609a      	str	r2, [r3, #8]
 8004918:	60da      	str	r2, [r3, #12]
 800491a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a17      	ldr	r2, [pc, #92]	@ (8004980 <HAL_ADC_MspInit+0x7c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d127      	bne.n	8004976 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004926:	2300      	movs	r3, #0
 8004928:	613b      	str	r3, [r7, #16]
 800492a:	4b16      	ldr	r3, [pc, #88]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	4a15      	ldr	r2, [pc, #84]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 8004930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004934:	6453      	str	r3, [r2, #68]	@ 0x44
 8004936:	4b13      	ldr	r3, [pc, #76]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 8004938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800493e:	613b      	str	r3, [r7, #16]
 8004940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	4b0f      	ldr	r3, [pc, #60]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494a:	4a0e      	ldr	r2, [pc, #56]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 800494c:	f043 0304 	orr.w	r3, r3, #4
 8004950:	6313      	str	r3, [r2, #48]	@ 0x30
 8004952:	4b0c      	ldr	r3, [pc, #48]	@ (8004984 <HAL_ADC_MspInit+0x80>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = IR_ADC_Pin;
 800495e:	2301      	movs	r3, #1
 8004960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004962:	2303      	movs	r3, #3
 8004964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004966:	2300      	movs	r3, #0
 8004968:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_ADC_GPIO_Port, &GPIO_InitStruct);
 800496a:	f107 0314 	add.w	r3, r7, #20
 800496e:	4619      	mov	r1, r3
 8004970:	4805      	ldr	r0, [pc, #20]	@ (8004988 <HAL_ADC_MspInit+0x84>)
 8004972:	f002 ffc3 	bl	80078fc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004976:	bf00      	nop
 8004978:	3728      	adds	r7, #40	@ 0x28
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40012000 	.word	0x40012000
 8004984:	40023800 	.word	0x40023800
 8004988:	40020800 	.word	0x40020800

0800498c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b08c      	sub	sp, #48	@ 0x30
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004994:	f107 031c 	add.w	r3, r7, #28
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	605a      	str	r2, [r3, #4]
 800499e:	609a      	str	r2, [r3, #8]
 80049a0:	60da      	str	r2, [r3, #12]
 80049a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a42      	ldr	r2, [pc, #264]	@ (8004ab4 <HAL_I2C_MspInit+0x128>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d12c      	bne.n	8004a08 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049ae:	2300      	movs	r3, #0
 80049b0:	61bb      	str	r3, [r7, #24]
 80049b2:	4b41      	ldr	r3, [pc, #260]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b6:	4a40      	ldr	r2, [pc, #256]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049b8:	f043 0302 	orr.w	r3, r3, #2
 80049bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80049be:	4b3e      	ldr	r3, [pc, #248]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	61bb      	str	r3, [r7, #24]
 80049c8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049ca:	23c0      	movs	r3, #192	@ 0xc0
 80049cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049ce:	2312      	movs	r3, #18
 80049d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d2:	2300      	movs	r3, #0
 80049d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049d6:	2303      	movs	r3, #3
 80049d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049da:	2304      	movs	r3, #4
 80049dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049de:	f107 031c 	add.w	r3, r7, #28
 80049e2:	4619      	mov	r1, r3
 80049e4:	4835      	ldr	r0, [pc, #212]	@ (8004abc <HAL_I2C_MspInit+0x130>)
 80049e6:	f002 ff89 	bl	80078fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	4b32      	ldr	r3, [pc, #200]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	4a31      	ldr	r2, [pc, #196]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80049fa:	4b2f      	ldr	r3, [pc, #188]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a02:	617b      	str	r3, [r7, #20]
 8004a04:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004a06:	e050      	b.n	8004aaa <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac0 <HAL_I2C_MspInit+0x134>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d14b      	bne.n	8004aaa <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a12:	2300      	movs	r3, #0
 8004a14:	613b      	str	r3, [r7, #16]
 8004a16:	4b28      	ldr	r3, [pc, #160]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1a:	4a27      	ldr	r2, [pc, #156]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a1c:	f043 0302 	orr.w	r3, r3, #2
 8004a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a22:	4b25      	ldr	r3, [pc, #148]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	613b      	str	r3, [r7, #16]
 8004a2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	4b21      	ldr	r3, [pc, #132]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a36:	4a20      	ldr	r2, [pc, #128]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a38:	f043 0304 	orr.w	r3, r3, #4
 8004a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	60fb      	str	r3, [r7, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a50:	2312      	movs	r3, #18
 8004a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a5c:	2304      	movs	r3, #4
 8004a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a60:	f107 031c 	add.w	r3, r7, #28
 8004a64:	4619      	mov	r1, r3
 8004a66:	4815      	ldr	r0, [pc, #84]	@ (8004abc <HAL_I2C_MspInit+0x130>)
 8004a68:	f002 ff48 	bl	80078fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004a6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a72:	2312      	movs	r3, #18
 8004a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a7e:	2304      	movs	r3, #4
 8004a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a82:	f107 031c 	add.w	r3, r7, #28
 8004a86:	4619      	mov	r1, r3
 8004a88:	480e      	ldr	r0, [pc, #56]	@ (8004ac4 <HAL_I2C_MspInit+0x138>)
 8004a8a:	f002 ff37 	bl	80078fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60bb      	str	r3, [r7, #8]
 8004a92:	4b09      	ldr	r3, [pc, #36]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a96:	4a08      	ldr	r2, [pc, #32]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004a98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a9e:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <HAL_I2C_MspInit+0x12c>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aa6:	60bb      	str	r3, [r7, #8]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
}
 8004aaa:	bf00      	nop
 8004aac:	3730      	adds	r7, #48	@ 0x30
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40005400 	.word	0x40005400
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	40020400 	.word	0x40020400
 8004ac0:	40005800 	.word	0x40005800
 8004ac4:	40020800 	.word	0x40020800

08004ac8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08c      	sub	sp, #48	@ 0x30
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad0:	f107 031c 	add.w	r3, r7, #28
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	605a      	str	r2, [r3, #4]
 8004ada:	609a      	str	r2, [r3, #8]
 8004adc:	60da      	str	r2, [r3, #12]
 8004ade:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a32      	ldr	r2, [pc, #200]	@ (8004bb0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d12d      	bne.n	8004b46 <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004aea:	2300      	movs	r3, #0
 8004aec:	61bb      	str	r3, [r7, #24]
 8004aee:	4b31      	ldr	r3, [pc, #196]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af2:	4a30      	ldr	r2, [pc, #192]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004af4:	f043 0301 	orr.w	r3, r3, #1
 8004af8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004afa:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	61bb      	str	r3, [r7, #24]
 8004b04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0e:	4a29      	ldr	r2, [pc, #164]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b16:	4b27      	ldr	r3, [pc, #156]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8004b22:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b30:	2300      	movs	r3, #0
 8004b32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004b34:	2301      	movs	r3, #1
 8004b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b38:	f107 031c 	add.w	r3, r7, #28
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	481e      	ldr	r0, [pc, #120]	@ (8004bb8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8004b40:	f002 fedc 	bl	80078fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004b44:	e030      	b.n	8004ba8 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM2)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b4e:	d12b      	bne.n	8004ba8 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	4b17      	ldr	r3, [pc, #92]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b58:	4a16      	ldr	r2, [pc, #88]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b60:	4b14      	ldr	r3, [pc, #80]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	4b10      	ldr	r3, [pc, #64]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b74:	4a0f      	ldr	r2, [pc, #60]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b90:	2300      	movs	r3, #0
 8004b92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b94:	2300      	movs	r3, #0
 8004b96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b9c:	f107 031c 	add.w	r3, r7, #28
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4805      	ldr	r0, [pc, #20]	@ (8004bb8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8004ba4:	f002 feaa 	bl	80078fc <HAL_GPIO_Init>
}
 8004ba8:	bf00      	nop
 8004baa:	3730      	adds	r7, #48	@ 0x30
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	40010000 	.word	0x40010000
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	40020000 	.word	0x40020000

08004bbc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a0b      	ldr	r2, [pc, #44]	@ (8004bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d10d      	bne.n	8004bea <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bfc <HAL_TIM_PWM_MspInit+0x40>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	4a09      	ldr	r2, [pc, #36]	@ (8004bfc <HAL_TIM_PWM_MspInit+0x40>)
 8004bd8:	f043 0302 	orr.w	r3, r3, #2
 8004bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bde:	4b07      	ldr	r3, [pc, #28]	@ (8004bfc <HAL_TIM_PWM_MspInit+0x40>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004bea:	bf00      	nop
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40000400 	.word	0x40000400
 8004bfc:	40023800 	.word	0x40023800

08004c00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08a      	sub	sp, #40	@ 0x28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c08:	f107 0314 	add.w	r3, r7, #20
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	601a      	str	r2, [r3, #0]
 8004c10:	605a      	str	r2, [r3, #4]
 8004c12:	609a      	str	r2, [r3, #8]
 8004c14:	60da      	str	r2, [r3, #12]
 8004c16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a21      	ldr	r2, [pc, #132]	@ (8004ca4 <HAL_TIM_MspPostInit+0xa4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d13b      	bne.n	8004c9a <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c22:	2300      	movs	r3, #0
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	4b20      	ldr	r3, [pc, #128]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c2c:	f043 0301 	orr.w	r3, r3, #1
 8004c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	613b      	str	r3, [r7, #16]
 8004c3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c3e:	2300      	movs	r3, #0
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	4b19      	ldr	r3, [pc, #100]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c46:	4a18      	ldr	r2, [pc, #96]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c48:	f043 0302 	orr.w	r3, r3, #2
 8004c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c4e:	4b16      	ldr	r3, [pc, #88]	@ (8004ca8 <HAL_TIM_MspPostInit+0xa8>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c5a:	23c0      	movs	r3, #192	@ 0xc0
 8004c5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c5e:	2302      	movs	r3, #2
 8004c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c66:	2300      	movs	r3, #0
 8004c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6e:	f107 0314 	add.w	r3, r7, #20
 8004c72:	4619      	mov	r1, r3
 8004c74:	480d      	ldr	r0, [pc, #52]	@ (8004cac <HAL_TIM_MspPostInit+0xac>)
 8004c76:	f002 fe41 	bl	80078fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7e:	2302      	movs	r3, #2
 8004c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c86:	2300      	movs	r3, #0
 8004c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c8e:	f107 0314 	add.w	r3, r7, #20
 8004c92:	4619      	mov	r1, r3
 8004c94:	4806      	ldr	r0, [pc, #24]	@ (8004cb0 <HAL_TIM_MspPostInit+0xb0>)
 8004c96:	f002 fe31 	bl	80078fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004c9a:	bf00      	nop
 8004c9c:	3728      	adds	r7, #40	@ 0x28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	40020000 	.word	0x40020000
 8004cb0:	40020400 	.word	0x40020400

08004cb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08e      	sub	sp, #56	@ 0x38
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
 8004cc6:	609a      	str	r2, [r3, #8]
 8004cc8:	60da      	str	r2, [r3, #12]
 8004cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a66      	ldr	r2, [pc, #408]	@ (8004e6c <HAL_UART_MspInit+0x1b8>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d12c      	bne.n	8004d30 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	623b      	str	r3, [r7, #32]
 8004cda:	4b65      	ldr	r3, [pc, #404]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	4a64      	ldr	r2, [pc, #400]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ce6:	4b62      	ldr	r3, [pc, #392]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cee:	623b      	str	r3, [r7, #32]
 8004cf0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	61fb      	str	r3, [r7, #28]
 8004cf6:	4b5e      	ldr	r3, [pc, #376]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	4a5d      	ldr	r2, [pc, #372]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004cfc:	f043 0301 	orr.w	r3, r3, #1
 8004d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d02:	4b5b      	ldr	r3, [pc, #364]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	61fb      	str	r3, [r7, #28]
 8004d0c:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004d0e:	230c      	movs	r3, #12
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d12:	2302      	movs	r3, #2
 8004d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d16:	2300      	movs	r3, #0
 8004d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d1e:	2307      	movs	r3, #7
 8004d20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d26:	4619      	mov	r1, r3
 8004d28:	4852      	ldr	r0, [pc, #328]	@ (8004e74 <HAL_UART_MspInit+0x1c0>)
 8004d2a:	f002 fde7 	bl	80078fc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004d2e:	e099      	b.n	8004e64 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART3)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a50      	ldr	r2, [pc, #320]	@ (8004e78 <HAL_UART_MspInit+0x1c4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d12d      	bne.n	8004d96 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	61bb      	str	r3, [r7, #24]
 8004d3e:	4b4c      	ldr	r3, [pc, #304]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	4a4b      	ldr	r2, [pc, #300]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d4a:	4b49      	ldr	r3, [pc, #292]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d52:	61bb      	str	r3, [r7, #24]
 8004d54:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d56:	2300      	movs	r3, #0
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	4b45      	ldr	r3, [pc, #276]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5e:	4a44      	ldr	r2, [pc, #272]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d60:	f043 0304 	orr.w	r3, r3, #4
 8004d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d66:	4b42      	ldr	r3, [pc, #264]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	617b      	str	r3, [r7, #20]
 8004d70:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8004d72:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8004d76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d78:	2302      	movs	r3, #2
 8004d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d80:	2303      	movs	r3, #3
 8004d82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d84:	2307      	movs	r3, #7
 8004d86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	483b      	ldr	r0, [pc, #236]	@ (8004e7c <HAL_UART_MspInit+0x1c8>)
 8004d90:	f002 fdb4 	bl	80078fc <HAL_GPIO_Init>
}
 8004d94:	e066      	b.n	8004e64 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART6)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a39      	ldr	r2, [pc, #228]	@ (8004e80 <HAL_UART_MspInit+0x1cc>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d161      	bne.n	8004e64 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004da0:	2300      	movs	r3, #0
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	4b32      	ldr	r3, [pc, #200]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da8:	4a31      	ldr	r2, [pc, #196]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004daa:	f043 0320 	orr.w	r3, r3, #32
 8004dae:	6453      	str	r3, [r2, #68]	@ 0x44
 8004db0:	4b2f      	ldr	r3, [pc, #188]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db4:	f003 0320 	and.w	r3, r3, #32
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc4:	4a2a      	ldr	r2, [pc, #168]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004dc6:	f043 0304 	orr.w	r3, r3, #4
 8004dca:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dcc:	4b28      	ldr	r3, [pc, #160]	@ (8004e70 <HAL_UART_MspInit+0x1bc>)
 8004dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd0:	f003 0304 	and.w	r3, r3, #4
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004dd8:	23c0      	movs	r3, #192	@ 0xc0
 8004dda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de4:	2303      	movs	r3, #3
 8004de6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004de8:	2308      	movs	r3, #8
 8004dea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004df0:	4619      	mov	r1, r3
 8004df2:	4822      	ldr	r0, [pc, #136]	@ (8004e7c <HAL_UART_MspInit+0x1c8>)
 8004df4:	f002 fd82 	bl	80078fc <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004df8:	4b22      	ldr	r3, [pc, #136]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004dfa:	4a23      	ldr	r2, [pc, #140]	@ (8004e88 <HAL_UART_MspInit+0x1d4>)
 8004dfc:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004dfe:	4b21      	ldr	r3, [pc, #132]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e00:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004e04:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e06:	4b1f      	ldr	r3, [pc, #124]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e12:	4b1c      	ldr	r3, [pc, #112]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e18:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e20:	4b18      	ldr	r3, [pc, #96]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8004e26:	4b17      	ldr	r3, [pc, #92]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004e2c:	4b15      	ldr	r3, [pc, #84]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e32:	4b14      	ldr	r3, [pc, #80]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004e38:	4812      	ldr	r0, [pc, #72]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e3a:	f002 f9e3 	bl	8007204 <HAL_DMA_Init>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_UART_MspInit+0x194>
      Error_Handler();
 8004e44:	f7fd fdd2 	bl	80029ec <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004e84 <HAL_UART_MspInit+0x1d0>)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004e54:	2200      	movs	r2, #0
 8004e56:	2100      	movs	r1, #0
 8004e58:	2047      	movs	r0, #71	@ 0x47
 8004e5a:	f002 f99c 	bl	8007196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004e5e:	2047      	movs	r0, #71	@ 0x47
 8004e60:	f002 f9b5 	bl	80071ce <HAL_NVIC_EnableIRQ>
}
 8004e64:	bf00      	nop
 8004e66:	3738      	adds	r7, #56	@ 0x38
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40004400 	.word	0x40004400
 8004e70:	40023800 	.word	0x40023800
 8004e74:	40020000 	.word	0x40020000
 8004e78:	40004800 	.word	0x40004800
 8004e7c:	40020800 	.word	0x40020800
 8004e80:	40011400 	.word	0x40011400
 8004e84:	200005a0 	.word	0x200005a0
 8004e88:	40026428 	.word	0x40026428

08004e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e90:	bf00      	nop
 8004e92:	e7fd      	b.n	8004e90 <NMI_Handler+0x4>

08004e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <HardFault_Handler+0x4>

08004e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ea0:	bf00      	nop
 8004ea2:	e7fd      	b.n	8004ea0 <MemManage_Handler+0x4>

08004ea4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ea8:	bf00      	nop
 8004eaa:	e7fd      	b.n	8004ea8 <BusFault_Handler+0x4>

08004eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <UsageFault_Handler+0x4>

08004eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004eb8:	bf00      	nop
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ec6:	bf00      	nop
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ed4:	bf00      	nop
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ee4:	f001 fc28 	bl	8006738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick_accumulator += 1;  // Increment by 1 ms
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8004f1c <SysTick_Handler+0x3c>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	3301      	adds	r3, #1
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8004f1c <SysTick_Handler+0x3c>)
 8004ef4:	701a      	strb	r2, [r3, #0]
  if(systick_function_enabled){
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8004f20 <SysTick_Handler+0x40>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d009      	beq.n	8004f14 <SysTick_Handler+0x34>
	  if (tick_accumulator >= TICK_INTERVAL) {
 8004f00:	4b06      	ldr	r3, [pc, #24]	@ (8004f1c <SysTick_Handler+0x3c>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b13      	cmp	r3, #19
 8004f08:	d904      	bls.n	8004f14 <SysTick_Handler+0x34>
	        tick_accumulator = 0;  // Accumulate remainder
 8004f0a:	4b04      	ldr	r3, [pc, #16]	@ (8004f1c <SysTick_Handler+0x3c>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	701a      	strb	r2, [r3, #0]
	        SysTickFunction();
 8004f10:	f000 f908 	bl	8005124 <SysTickFunction>
	      }
  }

  CheckEncoderCounts();
 8004f14:	f000 f93e 	bl	8005194 <CheckEncoderCounts>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004f18:	bf00      	nop
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	200009d2 	.word	0x200009d2
 8004f20:	20000600 	.word	0x20000600

08004f24 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004f28:	2008      	movs	r0, #8
 8004f2a:	f002 fe95 	bl	8007c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004f2e:	bf00      	nop
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004f36:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004f3a:	f002 fe8d 	bl	8007c58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004f3e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004f42:	f002 fe89 	bl	8007c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f46:	bf00      	nop
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004f50:	4802      	ldr	r0, [pc, #8]	@ (8004f5c <DMA2_Stream1_IRQHandler+0x10>)
 8004f52:	f002 fa97 	bl	8007484 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004f56:	bf00      	nop
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	200005a0 	.word	0x200005a0

08004f60 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_IRQn 0 */
  //HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */


	HAL_UART_IRQHandler(&huart6);
 8004f64:	4802      	ldr	r0, [pc, #8]	@ (8004f70 <USART6_IRQHandler+0x10>)
 8004f66:	f006 f981 	bl	800b26c <HAL_UART_IRQHandler>


  /* USER CODE END USART6_IRQn 1 */
}
 8004f6a:	bf00      	nop
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000558 	.word	0x20000558

08004f74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  return 1;
 8004f78:	2301      	movs	r3, #1
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <_kill>:

int _kill(int pid, int sig)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f8e:	f008 fcfd 	bl	800d98c <__errno>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2216      	movs	r2, #22
 8004f96:	601a      	str	r2, [r3, #0]
  return -1;
 8004f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3708      	adds	r7, #8
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <_exit>:

void _exit (int status)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004fac:	f04f 31ff 	mov.w	r1, #4294967295
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7ff ffe7 	bl	8004f84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004fb6:	bf00      	nop
 8004fb8:	e7fd      	b.n	8004fb6 <_exit+0x12>

08004fba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b086      	sub	sp, #24
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	e00a      	b.n	8004fe2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004fcc:	f3af 8000 	nop.w
 8004fd0:	4601      	mov	r1, r0
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	60ba      	str	r2, [r7, #8]
 8004fd8:	b2ca      	uxtb	r2, r1
 8004fda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	dbf0      	blt.n	8004fcc <_read+0x12>
  }

  return len;
 8004fea:	687b      	ldr	r3, [r7, #4]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005000:	2300      	movs	r3, #0
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	e009      	b.n	800501a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	60ba      	str	r2, [r7, #8]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	4618      	mov	r0, r3
 8005010:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	3301      	adds	r3, #1
 8005018:	617b      	str	r3, [r7, #20]
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	429a      	cmp	r2, r3
 8005020:	dbf1      	blt.n	8005006 <_write+0x12>
  }
  return len;
 8005022:	687b      	ldr	r3, [r7, #4]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3718      	adds	r7, #24
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <_close>:

int _close(int file)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005034:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005054:	605a      	str	r2, [r3, #4]
  return 0;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <_isatty>:

int _isatty(int file)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800506c:	2301      	movs	r3, #1
}
 800506e:	4618      	mov	r0, r3
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800507a:	b480      	push	{r7}
 800507c:	b085      	sub	sp, #20
 800507e:	af00      	add	r7, sp, #0
 8005080:	60f8      	str	r0, [r7, #12]
 8005082:	60b9      	str	r1, [r7, #8]
 8005084:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3714      	adds	r7, #20
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800509c:	4a14      	ldr	r2, [pc, #80]	@ (80050f0 <_sbrk+0x5c>)
 800509e:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <_sbrk+0x60>)
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050a8:	4b13      	ldr	r3, [pc, #76]	@ (80050f8 <_sbrk+0x64>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d102      	bne.n	80050b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80050b0:	4b11      	ldr	r3, [pc, #68]	@ (80050f8 <_sbrk+0x64>)
 80050b2:	4a12      	ldr	r2, [pc, #72]	@ (80050fc <_sbrk+0x68>)
 80050b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80050b6:	4b10      	ldr	r3, [pc, #64]	@ (80050f8 <_sbrk+0x64>)
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4413      	add	r3, r2
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d207      	bcs.n	80050d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80050c4:	f008 fc62 	bl	800d98c <__errno>
 80050c8:	4603      	mov	r3, r0
 80050ca:	220c      	movs	r2, #12
 80050cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80050ce:	f04f 33ff 	mov.w	r3, #4294967295
 80050d2:	e009      	b.n	80050e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80050d4:	4b08      	ldr	r3, [pc, #32]	@ (80050f8 <_sbrk+0x64>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80050da:	4b07      	ldr	r3, [pc, #28]	@ (80050f8 <_sbrk+0x64>)
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4413      	add	r3, r2
 80050e2:	4a05      	ldr	r2, [pc, #20]	@ (80050f8 <_sbrk+0x64>)
 80050e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80050e6:	68fb      	ldr	r3, [r7, #12]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	20020000 	.word	0x20020000
 80050f4:	00000400 	.word	0x00000400
 80050f8:	200009d4 	.word	0x200009d4
 80050fc:	20000f58 	.word	0x20000f58

08005100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005104:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <SystemInit+0x20>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510a:	4a05      	ldr	r2, [pc, #20]	@ (8005120 <SystemInit+0x20>)
 800510c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005114:	bf00      	nop
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	e000ed00 	.word	0xe000ed00

08005124 <SysTickFunction>:
extern Motion motion;

extern volatile uint8_t systick_function_enabled;
extern UART_HandleTypeDef huart3;

void SysTickFunction(void) {
 8005124:	b580      	push	{r7, lr}
 8005126:	ed2d 8b02 	vpush	{d8}
 800512a:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */
	//--------------------------------------------------------------------
		update_Encoder_Data();
 800512c:	f7fc fed4 	bl	8001ed8 <update_Encoder_Data>
		Motion_Update(&motion);
 8005130:	4810      	ldr	r0, [pc, #64]	@ (8005174 <SysTickFunction+0x50>)
 8005132:	f7fd fd3f 	bl	8002bb4 <Motion_Update>
		Sensors_Update();
 8005136:	f7ff f8a3 	bl	8004280 <Sensors_Update>

		UpdateControllers(&controller, Motion_Velocity(&motion), Motion_Omega(&motion), get_steering_feedback());
 800513a:	480e      	ldr	r0, [pc, #56]	@ (8005174 <SysTickFunction+0x50>)
 800513c:	f7fd fcc1 	bl	8002ac2 <Motion_Velocity>
 8005140:	eeb0 8a40 	vmov.f32	s16, s0
 8005144:	480b      	ldr	r0, [pc, #44]	@ (8005174 <SysTickFunction+0x50>)
 8005146:	f7fd fccc 	bl	8002ae2 <Motion_Omega>
 800514a:	eef0 8a40 	vmov.f32	s17, s0
 800514e:	f7fe ffdd 	bl	800410c <get_steering_feedback>
 8005152:	eef0 7a40 	vmov.f32	s15, s0
 8005156:	eeb0 1a67 	vmov.f32	s2, s15
 800515a:	eef0 0a68 	vmov.f32	s1, s17
 800515e:	eeb0 0a48 	vmov.f32	s0, s16
 8005162:	4805      	ldr	r0, [pc, #20]	@ (8005178 <SysTickFunction+0x54>)
 8005164:	f7fc fc5e 	bl	8001a24 <UpdateControllers>
		//UART_Transmit_Int(&huart3, "L", linecolorRPI);
		//UART_Transmit_Int(&huart3, "B", ballcolorRPI);



}
 8005168:	bf00      	nop
 800516a:	46bd      	mov	sp, r7
 800516c:	ecbd 8b02 	vpop	{d8}
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20000630 	.word	0x20000630
 8005178:	200006e4 	.word	0x200006e4

0800517c <EnableSysTickFunction>:



void EnableSysTickFunction(void) {
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
  //HAL_Delay(10);
  systick_function_enabled = 1;
 8005180:	4b03      	ldr	r3, [pc, #12]	@ (8005190 <EnableSysTickFunction+0x14>)
 8005182:	2201      	movs	r2, #1
 8005184:	701a      	strb	r2, [r3, #0]
  HAL_Delay(10);
 8005186:	200a      	movs	r0, #10
 8005188:	f001 faf6 	bl	8006778 <HAL_Delay>
}
 800518c:	bf00      	nop
 800518e:	bd80      	pop	{r7, pc}
 8005190:	20000600 	.word	0x20000600

08005194 <CheckEncoderCounts>:
	//HAL_Delay(10);
  systick_function_enabled = 0;
  HAL_Delay(10);
}

void CheckEncoderCounts(void){
 8005194:	b590      	push	{r4, r7, lr}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
		 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
		 *
		 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
		 * turning. But that'll be approximately never in Micromouse :)
		 */
		if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 800519a:	f7fc fe45 	bl	8001e28 <getRightEncoderCounts>
 800519e:	4603      	mov	r3, r0
 80051a0:	461a      	mov	r2, r3
 80051a2:	f647 1318 	movw	r3, #31000	@ 0x7918
 80051a6:	429a      	cmp	r2, r3
 80051a8:	dc15      	bgt.n	80051d6 <CheckEncoderCounts+0x42>
 80051aa:	f7fc fe49 	bl	8001e40 <getLeftEncoderCounts>
 80051ae:	4603      	mov	r3, r0
 80051b0:	461a      	mov	r2, r3
 80051b2:	f647 1318 	movw	r3, #31000	@ 0x7918
 80051b6:	429a      	cmp	r2, r3
 80051b8:	dc0d      	bgt.n	80051d6 <CheckEncoderCounts+0x42>
				|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 80051ba:	f7fc fe35 	bl	8001e28 <getRightEncoderCounts>
 80051be:	4603      	mov	r3, r0
 80051c0:	461a      	mov	r2, r3
 80051c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005200 <CheckEncoderCounts+0x6c>)
 80051c4:	429a      	cmp	r2, r3
 80051c6:	db06      	blt.n	80051d6 <CheckEncoderCounts+0x42>
 80051c8:	f7fc fe3a 	bl	8001e40 <getLeftEncoderCounts>
 80051cc:	4603      	mov	r3, r0
 80051ce:	461a      	mov	r2, r3
 80051d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005200 <CheckEncoderCounts+0x6c>)
 80051d2:	429a      	cmp	r2, r3
 80051d4:	da10      	bge.n	80051f8 <CheckEncoderCounts+0x64>
			int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 80051d6:	f7fc fe27 	bl	8001e28 <getRightEncoderCounts>
 80051da:	4603      	mov	r3, r0
 80051dc:	b29c      	uxth	r4, r3
 80051de:	f7fc fe2f 	bl	8001e40 <getLeftEncoderCounts>
 80051e2:	4603      	mov	r3, r0
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	1ae3      	subs	r3, r4, r3
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	80fb      	strh	r3, [r7, #6]
			resetEncodersinSystick();
 80051ec:	f7fc fe64 	bl	8001eb8 <resetEncodersinSystick>
			TIM1->CNT = (int16_t) difference;
 80051f0:	4a04      	ldr	r2, [pc, #16]	@ (8005204 <CheckEncoderCounts+0x70>)
 80051f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051f6:	6253      	str	r3, [r2, #36]	@ 0x24
		}
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd90      	pop	{r4, r7, pc}
 8005200:	ffff86e8 	.word	0xffff86e8
 8005204:	40010000 	.word	0x40010000

08005208 <NonBlockingDelay>:
Color goodpotato = RED;


// Start a non-blocking delay (delay in milliseconds)
void NonBlockingDelay(uint32_t delay_ms)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
    delay_end_time = HAL_GetTick() + delay_ms;  // Set the target time
 8005210:	f001 faa6 	bl	8006760 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4413      	add	r3, r2
 800521a:	4a03      	ldr	r2, [pc, #12]	@ (8005228 <NonBlockingDelay+0x20>)
 800521c:	6013      	str	r3, [r2, #0]
}
 800521e:	bf00      	nop
 8005220:	3708      	adds	r7, #8
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	200009d8 	.word	0x200009d8

0800522c <IsDelayComplete>:

// Check if the delay is complete
uint8_t IsDelayComplete(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
    return (HAL_GetTick() >= delay_end_time);  // Return true if the current time has passed the target time
 8005230:	f001 fa96 	bl	8006760 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	4b04      	ldr	r3, [pc, #16]	@ (8005248 <IsDelayComplete+0x1c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	bf2c      	ite	cs
 800523e:	2301      	movcs	r3, #1
 8005240:	2300      	movcc	r3, #0
 8005242:	b2db      	uxtb	r3, r3
}
 8005244:	4618      	mov	r0, r3
 8005246:	bd80      	pop	{r7, pc}
 8005248:	200009d8 	.word	0x200009d8

0800524c <executePlantationTask>:

Color ballcolor;

int potato_row[5] = {-1, -1, -1, -1, -1};

void executePlantationTask(void) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
	//StartLineColorDetection();
	Buzzer_Toggle(100);
 8005252:	2064      	movs	r0, #100	@ 0x64
 8005254:	f000 fba4 	bl	80059a0 <Buzzer_Toggle>
	HAL_Delay(2000);
 8005258:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800525c:	f001 fa8c 	bl	8006778 <HAL_Delay>
	Buzzer_Toggle(300);
 8005260:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005264:	f000 fb9c 	bl	80059a0 <Buzzer_Toggle>
	Robot_MoveForwardUntillLine();
 8005268:	f7fe fbc0 	bl	80039ec <Robot_MoveForwardUntillLine>
	Robot_TurnLeft90Inplace();
 800526c:	f7fe fd56 	bl	8003d1c <Robot_TurnLeft90Inplace>
	moveToCenterofNextCell();
 8005270:	f000 f886 	bl	8005380 <moveToCenterofNextCell>

	//Start the task
	for(uint8_t row = 0; row < 3; row ++){
 8005274:	2300      	movs	r3, #0
 8005276:	71fb      	strb	r3, [r7, #7]
 8005278:	e04e      	b.n	8005318 <executePlantationTask+0xcc>
		for(uint8_t column = 0; column < 5; column ++){
 800527a:	2300      	movs	r3, #0
 800527c:	71bb      	strb	r3, [r7, #6]
 800527e:	e045      	b.n	800530c <executePlantationTask+0xc0>


			if(potato_row[column] == -1){
 8005280:	79bb      	ldrb	r3, [r7, #6]
 8005282:	4a2c      	ldr	r2, [pc, #176]	@ (8005334 <executePlantationTask+0xe8>)
 8005284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528c:	d11c      	bne.n	80052c8 <executePlantationTask+0x7c>
				linecolor = GetLineColor(column, row);
 800528e:	79fa      	ldrb	r2, [r7, #7]
 8005290:	79bb      	ldrb	r3, [r7, #6]
 8005292:	4611      	mov	r1, r2
 8005294:	4618      	mov	r0, r3
 8005296:	f7fe fa39 	bl	800370c <GetLineColor>
 800529a:	4603      	mov	r3, r0
 800529c:	461a      	mov	r2, r3
 800529e:	4b26      	ldr	r3, [pc, #152]	@ (8005338 <executePlantationTask+0xec>)
 80052a0:	701a      	strb	r2, [r3, #0]

				if(linecolor == GREEN){
 80052a2:	4b25      	ldr	r3, [pc, #148]	@ (8005338 <executePlantationTask+0xec>)
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d10e      	bne.n	80052c8 <executePlantationTask+0x7c>
					potato_row[column] = row;
 80052aa:	79bb      	ldrb	r3, [r7, #6]
 80052ac:	79fa      	ldrb	r2, [r7, #7]
 80052ae:	4921      	ldr	r1, [pc, #132]	@ (8005334 <executePlantationTask+0xe8>)
 80052b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					//Dummy function
					ballcolor = picktheBall(column, row);
 80052b4:	79fa      	ldrb	r2, [r7, #7]
 80052b6:	79bb      	ldrb	r3, [r7, #6]
 80052b8:	4611      	mov	r1, r2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 f8a0 	bl	8005400 <picktheBall>
 80052c0:	4603      	mov	r3, r0
 80052c2:	461a      	mov	r2, r3
 80052c4:	4b1d      	ldr	r3, [pc, #116]	@ (800533c <executePlantationTask+0xf0>)
 80052c6:	701a      	strb	r2, [r3, #0]

					//Todo: store the ball based on color
				}
			}
			if(column != 4){
 80052c8:	79bb      	ldrb	r3, [r7, #6]
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d002      	beq.n	80052d4 <executePlantationTask+0x88>
				moveToCenterofNextCell();
 80052ce:	f000 f857 	bl	8005380 <moveToCenterofNextCell>
 80052d2:	e018      	b.n	8005306 <executePlantationTask+0xba>
			}
			else{
				Robot_MoveReverseGivenDistance(65);
 80052d4:	2041      	movs	r0, #65	@ 0x41
 80052d6:	f7fe fc63 	bl	8003ba0 <Robot_MoveReverseGivenDistance>
				if(row == 1){
 80052da:	79fb      	ldrb	r3, [r7, #7]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d104      	bne.n	80052ea <executePlantationTask+0x9e>
					Robot_TurnLeftInplace(180);
 80052e0:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8005340 <executePlantationTask+0xf4>
 80052e4:	f7fe fd4a 	bl	8003d7c <Robot_TurnLeftInplace>
 80052e8:	e001      	b.n	80052ee <executePlantationTask+0xa2>
				}
				else{
					robot_TurnRight180Inplace();
 80052ea:	f7fe fcb9 	bl	8003c60 <robot_TurnRight180Inplace>
				}


				if(row == 2){
 80052ee:	79fb      	ldrb	r3, [r7, #7]
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d106      	bne.n	8005302 <executePlantationTask+0xb6>
					Robot_LineFollowUntillJunction();
 80052f4:	f7fe fa86 	bl	8003804 <Robot_LineFollowUntillJunction>
					Robot_TurnRight90Inplace();
 80052f8:	f7fe fc86 	bl	8003c08 <Robot_TurnRight90Inplace>
					moveToCenterofNextColumnfromSecondRow();
 80052fc:	f000 f878 	bl	80053f0 <moveToCenterofNextColumnfromSecondRow>
					break;
 8005300:	e007      	b.n	8005312 <executePlantationTask+0xc6>
				}
				moveTocolumn0Fromcolumn4();
 8005302:	f000 f81f 	bl	8005344 <moveTocolumn0Fromcolumn4>
		for(uint8_t column = 0; column < 5; column ++){
 8005306:	79bb      	ldrb	r3, [r7, #6]
 8005308:	3301      	adds	r3, #1
 800530a:	71bb      	strb	r3, [r7, #6]
 800530c:	79bb      	ldrb	r3, [r7, #6]
 800530e:	2b04      	cmp	r3, #4
 8005310:	d9b6      	bls.n	8005280 <executePlantationTask+0x34>
	for(uint8_t row = 0; row < 3; row ++){
 8005312:	79fb      	ldrb	r3, [r7, #7]
 8005314:	3301      	adds	r3, #1
 8005316:	71fb      	strb	r3, [r7, #7]
 8005318:	79fb      	ldrb	r3, [r7, #7]
 800531a:	2b02      	cmp	r3, #2
 800531c:	d9ad      	bls.n	800527a <executePlantationTask+0x2e>
			}
		}
	}

	Robot_LineFollowUntillJunctionAndNotStop();
 800531e:	f7fe fab7 	bl	8003890 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_MoveForwardGivenDistance(165);
 8005322:	20a5      	movs	r0, #165	@ 0xa5
 8005324:	f7fe fba4 	bl	8003a70 <Robot_MoveForwardGivenDistance>
	Robot_TurnRight90Inplace();
 8005328:	f7fe fc6e 	bl	8003c08 <Robot_TurnRight90Inplace>
}
 800532c:	bf00      	nop
 800532e:	3708      	adds	r7, #8
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	2000006c 	.word	0x2000006c
 8005338:	200009dc 	.word	0x200009dc
 800533c:	200009dd 	.word	0x200009dd
 8005340:	43340000 	.word	0x43340000

08005344 <moveTocolumn0Fromcolumn4>:


void moveTocolumn0Fromcolumn4(){
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
	moveToCenterofNextCellandNotStop();
 8005348:	f000 f828 	bl	800539c <moveToCenterofNextCellandNotStop>
	moveToCenterofNextCell();
 800534c:	f000 f818 	bl	8005380 <moveToCenterofNextCell>
	moveToCenterofNextCellandNotStop();
 8005350:	f000 f824 	bl	800539c <moveToCenterofNextCellandNotStop>
	//moveToCenterofNextCell();
	moveToCenterofNextCellandNotStop();
 8005354:	f000 f822 	bl	800539c <moveToCenterofNextCellandNotStop>

	//Robot_LineFollowUntillJunction();
	//moveToCenterofNextCell();
	Robot_LineFollowUntillJunctionAndNotStop();
 8005358:	f7fe fa9a 	bl	8003890 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL - 35);
 800535c:	4b07      	ldr	r3, [pc, #28]	@ (800537c <moveTocolumn0Fromcolumn4+0x38>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3b23      	subs	r3, #35	@ 0x23
 8005362:	4618      	mov	r0, r3
 8005364:	f7fe fad8 	bl	8003918 <Robot_FollowLineGivenDistance>


	Robot_TurnLeft90Inplace();
 8005368:	f7fe fcd8 	bl	8003d1c <Robot_TurnLeft90Inplace>
	//Robot_LineFollowUntillJunction();
	Robot_MoveForwardUntillLine();
 800536c:	f7fe fb3e 	bl	80039ec <Robot_MoveForwardUntillLine>
	Robot_TurnLeft90Inplace();
 8005370:	f7fe fcd4 	bl	8003d1c <Robot_TurnLeft90Inplace>
	//Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
	moveToCenterofNextCell();
 8005374:	f000 f804 	bl	8005380 <moveToCenterofNextCell>

}
 8005378:	bf00      	nop
 800537a:	bd80      	pop	{r7, pc}
 800537c:	0800fff0 	.word	0x0800fff0

08005380 <moveToCenterofNextCell>:

void moveToCenterofNextCell(){
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunctionAndNotStop();
 8005384:	f7fe fa84 	bl	8003890 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
 8005388:	4b03      	ldr	r3, [pc, #12]	@ (8005398 <moveToCenterofNextCell+0x18>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f7fe fac3 	bl	8003918 <Robot_FollowLineGivenDistance>
}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	0800fff0 	.word	0x0800fff0

0800539c <moveToCenterofNextCellandNotStop>:

void moveToCenterofNextCellandNotStop(){
 800539c:	b580      	push	{r7, lr}
 800539e:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunctionAndNotStop();
 80053a0:	f7fe fa76 	bl	8003890 <Robot_LineFollowUntillJunctionAndNotStop>
	Robot_FollowLineGivenDistanceandNotStop(DISTACE_TO_CENTER_OF_CELL);
 80053a4:	4b03      	ldr	r3, [pc, #12]	@ (80053b4 <moveToCenterofNextCellandNotStop+0x18>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fe faeb 	bl	8003984 <Robot_FollowLineGivenDistanceandNotStop>
}
 80053ae:	bf00      	nop
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	0800fff0 	.word	0x0800fff0

080053b8 <moveToCenterofCellinZeroRow>:

void moveToCenterofCellinZeroRow(){
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
	Robot_LineFollowUntillJunction();
 80053bc:	f7fe fa22 	bl	8003804 <Robot_LineFollowUntillJunction>
	Robot_TurnRight90Inplace();
 80053c0:	f7fe fc22 	bl	8003c08 <Robot_TurnRight90Inplace>
	Robot_FollowLineGivenDistance(DISTACE_TO_CENTER_OF_CELL);
 80053c4:	4b05      	ldr	r3, [pc, #20]	@ (80053dc <moveToCenterofCellinZeroRow+0x24>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fe faa5 	bl	8003918 <Robot_FollowLineGivenDistance>
	HAL_Delay(MOTION_DELAY);
 80053ce:	4b04      	ldr	r3, [pc, #16]	@ (80053e0 <moveToCenterofCellinZeroRow+0x28>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f001 f9d0 	bl	8006778 <HAL_Delay>
}
 80053d8:	bf00      	nop
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	0800fff0 	.word	0x0800fff0
 80053e0:	0800ffec 	.word	0x0800ffec

080053e4 <moveToCenterofNextColumnfromFirstRow>:

void moveToCenterofNextColumnfromFirstRow(){
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
	moveToCenterofCellinZeroRow();
 80053e8:	f7ff ffe6 	bl	80053b8 <moveToCenterofCellinZeroRow>
}
 80053ec:	bf00      	nop
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <moveToCenterofNextColumnfromSecondRow>:

void moveToCenterofNextColumnfromSecondRow(){
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
	//moveToCenterofNextCell();
	moveToCenterofNextCellandNotStop();
 80053f4:	f7ff ffd2 	bl	800539c <moveToCenterofNextCellandNotStop>
	//HAL_Delay(MOTION_DELAY);
	moveToCenterofNextColumnfromFirstRow();
 80053f8:	f7ff fff4 	bl	80053e4 <moveToCenterofNextColumnfromFirstRow>
}
 80053fc:	bf00      	nop
 80053fe:	bd80      	pop	{r7, pc}

08005400 <picktheBall>:
	moveToCenterofNextCellandNotStop();
	//HAL_Delay(MOTION_DELAY);
	moveToCenterofNextColumnfromSecondRow();
}

Color picktheBall(uint8_t column, uint8_t row){
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	4603      	mov	r3, r0
 8005408:	460a      	mov	r2, r1
 800540a:	71fb      	strb	r3, [r7, #7]
 800540c:	4613      	mov	r3, r2
 800540e:	71bb      	strb	r3, [r7, #6]


	Robot_TurnRight90Inplace();
 8005410:	f7fe fbfa 	bl	8003c08 <Robot_TurnRight90Inplace>


//	//ToDo: Get ball color
//	ballcolor = GetBallColor(column, row);

	pickup_and_Store();
 8005414:	f7fb ff08 	bl	8001228 <pickup_and_Store>
	//ToDo: Pick The ball

	//retrive_and_drop();


	Buzzer_Toggle(100);
 8005418:	2064      	movs	r0, #100	@ 0x64
 800541a:	f000 fac1 	bl	80059a0 <Buzzer_Toggle>

	Robot_TurnLeft90Inplace();
 800541e:	f7fe fc7d 	bl	8003d1c <Robot_TurnLeft90Inplace>



	//Robot_TurnLeft90Inplace();

	return ballcolor;
 8005422:	4b03      	ldr	r3, [pc, #12]	@ (8005430 <picktheBall+0x30>)
 8005424:	781b      	ldrb	r3, [r3, #0]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	200009dd 	.word	0x200009dd

08005434 <executeMuddyRoadTask>:


//================================================================================================

//---------Start 0f Muddy Road Task (Navigate through random walls)--------------------
void executeMuddyRoadTask(void){
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
//	Robot_LineFollowUntillJunctionAndNotStop();
//	Robot_MoveForwardGivenDistance(145);
//	Robot_TurnRight90Inplace();


	float distance_traveled = Robot_moveForwardUntillFrontWall();
 800543a:	f7fe fcd3 	bl	8003de4 <Robot_moveForwardUntillFrontWall>
 800543e:	ed87 0a01 	vstr	s0, [r7, #4]

	float remaining_distance = 550 - distance_traveled;
 8005442:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80054ac <executeMuddyRoadTask+0x78>
 8005446:	edd7 7a01 	vldr	s15, [r7, #4]
 800544a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800544e:	edc7 7a00 	vstr	s15, [r7]

	Robot_adjust_using_front_wall();
 8005452:	f7fe fd11 	bl	8003e78 <Robot_adjust_using_front_wall>

	Robot_MoveReverseGivenDistance(50);
 8005456:	2032      	movs	r0, #50	@ 0x32
 8005458:	f7fe fba2 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

	Robot_TurnLeft90Inplace();
 800545c:	f7fe fc5e 	bl	8003d1c <Robot_TurnLeft90Inplace>

	Robot_MoveForwardGivenDistance(190);
 8005460:	20be      	movs	r0, #190	@ 0xbe
 8005462:	f7fe fb05 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(45);
 8005466:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 80054b0 <executeMuddyRoadTask+0x7c>
 800546a:	f7fe fc25 	bl	8003cb8 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(205);
 800546e:	20cd      	movs	r0, #205	@ 0xcd
 8005470:	f7fe fafe 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(45);
 8005474:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80054b0 <executeMuddyRoadTask+0x7c>
 8005478:	f7fe fc1e 	bl	8003cb8 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(remaining_distance);
 800547c:	edd7 7a00 	vldr	s15, [r7]
 8005480:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005484:	ee17 0a90 	vmov	r0, s15
 8005488:	f7fe faf2 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(45);//55
 800548c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80054b0 <executeMuddyRoadTask+0x7c>
 8005490:	f7fe fc12 	bl	8003cb8 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistance(152);//130
 8005494:	2098      	movs	r0, #152	@ 0x98
 8005496:	f7fe faeb 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRightInplace(135);//122
 800549a:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80054b4 <executeMuddyRoadTask+0x80>
 800549e:	f7fe fc0b 	bl	8003cb8 <Robot_TurnRightInplace>



}
 80054a2:	bf00      	nop
 80054a4:	3708      	adds	r7, #8
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	44098000 	.word	0x44098000
 80054b0:	42340000 	.word	0x42340000
 80054b4:	43070000 	.word	0x43070000

080054b8 <executeRampTask>:





void executeRampTask(void){
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
	Robot_MoveReverseGivenDistanceSLOW(675);
 80054bc:	f240 20a3 	movw	r0, #675	@ 0x2a3
 80054c0:	f7fe fb08 	bl	8003ad4 <Robot_MoveReverseGivenDistanceSLOW>
	Robot_TurnRightInplace(183);
 80054c4:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80054e0 <executeRampTask+0x28>
 80054c8:	f7fe fbf6 	bl	8003cb8 <Robot_TurnRightInplace>

	Robot_MoveForwardGivenDistanceSLOW(590); // 490
 80054cc:	f240 204e 	movw	r0, #590	@ 0x24e
 80054d0:	f7fe fb34 	bl	8003b3c <Robot_MoveForwardGivenDistanceSLOW>

	Buzzer_Toggle(100);
 80054d4:	2064      	movs	r0, #100	@ 0x64
 80054d6:	f000 fa63 	bl	80059a0 <Buzzer_Toggle>
//	Robot_moveForwardUntillFrontWall();
	//Robot_MoveForwardGivenDistanceFAST(100);
	//Robot_MoveForwardGivenDistanceFAST(325);


}
 80054da:	bf00      	nop
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	43370000 	.word	0x43370000

080054e4 <navigateToQR>:


void navigateToQR(){
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
//	Robot_TurnRight90Inplace();

		Robot_moveForwardUntillFrontWall();
 80054e8:	f7fe fc7c 	bl	8003de4 <Robot_moveForwardUntillFrontWall>

		Robot_adjust_using_front_wall();
 80054ec:	f7fe fcc4 	bl	8003e78 <Robot_adjust_using_front_wall>

		Robot_MoveReverseGivenDistance(100);
 80054f0:	2064      	movs	r0, #100	@ 0x64
 80054f2:	f7fe fb55 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

		Robot_TurnRight90Inplace();
 80054f6:	f7fe fb87 	bl	8003c08 <Robot_TurnRight90Inplace>

//		Buzzer_Toggle(100);
//
		Robot_MoveForwardGivenDistance(250);
 80054fa:	20fa      	movs	r0, #250	@ 0xfa
 80054fc:	f7fe fab8 	bl	8003a70 <Robot_MoveForwardGivenDistance>

		Robot_TurnRightInplace(45);
 8005500:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8005534 <navigateToQR+0x50>
 8005504:	f7fe fbd8 	bl	8003cb8 <Robot_TurnRightInplace>

		Robot_MoveForwardGivenDistance(90); //60
 8005508:	205a      	movs	r0, #90	@ 0x5a
 800550a:	f7fe fab1 	bl	8003a70 <Robot_MoveForwardGivenDistance>

		Robot_TurnLeftInplace(45);
 800550e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8005534 <navigateToQR+0x50>
 8005512:	f7fe fc33 	bl	8003d7c <Robot_TurnLeftInplace>

		Robot_moveForwardUntillFrontWall();
 8005516:	f7fe fc65 	bl	8003de4 <Robot_moveForwardUntillFrontWall>

		Robot_adjust_using_front_wall();
 800551a:	f7fe fcad 	bl	8003e78 <Robot_adjust_using_front_wall>

		////
		Robot_MoveReverseGivenDistance(50);
 800551e:	2032      	movs	r0, #50	@ 0x32
 8005520:	f7fe fb3e 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

		Robot_TurnRight90Inplace();
 8005524:	f7fe fb70 	bl	8003c08 <Robot_TurnRight90Inplace>

		Robot_MoveReverseGivenDistance(30);
 8005528:	201e      	movs	r0, #30
 800552a:	f7fe fb39 	bl	8003ba0 <Robot_MoveReverseGivenDistance>


}
 800552e:	bf00      	nop
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	42340000 	.word	0x42340000

08005538 <executeQR>:


//Robot_read_Barcode();

void executeQR(){
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0

	Robot_MoveForwardUntillLine();
 800553e:	f7fe fa55 	bl	80039ec <Robot_MoveForwardUntillLine>

	Robot_MoveForwardGivenDistance(450);
 8005542:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8005546:	f7fe fa93 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnLeft90Inplace();
 800554a:	f7fe fbe7 	bl	8003d1c <Robot_TurnLeft90Inplace>

	Robot_MoveReverseGivenDistance(50);
 800554e:	2032      	movs	r0, #50	@ 0x32
 8005550:	f7fe fb26 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

	//read
	uint8_t num = Robot_read_Barcode();
 8005554:	f7fe fcaa 	bl	8003eac <Robot_read_Barcode>
 8005558:	4603      	mov	r3, r0
 800555a:	71fb      	strb	r3, [r7, #7]

	display_big_number(num);
 800555c:	79fb      	ldrb	r3, [r7, #7]
 800555e:	4618      	mov	r0, r3
 8005560:	f000 fcca 	bl	8005ef8 <display_big_number>

	if(num == 0){
 8005564:	79fb      	ldrb	r3, [r7, #7]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d103      	bne.n	8005572 <executeQR+0x3a>
		goodpotato = BLUE;
 800556a:	4b07      	ldr	r3, [pc, #28]	@ (8005588 <executeQR+0x50>)
 800556c:	2203      	movs	r2, #3
 800556e:	701a      	strb	r2, [r3, #0]
	}
	else if(num == 1){
		goodpotato = RED;
	}
}
 8005570:	e005      	b.n	800557e <executeQR+0x46>
	else if(num == 1){
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d102      	bne.n	800557e <executeQR+0x46>
		goodpotato = RED;
 8005578:	4b03      	ldr	r3, [pc, #12]	@ (8005588 <executeQR+0x50>)
 800557a:	2204      	movs	r2, #4
 800557c:	701a      	strb	r2, [r3, #0]
}
 800557e:	bf00      	nop
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20000068 	.word	0x20000068

0800558c <executeCollectionPointTask>:



void executeCollectionPointTask(void){
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
	Robot_MoveForwardUntillLine();
 8005590:	f7fe fa2c 	bl	80039ec <Robot_MoveForwardUntillLine>
	Robot_TurnLeft90Inplace();
 8005594:	f7fe fbc2 	bl	8003d1c <Robot_TurnLeft90Inplace>
	Robot_LineFollowUntillJunction();
 8005598:	f7fe f934 	bl	8003804 <Robot_LineFollowUntillJunction>
	Robot_MoveReverseGivenDistance(50);
 800559c:	2032      	movs	r0, #50	@ 0x32
 800559e:	f7fe faff 	bl	8003ba0 <Robot_MoveReverseGivenDistance>
	robot_TurnRight180Inplace();
 80055a2:	f7fe fb5d 	bl	8003c60 <robot_TurnRight180Inplace>
	Robot_FollowLineGivenDistance(243);
 80055a6:	20f3      	movs	r0, #243	@ 0xf3
 80055a8:	f7fe f9b6 	bl	8003918 <Robot_FollowLineGivenDistance>
	Robot_TurnLeft90Inplace();
 80055ac:	f7fe fbb6 	bl	8003d1c <Robot_TurnLeft90Inplace>
	Robot_MoveReverseGivenDistance(150);
 80055b0:	2096      	movs	r0, #150	@ 0x96
 80055b2:	f7fe faf5 	bl	8003ba0 <Robot_MoveReverseGivenDistance>
	Robot_TurnLeft90Inplace();
 80055b6:	f7fe fbb1 	bl	8003d1c <Robot_TurnLeft90Inplace>

	Robot_MoveReverseGivenDistance(185);
 80055ba:	20b9      	movs	r0, #185	@ 0xb9
 80055bc:	f7fe faf0 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

	if(goodpotato == BLUE){
 80055c0:	4b17      	ldr	r3, [pc, #92]	@ (8005620 <executeCollectionPointTask+0x94>)
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d102      	bne.n	80055ce <executeCollectionPointTask+0x42>
		drop_good_potatos();
 80055c8:	f7fb ff4a 	bl	8001460 <drop_good_potatos>
 80055cc:	e001      	b.n	80055d2 <executeCollectionPointTask+0x46>
	}
	else{
		drop_bad_potatos();
 80055ce:	f7fb ff63 	bl	8001498 <drop_bad_potatos>
	}

	Robot_MoveForwardGivenDistance(40);
 80055d2:	2028      	movs	r0, #40	@ 0x28
 80055d4:	f7fe fa4c 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnLeft90Inplace();
 80055d8:	f7fe fba0 	bl	8003d1c <Robot_TurnLeft90Inplace>

	Robot_MoveForwardGivenDistance(600);
 80055dc:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80055e0:	f7fe fa46 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRight90Inplace();
 80055e4:	f7fe fb10 	bl	8003c08 <Robot_TurnRight90Inplace>

	Robot_MoveReverseGivenDistance(60);
 80055e8:	203c      	movs	r0, #60	@ 0x3c
 80055ea:	f7fe fad9 	bl	8003ba0 <Robot_MoveReverseGivenDistance>

	if(goodpotato == RED){
 80055ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005620 <executeCollectionPointTask+0x94>)
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b04      	cmp	r3, #4
 80055f4:	d102      	bne.n	80055fc <executeCollectionPointTask+0x70>
		drop_good_potatos();
 80055f6:	f7fb ff33 	bl	8001460 <drop_good_potatos>
 80055fa:	e001      	b.n	8005600 <executeCollectionPointTask+0x74>
	}
	else{
		drop_bad_potatos();
 80055fc:	f7fb ff4c 	bl	8001498 <drop_bad_potatos>
	}

	Robot_MoveForwardGivenDistance(60);
 8005600:	203c      	movs	r0, #60	@ 0x3c
 8005602:	f7fe fa35 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_TurnRight90Inplace();
 8005606:	f7fe faff 	bl	8003c08 <Robot_TurnRight90Inplace>

	Robot_MoveForwardGivenDistance(500);
 800560a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800560e:	f7fe fa2f 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_MoveForwardUntillLine();
 8005612:	f7fe f9eb 	bl	80039ec <Robot_MoveForwardUntillLine>

	Robot_TurnLeft90Inplace();
 8005616:	f7fe fb81 	bl	8003d1c <Robot_TurnLeft90Inplace>


}
 800561a:	bf00      	nop
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	20000068 	.word	0x20000068

08005624 <executeNewWarehouseTask>:


void executeNewWarehouseTask(){
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
	Robot_TurnLeft90Inplace();
 8005628:	f7fe fb78 	bl	8003d1c <Robot_TurnLeft90Inplace>
	Robot_LineFollowUntillJunction();
 800562c:	f7fe f8ea 	bl	8003804 <Robot_LineFollowUntillJunction>

	Robot_TurnLeftInplace(176);
 8005630:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8005658 <executeNewWarehouseTask+0x34>
 8005634:	f7fe fba2 	bl	8003d7c <Robot_TurnLeftInplace>

	//Robot_MoveReverseGivenDistance(300);
	Robot_FollowLineGivenDistance(450);
 8005638:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 800563c:	f7fe f96c 	bl	8003918 <Robot_FollowLineGivenDistance>

	Robot_TurnLeft90Inplace();
 8005640:	f7fe fb6c 	bl	8003d1c <Robot_TurnLeft90Inplace>

	Robot_MoveForwardGivenDistance(20);
 8005644:	2014      	movs	r0, #20
 8005646:	f7fe fa13 	bl	8003a70 <Robot_MoveForwardGivenDistance>

	Robot_MoveForwardUntillLine();
 800564a:	f7fe f9cf 	bl	80039ec <Robot_MoveForwardUntillLine>

	//Robot_MoveForwardGivenDistance(250);

	Robot_moveForwardUntillFrontWall();
 800564e:	f7fe fbc9 	bl	8003de4 <Robot_moveForwardUntillFrontWall>

}
 8005652:	bf00      	nop
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	43300000 	.word	0x43300000

0800565c <selectTask>:




// -----------------------------Task manager function--------------Robot-------------------
void selectTask(){
 800565c:	b580      	push	{r7, lr}
 800565e:	af00      	add	r7, sp, #0
	display_clear();
 8005660:	f000 fc94 	bl	8005f8c <display_clear>
	display_headding("Tasks");
 8005664:	485c      	ldr	r0, [pc, #368]	@ (80057d8 <selectTask+0x17c>)
 8005666:	f000 fcc3 	bl	8005ff0 <display_headding>

	while(1){
		if(prevnextbtncount != nextbtncount){
 800566a:	4b5c      	ldr	r3, [pc, #368]	@ (80057dc <selectTask+0x180>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b5c      	ldr	r3, [pc, #368]	@ (80057e0 <selectTask+0x184>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	429a      	cmp	r2, r3
 8005674:	f000 8095 	beq.w	80057a2 <selectTask+0x146>
			display_big_number(nextbtncount);
 8005678:	4b59      	ldr	r3, [pc, #356]	@ (80057e0 <selectTask+0x184>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	4618      	mov	r0, r3
 8005680:	f000 fc3a 	bl	8005ef8 <display_big_number>
			switch(nextbtncount){
 8005684:	4b56      	ldr	r3, [pc, #344]	@ (80057e0 <selectTask+0x184>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3b01      	subs	r3, #1
 800568a:	2b07      	cmp	r3, #7
 800568c:	f200 8084 	bhi.w	8005798 <selectTask+0x13c>
 8005690:	a201      	add	r2, pc, #4	@ (adr r2, 8005698 <selectTask+0x3c>)
 8005692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005696:	bf00      	nop
 8005698:	080056b9 	.word	0x080056b9
 800569c:	080056d5 	.word	0x080056d5
 80056a0:	080056f1 	.word	0x080056f1
 80056a4:	0800570d 	.word	0x0800570d
 80056a8:	08005729 	.word	0x08005729
 80056ac:	08005745 	.word	0x08005745
 80056b0:	08005761 	.word	0x08005761
 80056b4:	0800577d 	.word	0x0800577d
			case 1:
				display_message("                 ", 12, 45);
 80056b8:	222d      	movs	r2, #45	@ 0x2d
 80056ba:	210c      	movs	r1, #12
 80056bc:	4849      	ldr	r0, [pc, #292]	@ (80057e4 <selectTask+0x188>)
 80056be:	f000 fc6d 	bl	8005f9c <display_message>
				display_message("Plantation Task", 12, 45);
 80056c2:	222d      	movs	r2, #45	@ 0x2d
 80056c4:	210c      	movs	r1, #12
 80056c6:	4848      	ldr	r0, [pc, #288]	@ (80057e8 <selectTask+0x18c>)
 80056c8:	f000 fc68 	bl	8005f9c <display_message>
				currentTask = TASK_PLANTATION;
 80056cc:	4b47      	ldr	r3, [pc, #284]	@ (80057ec <selectTask+0x190>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	701a      	strb	r2, [r3, #0]
				break;
 80056d2:	e062      	b.n	800579a <selectTask+0x13e>
			case 2:
				display_message("                 ", 12, 45);
 80056d4:	222d      	movs	r2, #45	@ 0x2d
 80056d6:	210c      	movs	r1, #12
 80056d8:	4842      	ldr	r0, [pc, #264]	@ (80057e4 <selectTask+0x188>)
 80056da:	f000 fc5f 	bl	8005f9c <display_message>
				display_message("Muddy Road", 12, 45);
 80056de:	222d      	movs	r2, #45	@ 0x2d
 80056e0:	210c      	movs	r1, #12
 80056e2:	4843      	ldr	r0, [pc, #268]	@ (80057f0 <selectTask+0x194>)
 80056e4:	f000 fc5a 	bl	8005f9c <display_message>
				currentTask = TASK_MUDDY_ROAD;
 80056e8:	4b40      	ldr	r3, [pc, #256]	@ (80057ec <selectTask+0x190>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]
				break;
 80056ee:	e054      	b.n	800579a <selectTask+0x13e>
			case 3:
				display_message("                 ", 12, 45);
 80056f0:	222d      	movs	r2, #45	@ 0x2d
 80056f2:	210c      	movs	r1, #12
 80056f4:	483b      	ldr	r0, [pc, #236]	@ (80057e4 <selectTask+0x188>)
 80056f6:	f000 fc51 	bl	8005f9c <display_message>
				display_message("Ramp", 12, 45);
 80056fa:	222d      	movs	r2, #45	@ 0x2d
 80056fc:	210c      	movs	r1, #12
 80056fe:	483d      	ldr	r0, [pc, #244]	@ (80057f4 <selectTask+0x198>)
 8005700:	f000 fc4c 	bl	8005f9c <display_message>
				currentTask = TASK_RAMP;
 8005704:	4b39      	ldr	r3, [pc, #228]	@ (80057ec <selectTask+0x190>)
 8005706:	2202      	movs	r2, #2
 8005708:	701a      	strb	r2, [r3, #0]
				break;
 800570a:	e046      	b.n	800579a <selectTask+0x13e>
			case 4:
				display_message("                 ", 12, 45);
 800570c:	222d      	movs	r2, #45	@ 0x2d
 800570e:	210c      	movs	r1, #12
 8005710:	4834      	ldr	r0, [pc, #208]	@ (80057e4 <selectTask+0x188>)
 8005712:	f000 fc43 	bl	8005f9c <display_message>
				display_message("NAV QR", 12, 45);
 8005716:	222d      	movs	r2, #45	@ 0x2d
 8005718:	210c      	movs	r1, #12
 800571a:	4837      	ldr	r0, [pc, #220]	@ (80057f8 <selectTask+0x19c>)
 800571c:	f000 fc3e 	bl	8005f9c <display_message>
				currentTask = NAVIGATE_T0_QR;
 8005720:	4b32      	ldr	r3, [pc, #200]	@ (80057ec <selectTask+0x190>)
 8005722:	2203      	movs	r2, #3
 8005724:	701a      	strb	r2, [r3, #0]
				break;
 8005726:	e038      	b.n	800579a <selectTask+0x13e>
			case 5:
				display_message("                 ", 12, 45);
 8005728:	222d      	movs	r2, #45	@ 0x2d
 800572a:	210c      	movs	r1, #12
 800572c:	482d      	ldr	r0, [pc, #180]	@ (80057e4 <selectTask+0x188>)
 800572e:	f000 fc35 	bl	8005f9c <display_message>
				display_message("Read QR", 12, 45);
 8005732:	222d      	movs	r2, #45	@ 0x2d
 8005734:	210c      	movs	r1, #12
 8005736:	4831      	ldr	r0, [pc, #196]	@ (80057fc <selectTask+0x1a0>)
 8005738:	f000 fc30 	bl	8005f9c <display_message>
				currentTask = TASK_QR;
 800573c:	4b2b      	ldr	r3, [pc, #172]	@ (80057ec <selectTask+0x190>)
 800573e:	2204      	movs	r2, #4
 8005740:	701a      	strb	r2, [r3, #0]
				break;
 8005742:	e02a      	b.n	800579a <selectTask+0x13e>
			case 6:
				display_message("                 ", 12, 45);
 8005744:	222d      	movs	r2, #45	@ 0x2d
 8005746:	210c      	movs	r1, #12
 8005748:	4826      	ldr	r0, [pc, #152]	@ (80057e4 <selectTask+0x188>)
 800574a:	f000 fc27 	bl	8005f9c <display_message>
				display_message("Collection Point", 12, 45);
 800574e:	222d      	movs	r2, #45	@ 0x2d
 8005750:	210c      	movs	r1, #12
 8005752:	482b      	ldr	r0, [pc, #172]	@ (8005800 <selectTask+0x1a4>)
 8005754:	f000 fc22 	bl	8005f9c <display_message>
				currentTask = TASK_COLLECTION_POINT;
 8005758:	4b24      	ldr	r3, [pc, #144]	@ (80057ec <selectTask+0x190>)
 800575a:	2205      	movs	r2, #5
 800575c:	701a      	strb	r2, [r3, #0]
				break;
 800575e:	e01c      	b.n	800579a <selectTask+0x13e>
			case 7:
				display_message("                 ", 12, 45);
 8005760:	222d      	movs	r2, #45	@ 0x2d
 8005762:	210c      	movs	r1, #12
 8005764:	481f      	ldr	r0, [pc, #124]	@ (80057e4 <selectTask+0x188>)
 8005766:	f000 fc19 	bl	8005f9c <display_message>
				display_message("Old warehouse", 12, 45);
 800576a:	222d      	movs	r2, #45	@ 0x2d
 800576c:	210c      	movs	r1, #12
 800576e:	4825      	ldr	r0, [pc, #148]	@ (8005804 <selectTask+0x1a8>)
 8005770:	f000 fc14 	bl	8005f9c <display_message>
				currentTask = TASK_OLD_WAREHOUSE;
 8005774:	4b1d      	ldr	r3, [pc, #116]	@ (80057ec <selectTask+0x190>)
 8005776:	2207      	movs	r2, #7
 8005778:	701a      	strb	r2, [r3, #0]
				break;
 800577a:	e00e      	b.n	800579a <selectTask+0x13e>
			case 8:
				display_message("                 ", 12, 45);
 800577c:	222d      	movs	r2, #45	@ 0x2d
 800577e:	210c      	movs	r1, #12
 8005780:	4818      	ldr	r0, [pc, #96]	@ (80057e4 <selectTask+0x188>)
 8005782:	f000 fc0b 	bl	8005f9c <display_message>
				display_message("Hidden warehouse", 12, 45);
 8005786:	222d      	movs	r2, #45	@ 0x2d
 8005788:	210c      	movs	r1, #12
 800578a:	481f      	ldr	r0, [pc, #124]	@ (8005808 <selectTask+0x1ac>)
 800578c:	f000 fc06 	bl	8005f9c <display_message>
				currentTask = TASK_HIDDEN_TASK;
 8005790:	4b16      	ldr	r3, [pc, #88]	@ (80057ec <selectTask+0x190>)
 8005792:	220a      	movs	r2, #10
 8005794:	701a      	strb	r2, [r3, #0]
				break;
 8005796:	e000      	b.n	800579a <selectTask+0x13e>
			default:
				break;
 8005798:	bf00      	nop
			}
			prevnextbtncount = nextbtncount;
 800579a:	4b11      	ldr	r3, [pc, #68]	@ (80057e0 <selectTask+0x184>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a0f      	ldr	r2, [pc, #60]	@ (80057dc <selectTask+0x180>)
 80057a0:	6013      	str	r3, [r2, #0]
		}
		if(prevokbtncount != okbtncount){
 80057a2:	4b1a      	ldr	r3, [pc, #104]	@ (800580c <selectTask+0x1b0>)
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005810 <selectTask+0x1b4>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	f43f af5d 	beq.w	800566a <selectTask+0xe>
			prevokbtncount = okbtncount;
 80057b0:	4b17      	ldr	r3, [pc, #92]	@ (8005810 <selectTask+0x1b4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a15      	ldr	r2, [pc, #84]	@ (800580c <selectTask+0x1b0>)
 80057b6:	6013      	str	r3, [r2, #0]
			break;
 80057b8:	bf00      	nop
		}
	}
	display_headding("Start Task");
 80057ba:	4816      	ldr	r0, [pc, #88]	@ (8005814 <selectTask+0x1b8>)
 80057bc:	f000 fc18 	bl	8005ff0 <display_headding>
	while(okbtncount == prevokbtncount);
 80057c0:	4b13      	ldr	r3, [pc, #76]	@ (8005810 <selectTask+0x1b4>)
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	4b11      	ldr	r3, [pc, #68]	@ (800580c <selectTask+0x1b0>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d0f9      	beq.n	80057c0 <selectTask+0x164>
	Reset_buttons();
 80057cc:	f7fc f86a 	bl	80018a4 <Reset_buttons>
	runCurrentTask();
 80057d0:	f000 f822 	bl	8005818 <runCurrentTask>
}
 80057d4:	bf00      	nop
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	0800fc88 	.word	0x0800fc88
 80057dc:	200002c0 	.word	0x200002c0
 80057e0:	20000010 	.word	0x20000010
 80057e4:	0800fc90 	.word	0x0800fc90
 80057e8:	0800fca4 	.word	0x0800fca4
 80057ec:	20000050 	.word	0x20000050
 80057f0:	0800fcb4 	.word	0x0800fcb4
 80057f4:	0800fcc0 	.word	0x0800fcc0
 80057f8:	0800fcc8 	.word	0x0800fcc8
 80057fc:	0800fcd0 	.word	0x0800fcd0
 8005800:	0800fcd8 	.word	0x0800fcd8
 8005804:	0800fcec 	.word	0x0800fcec
 8005808:	0800fcfc 	.word	0x0800fcfc
 800580c:	200002bc 	.word	0x200002bc
 8005810:	200002b8 	.word	0x200002b8
 8005814:	0800fd10 	.word	0x0800fd10

08005818 <runCurrentTask>:



void runCurrentTask() {
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
	EnableSysTickFunction();
 800581c:	f7ff fcae 	bl	800517c <EnableSysTickFunction>

    switch (currentTask) {
 8005820:	4b28      	ldr	r3, [pc, #160]	@ (80058c4 <runCurrentTask+0xac>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b0a      	cmp	r3, #10
 8005828:	d848      	bhi.n	80058bc <runCurrentTask+0xa4>
 800582a:	a201      	add	r2, pc, #4	@ (adr r2, 8005830 <runCurrentTask+0x18>)
 800582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005830:	0800585d 	.word	0x0800585d
 8005834:	08005869 	.word	0x08005869
 8005838:	08005875 	.word	0x08005875
 800583c:	08005881 	.word	0x08005881
 8005840:	0800588d 	.word	0x0800588d
 8005844:	08005899 	.word	0x08005899
 8005848:	080058bd 	.word	0x080058bd
 800584c:	080058a5 	.word	0x080058a5
 8005850:	080058bd 	.word	0x080058bd
 8005854:	080058bd 	.word	0x080058bd
 8005858:	080058b1 	.word	0x080058b1
        case TASK_PLANTATION:
            executePlantationTask();
 800585c:	f7ff fcf6 	bl	800524c <executePlantationTask>
            currentTask = TASK_MUDDY_ROAD;
 8005860:	4b18      	ldr	r3, [pc, #96]	@ (80058c4 <runCurrentTask+0xac>)
 8005862:	2201      	movs	r2, #1
 8005864:	701a      	strb	r2, [r3, #0]
            break;
 8005866:	e02a      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_MUDDY_ROAD:
        	executeMuddyRoadTask();
 8005868:	f7ff fde4 	bl	8005434 <executeMuddyRoadTask>
		    currentTask = TASK_RAMP;
 800586c:	4b15      	ldr	r3, [pc, #84]	@ (80058c4 <runCurrentTask+0xac>)
 800586e:	2202      	movs	r2, #2
 8005870:	701a      	strb	r2, [r3, #0]
		    break;
 8005872:	e024      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_RAMP:
        	executeRampTask();
 8005874:	f7ff fe20 	bl	80054b8 <executeRampTask>
        	currentTask = NAVIGATE_T0_QR;
 8005878:	4b12      	ldr	r3, [pc, #72]	@ (80058c4 <runCurrentTask+0xac>)
 800587a:	2203      	movs	r2, #3
 800587c:	701a      	strb	r2, [r3, #0]
        	break;
 800587e:	e01e      	b.n	80058be <runCurrentTask+0xa6>
        case NAVIGATE_T0_QR:
        	navigateToQR();
 8005880:	f7ff fe30 	bl	80054e4 <navigateToQR>
        	currentTask = TASK_QR;
 8005884:	4b0f      	ldr	r3, [pc, #60]	@ (80058c4 <runCurrentTask+0xac>)
 8005886:	2204      	movs	r2, #4
 8005888:	701a      	strb	r2, [r3, #0]
        	break;
 800588a:	e018      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_QR:
        	executeQR();
 800588c:	f7ff fe54 	bl	8005538 <executeQR>
        	currentTask = TASK_COLLECTION_POINT;
 8005890:	4b0c      	ldr	r3, [pc, #48]	@ (80058c4 <runCurrentTask+0xac>)
 8005892:	2205      	movs	r2, #5
 8005894:	701a      	strb	r2, [r3, #0]
        	break;
 8005896:	e012      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_COLLECTION_POINT:
        	executeCollectionPointTask();
 8005898:	f7ff fe78 	bl	800558c <executeCollectionPointTask>
        	currentTask = TASK_OLD_WAREHOUSE;
 800589c:	4b09      	ldr	r3, [pc, #36]	@ (80058c4 <runCurrentTask+0xac>)
 800589e:	2207      	movs	r2, #7
 80058a0:	701a      	strb	r2, [r3, #0]
        	break;
 80058a2:	e00c      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_OLD_WAREHOUSE:
        	box_manupilation();
 80058a4:	f7fb fe2a 	bl	80014fc <box_manupilation>
        	currentTask = TASK_HIDDEN_TASK;
 80058a8:	4b06      	ldr	r3, [pc, #24]	@ (80058c4 <runCurrentTask+0xac>)
 80058aa:	220a      	movs	r2, #10
 80058ac:	701a      	strb	r2, [r3, #0]
        	break;
 80058ae:	e006      	b.n	80058be <runCurrentTask+0xa6>
        case TASK_HIDDEN_TASK:
        	executeNewWarehouseTask();
 80058b0:	f7ff feb8 	bl	8005624 <executeNewWarehouseTask>
        	currentTask = TASK_NONE;
 80058b4:	4b03      	ldr	r3, [pc, #12]	@ (80058c4 <runCurrentTask+0xac>)
 80058b6:	220b      	movs	r2, #11
 80058b8:	701a      	strb	r2, [r3, #0]
        	break;
 80058ba:	e000      	b.n	80058be <runCurrentTask+0xa6>
        default:
            break;
 80058bc:	bf00      	nop
    }

    // Print final status after execution

}
 80058be:	bf00      	nop
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	20000050 	.word	0x20000050

080058c8 <UART_Transmit_Float>:
    HAL_UART_Transmit(huart, (uint8_t *)data, strlen(data), HAL_MAX_DELAY);
}

// UART Transmit function for float (send float formatted as string with customizable header)
void UART_Transmit_Float(UART_HandleTypeDef *huart, const char *header, float number, uint8_t decimal_points)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b094      	sub	sp, #80	@ 0x50
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80058d6:	4613      	mov	r3, r2
 80058d8:	70fb      	strb	r3, [r7, #3]
    char buffer[50];  // Buffer to hold the formatted string

    // Format the float value into the buffer with the specified decimal points
    // You can change %.2f to another precision, such as %.3f, %.4f, etc.
    sprintf(buffer, "%s:%.5f\r\n", header, number);  // Use header string as prefix
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7fa fe54 	bl	8000588 <__aeabi_f2d>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	f107 0014 	add.w	r0, r7, #20
 80058e8:	e9cd 2300 	strd	r2, r3, [sp]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	490a      	ldr	r1, [pc, #40]	@ (8005918 <UART_Transmit_Float+0x50>)
 80058f0:	f007 ff82 	bl	800d7f8 <siprintf>

    // Transmit the formatted string via UART
    HAL_UART_Transmit(huart, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 80058f4:	f107 0314 	add.w	r3, r7, #20
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fa fcd9 	bl	80002b0 <strlen>
 80058fe:	4603      	mov	r3, r0
 8005900:	b29a      	uxth	r2, r3
 8005902:	f107 0114 	add.w	r1, r7, #20
 8005906:	f04f 33ff 	mov.w	r3, #4294967295
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f005 fc22 	bl	800b154 <HAL_UART_Transmit>
}
 8005910:	bf00      	nop
 8005912:	3748      	adds	r7, #72	@ 0x48
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	0800fd1c 	.word	0x0800fd1c

0800591c <Reset_Handler>:
 800591c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005954 <LoopFillZerobss+0xe>
 8005920:	f7ff fbee 	bl	8005100 <SystemInit>
 8005924:	480c      	ldr	r0, [pc, #48]	@ (8005958 <LoopFillZerobss+0x12>)
 8005926:	490d      	ldr	r1, [pc, #52]	@ (800595c <LoopFillZerobss+0x16>)
 8005928:	4a0d      	ldr	r2, [pc, #52]	@ (8005960 <LoopFillZerobss+0x1a>)
 800592a:	2300      	movs	r3, #0
 800592c:	e002      	b.n	8005934 <LoopCopyDataInit>

0800592e <CopyDataInit>:
 800592e:	58d4      	ldr	r4, [r2, r3]
 8005930:	50c4      	str	r4, [r0, r3]
 8005932:	3304      	adds	r3, #4

08005934 <LoopCopyDataInit>:
 8005934:	18c4      	adds	r4, r0, r3
 8005936:	428c      	cmp	r4, r1
 8005938:	d3f9      	bcc.n	800592e <CopyDataInit>
 800593a:	4a0a      	ldr	r2, [pc, #40]	@ (8005964 <LoopFillZerobss+0x1e>)
 800593c:	4c0a      	ldr	r4, [pc, #40]	@ (8005968 <LoopFillZerobss+0x22>)
 800593e:	2300      	movs	r3, #0
 8005940:	e001      	b.n	8005946 <LoopFillZerobss>

08005942 <FillZerobss>:
 8005942:	6013      	str	r3, [r2, #0]
 8005944:	3204      	adds	r2, #4

08005946 <LoopFillZerobss>:
 8005946:	42a2      	cmp	r2, r4
 8005948:	d3fb      	bcc.n	8005942 <FillZerobss>
 800594a:	f008 f825 	bl	800d998 <__libc_init_array>
 800594e:	f7fc fc19 	bl	8002184 <main>
 8005952:	4770      	bx	lr
 8005954:	20020000 	.word	0x20020000
 8005958:	20000000 	.word	0x20000000
 800595c:	20000284 	.word	0x20000284
 8005960:	08012fb4 	.word	0x08012fb4
 8005964:	20000284 	.word	0x20000284
 8005968:	20000f54 	.word	0x20000f54

0800596c <ADC_IRQHandler>:
 800596c:	e7fe      	b.n	800596c <ADC_IRQHandler>
	...

08005970 <Buzzer_On>:
#include "buzzer.h"
#include "main.h"

// Turn on the buzzer (PC15 high)
void Buzzer_On(void)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8005974:	2201      	movs	r2, #1
 8005976:	2120      	movs	r1, #32
 8005978:	4802      	ldr	r0, [pc, #8]	@ (8005984 <Buzzer_On+0x14>)
 800597a:	f002 f953 	bl	8007c24 <HAL_GPIO_WritePin>
}
 800597e:	bf00      	nop
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	40020000 	.word	0x40020000

08005988 <Buzzer_Off>:

// Turn off the buzzer (PC15 low)
void Buzzer_Off(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800598c:	2200      	movs	r2, #0
 800598e:	2120      	movs	r1, #32
 8005990:	4802      	ldr	r0, [pc, #8]	@ (800599c <Buzzer_Off+0x14>)
 8005992:	f002 f947 	bl	8007c24 <HAL_GPIO_WritePin>
}
 8005996:	bf00      	nop
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	40020000 	.word	0x40020000

080059a0 <Buzzer_Toggle>:

// Toggle the buzzer state with a specified delay
void Buzzer_Toggle(uint32_t delay)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
    Buzzer_On();
 80059a8:	f7ff ffe2 	bl	8005970 <Buzzer_On>
    HAL_Delay(delay);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fee3 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 80059b2:	f7ff ffe9 	bl	8005988 <Buzzer_Off>
    HAL_Delay(delay);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fede 	bl	8006778 <HAL_Delay>
}
 80059bc:	bf00      	nop
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <Buzzer_UniquePattern>:

void Buzzer_UniquePattern(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
    // Pattern: Short-Short-Long-Short-Long
    // Total duration: 1000ms (1 second)

    Buzzer_On();
 80059c8:	f7ff ffd2 	bl	8005970 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 80059cc:	2064      	movs	r0, #100	@ 0x64
 80059ce:	f000 fed3 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 80059d2:	f7ff ffd9 	bl	8005988 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 80059d6:	2064      	movs	r0, #100	@ 0x64
 80059d8:	f000 fece 	bl	8006778 <HAL_Delay>

    Buzzer_On();
 80059dc:	f7ff ffc8 	bl	8005970 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 80059e0:	2064      	movs	r0, #100	@ 0x64
 80059e2:	f000 fec9 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 80059e6:	f7ff ffcf 	bl	8005988 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 80059ea:	2064      	movs	r0, #100	@ 0x64
 80059ec:	f000 fec4 	bl	8006778 <HAL_Delay>

    Buzzer_On();
 80059f0:	f7ff ffbe 	bl	8005970 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 80059f4:	20c8      	movs	r0, #200	@ 0xc8
 80059f6:	f000 febf 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 80059fa:	f7ff ffc5 	bl	8005988 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 80059fe:	2064      	movs	r0, #100	@ 0x64
 8005a00:	f000 feba 	bl	8006778 <HAL_Delay>

    Buzzer_On();
 8005a04:	f7ff ffb4 	bl	8005970 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8005a08:	2064      	movs	r0, #100	@ 0x64
 8005a0a:	f000 feb5 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 8005a0e:	f7ff ffbb 	bl	8005988 <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8005a12:	2064      	movs	r0, #100	@ 0x64
 8005a14:	f000 feb0 	bl	8006778 <HAL_Delay>

    Buzzer_On();
 8005a18:	f7ff ffaa 	bl	8005970 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 8005a1c:	20c8      	movs	r0, #200	@ 0xc8
 8005a1e:	f000 feab 	bl	8006778 <HAL_Delay>
    Buzzer_Off();
 8005a22:	f7ff ffb1 	bl	8005988 <Buzzer_Off>
    // No delay at the end to make it exactly 1 second
}
 8005a26:	bf00      	nop
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <Buzzer_ErrorPattern>:
    Buzzer_Off();
}


void Buzzer_ErrorPattern(void)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
    // Three short beeps
    for (int i = 0; i < 3; i++) {
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	e00c      	b.n	8005a50 <Buzzer_ErrorPattern+0x26>
        Buzzer_On();
 8005a36:	f7ff ff9b 	bl	8005970 <Buzzer_On>
        HAL_Delay(100);
 8005a3a:	2064      	movs	r0, #100	@ 0x64
 8005a3c:	f000 fe9c 	bl	8006778 <HAL_Delay>
        Buzzer_Off();
 8005a40:	f7ff ffa2 	bl	8005988 <Buzzer_Off>
        HAL_Delay(100);
 8005a44:	2064      	movs	r0, #100	@ 0x64
 8005a46:	f000 fe97 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	ddef      	ble.n	8005a36 <Buzzer_ErrorPattern+0xc>
    }

    // Three long beeps
    for (int i = 0; i < 3; i++) {
 8005a56:	2300      	movs	r3, #0
 8005a58:	60bb      	str	r3, [r7, #8]
 8005a5a:	e00d      	b.n	8005a78 <Buzzer_ErrorPattern+0x4e>
        Buzzer_On();
 8005a5c:	f7ff ff88 	bl	8005970 <Buzzer_On>
        HAL_Delay(300);
 8005a60:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005a64:	f000 fe88 	bl	8006778 <HAL_Delay>
        Buzzer_Off();
 8005a68:	f7ff ff8e 	bl	8005988 <Buzzer_Off>
        HAL_Delay(100);
 8005a6c:	2064      	movs	r0, #100	@ 0x64
 8005a6e:	f000 fe83 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	3301      	adds	r3, #1
 8005a76:	60bb      	str	r3, [r7, #8]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	ddee      	ble.n	8005a5c <Buzzer_ErrorPattern+0x32>
    }

    // Three short beeps again
    for (int i = 0; i < 3; i++) {
 8005a7e:	2300      	movs	r3, #0
 8005a80:	607b      	str	r3, [r7, #4]
 8005a82:	e00c      	b.n	8005a9e <Buzzer_ErrorPattern+0x74>
        Buzzer_On();
 8005a84:	f7ff ff74 	bl	8005970 <Buzzer_On>
        HAL_Delay(100);
 8005a88:	2064      	movs	r0, #100	@ 0x64
 8005a8a:	f000 fe75 	bl	8006778 <HAL_Delay>
        Buzzer_Off();
 8005a8e:	f7ff ff7b 	bl	8005988 <Buzzer_Off>
        HAL_Delay(100);
 8005a92:	2064      	movs	r0, #100	@ 0x64
 8005a94:	f000 fe70 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	607b      	str	r3, [r7, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	ddef      	ble.n	8005a84 <Buzzer_ErrorPattern+0x5a>
    }

    // 1-second pause before repeating
    HAL_Delay(1000);
 8005aa4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005aa8:	f000 fe66 	bl	8006778 <HAL_Delay>
}
 8005aac:	bf00      	nop
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <i2c_mux_select>:

	// Ensure all channels are disabled by default
	return i2c_mux_select_multi(mux, 0);
}

int i2c_mux_select(i2c_mux_t* mux, int ch) {
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]

	// If ch is in range 0-7 then one channel is enabled, else all are disabled
	uint8_t mask = 1 << ch;
 8005abe:	2201      	movs	r2, #1
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	73fb      	strb	r3, [r7, #15]
	return i2c_mux_select_multi(mux, mask);
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	4619      	mov	r1, r3
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f805 	bl	8005adc <i2c_mux_select_multi>
 8005ad2:	4603      	mov	r3, r0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <i2c_mux_select_multi>:

int i2c_mux_select_multi(i2c_mux_t* mux, uint8_t mask) {
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	70fb      	strb	r3, [r7, #3]
	if (mux->hi2c == NULL) return 1;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <i2c_mux_select_multi+0x18>
 8005af0:	2301      	movs	r3, #1
 8005af2:	e02f      	b.n	8005b54 <i2c_mux_select_multi+0x78>

	// Transmit bitmask to multiplexer
	uint8_t addr = (I2C_MUX_BASE_ADDR + mux->addr_offset) << 1;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	7a9b      	ldrb	r3, [r3, #10]
 8005af8:	3370      	adds	r3, #112	@ 0x70
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_I2C_Master_Transmit(mux->hi2c, addr, &mask, 1, I2C_MUX_TIMEOUT);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
 8005b06:	b299      	uxth	r1, r3
 8005b08:	1cfa      	adds	r2, r7, #3
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	2301      	movs	r3, #1
 8005b10:	f002 f9fe 	bl	8007f10 <HAL_I2C_Master_Transmit>
 8005b14:	4603      	mov	r3, r0
 8005b16:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK) return 1;
 8005b18:	7bbb      	ldrb	r3, [r7, #14]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <i2c_mux_select_multi+0x46>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e018      	b.n	8005b54 <i2c_mux_select_multi+0x78>

	// Read back bitmask from multiplexer to verify
	uint8_t mask_check = 0;
 8005b22:	2300      	movs	r3, #0
 8005b24:	737b      	strb	r3, [r7, #13]
	res = HAL_I2C_Master_Receive(mux->hi2c, addr, &mask_check, 1, I2C_MUX_TIMEOUT);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6818      	ldr	r0, [r3, #0]
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
 8005b2c:	b299      	uxth	r1, r3
 8005b2e:	f107 020d 	add.w	r2, r7, #13
 8005b32:	2301      	movs	r3, #1
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	2301      	movs	r3, #1
 8005b38:	f002 fae8 	bl	800810c <HAL_I2C_Master_Receive>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK || mask_check != mask) return 1;
 8005b40:	7bbb      	ldrb	r3, [r7, #14]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d103      	bne.n	8005b4e <i2c_mux_select_multi+0x72>
 8005b46:	7b7a      	ldrb	r2, [r7, #13]
 8005b48:	78fb      	ldrb	r3, [r7, #3]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d001      	beq.n	8005b52 <i2c_mux_select_multi+0x76>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e000      	b.n	8005b54 <i2c_mux_select_multi+0x78>
	return 0;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <AnalogMux_SelectChannel>:
/**
 * @brief Select a channel on the multiplexer
 * @param channel Channel number (0-15)
 */
void AnalogMux_SelectChannel(uint8_t channel)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	4603      	mov	r3, r0
 8005b64:	71fb      	strb	r3, [r7, #7]
    // Ensure channel is within valid range (0-15)
    if (channel > 15)
 8005b66:	79fb      	ldrb	r3, [r7, #7]
 8005b68:	2b0f      	cmp	r3, #15
 8005b6a:	d901      	bls.n	8005b70 <AnalogMux_SelectChannel+0x14>
        channel = 15;
 8005b6c:	230f      	movs	r3, #15
 8005b6e:	71fb      	strb	r3, [r7, #7]

    // Set S0 (least significant bit)
    if (channel & 0x01)
 8005b70:	79fb      	ldrb	r3, [r7, #7]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d006      	beq.n	8005b88 <AnalogMux_SelectChannel+0x2c>
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_SET);
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005b80:	4823      	ldr	r0, [pc, #140]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005b82:	f002 f84f 	bl	8007c24 <HAL_GPIO_WritePin>
 8005b86:	e005      	b.n	8005b94 <AnalogMux_SelectChannel+0x38>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_RESET);
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005b8e:	4820      	ldr	r0, [pc, #128]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005b90:	f002 f848 	bl	8007c24 <HAL_GPIO_WritePin>

    // Set S1
    if (channel & 0x02)
 8005b94:	79fb      	ldrb	r3, [r7, #7]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d006      	beq.n	8005bac <AnalogMux_SelectChannel+0x50>
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_SET);
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005ba4:	481a      	ldr	r0, [pc, #104]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005ba6:	f002 f83d 	bl	8007c24 <HAL_GPIO_WritePin>
 8005baa:	e005      	b.n	8005bb8 <AnalogMux_SelectChannel+0x5c>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_RESET);
 8005bac:	2200      	movs	r2, #0
 8005bae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005bb2:	4817      	ldr	r0, [pc, #92]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005bb4:	f002 f836 	bl	8007c24 <HAL_GPIO_WritePin>

    // Set S2
    if (channel & 0x04)
 8005bb8:	79fb      	ldrb	r3, [r7, #7]
 8005bba:	f003 0304 	and.w	r3, r3, #4
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d006      	beq.n	8005bd0 <AnalogMux_SelectChannel+0x74>
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_SET);
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005bc8:	4811      	ldr	r0, [pc, #68]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005bca:	f002 f82b 	bl	8007c24 <HAL_GPIO_WritePin>
 8005bce:	e005      	b.n	8005bdc <AnalogMux_SelectChannel+0x80>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_RESET);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005bd6:	480e      	ldr	r0, [pc, #56]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005bd8:	f002 f824 	bl	8007c24 <HAL_GPIO_WritePin>

    // Set S3 (most significant bit)
    if (channel & 0x08)
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	f003 0308 	and.w	r3, r3, #8
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d006      	beq.n	8005bf4 <AnalogMux_SelectChannel+0x98>
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_SET);
 8005be6:	2201      	movs	r2, #1
 8005be8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005bec:	4808      	ldr	r0, [pc, #32]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005bee:	f002 f819 	bl	8007c24 <HAL_GPIO_WritePin>
 8005bf2:	e005      	b.n	8005c00 <AnalogMux_SelectChannel+0xa4>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_RESET);
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005bfa:	4805      	ldr	r0, [pc, #20]	@ (8005c10 <AnalogMux_SelectChannel+0xb4>)
 8005bfc:	f002 f812 	bl	8007c24 <HAL_GPIO_WritePin>

    // Add short delay for the multiplexer to settle
    // Typically 0.5-1 microsecond is enough for the CD74HC4067
    delayMicroseconds(1);
 8005c00:	2001      	movs	r0, #1
 8005c02:	f7fc f8f3 	bl	8001dec <delayMicroseconds>
}
 8005c06:	bf00      	nop
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	40020400 	.word	0x40020400

08005c14 <AnalogMux_ReadADC>:
/**
 * @brief Read the ADC value from the currently selected channel
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadADC(void)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
    uint16_t adcValue = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	80fb      	strh	r3, [r7, #6]

    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 8005c1e:	480b      	ldr	r0, [pc, #44]	@ (8005c4c <AnalogMux_ReadADC+0x38>)
 8005c20:	f000 fe12 	bl	8006848 <HAL_ADC_Start>

    // Wait for conversion to complete (timeout after 100 cycles)
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8005c24:	2164      	movs	r1, #100	@ 0x64
 8005c26:	4809      	ldr	r0, [pc, #36]	@ (8005c4c <AnalogMux_ReadADC+0x38>)
 8005c28:	f000 ff13 	bl	8006a52 <HAL_ADC_PollForConversion>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d104      	bne.n	8005c3c <AnalogMux_ReadADC+0x28>
    {
        // Read the converted value
        adcValue = HAL_ADC_GetValue(&hadc1);
 8005c32:	4806      	ldr	r0, [pc, #24]	@ (8005c4c <AnalogMux_ReadADC+0x38>)
 8005c34:	f000 ff98 	bl	8006b68 <HAL_ADC_GetValue>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	80fb      	strh	r3, [r7, #6]
    }

    // Stop ADC conversion
    HAL_ADC_Stop(&hadc1);
 8005c3c:	4803      	ldr	r0, [pc, #12]	@ (8005c4c <AnalogMux_ReadADC+0x38>)
 8005c3e:	f000 fed5 	bl	80069ec <HAL_ADC_Stop>

    return adcValue;
 8005c42:	88fb      	ldrh	r3, [r7, #6]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3708      	adds	r7, #8
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	20000300 	.word	0x20000300

08005c50 <AnalogMux_ReadChannel>:
 * @brief Read ADC value from a specific channel (selects channel then reads)
 * @param channel Channel number (0-15)
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadChannel(uint8_t channel)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	4603      	mov	r3, r0
 8005c58:	71fb      	strb	r3, [r7, #7]
    // Select the desired channel
    AnalogMux_SelectChannel(channel);
 8005c5a:	79fb      	ldrb	r3, [r7, #7]
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7ff ff7d 	bl	8005b5c <AnalogMux_SelectChannel>

    // Allow settling time for the analog signal
    delayMicroseconds(5);
 8005c62:	2005      	movs	r0, #5
 8005c64:	f7fc f8c2 	bl	8001dec <delayMicroseconds>

    // Read and return the ADC value
    return AnalogMux_ReadADC();
 8005c68:	f7ff ffd4 	bl	8005c14 <AnalogMux_ReadADC>
 8005c6c:	4603      	mov	r3, r0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <PCA9685_SetBit>:
  * @param  Bit: Bit position to modify (0-7)
  * @param  Value: Value to set (0 or 1)
  * @retval None
  */
void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af04      	add	r7, sp, #16
 8005c7e:	4603      	mov	r3, r0
 8005c80:	71fb      	strb	r3, [r7, #7]
 8005c82:	460b      	mov	r3, r1
 8005c84:	71bb      	strb	r3, [r7, #6]
 8005c86:	4613      	mov	r3, r2
 8005c88:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  // Read all 8 bits and set only one bit to 0/1 and write all 8 bits back
  HAL_I2C_Mem_Read(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8005c8a:	79fb      	ldrb	r3, [r7, #7]
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	230a      	movs	r3, #10
 8005c90:	9302      	str	r3, [sp, #8]
 8005c92:	2301      	movs	r3, #1
 8005c94:	9301      	str	r3, [sp, #4]
 8005c96:	f107 030f 	add.w	r3, r7, #15
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	2180      	movs	r1, #128	@ 0x80
 8005ca0:	4819      	ldr	r0, [pc, #100]	@ (8005d08 <PCA9685_SetBit+0x90>)
 8005ca2:	f002 fd5f 	bl	8008764 <HAL_I2C_Mem_Read>
  if (Value == 0)
 8005ca6:	797b      	ldrb	r3, [r7, #5]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10d      	bne.n	8005cc8 <PCA9685_SetBit+0x50>
    readValue &= ~(1 << Bit);
 8005cac:	79bb      	ldrb	r3, [r7, #6]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb4:	b25b      	sxtb	r3, r3
 8005cb6:	43db      	mvns	r3, r3
 8005cb8:	b25a      	sxtb	r2, r3
 8005cba:	7bfb      	ldrb	r3, [r7, #15]
 8005cbc:	b25b      	sxtb	r3, r3
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	b25b      	sxtb	r3, r3
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	73fb      	strb	r3, [r7, #15]
 8005cc6:	e00a      	b.n	8005cde <PCA9685_SetBit+0x66>
  else
    readValue |= (1 << Bit);
 8005cc8:	79bb      	ldrb	r3, [r7, #6]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	b25a      	sxtb	r2, r3
 8005cd2:	7bfb      	ldrb	r3, [r7, #15]
 8005cd4:	b25b      	sxtb	r3, r3
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	b25b      	sxtb	r3, r3
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8005cde:	79fb      	ldrb	r3, [r7, #7]
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	230a      	movs	r3, #10
 8005ce4:	9302      	str	r3, [sp, #8]
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	9301      	str	r3, [sp, #4]
 8005cea:	f107 030f 	add.w	r3, r7, #15
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	2180      	movs	r1, #128	@ 0x80
 8005cf4:	4804      	ldr	r0, [pc, #16]	@ (8005d08 <PCA9685_SetBit+0x90>)
 8005cf6:	f002 fc3b 	bl	8008570 <HAL_I2C_Mem_Write>
  HAL_Delay(1);
 8005cfa:	2001      	movs	r0, #1
 8005cfc:	f000 fd3c 	bl	8006778 <HAL_Delay>
}
 8005d00:	bf00      	nop
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	2000039c 	.word	0x2000039c

08005d0c <PCA9685_SetPWMFrequency>:
  * @brief  Set PWM frequency (24Hz to 1526Hz)
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_SetPWMFrequency(uint16_t frequency)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af04      	add	r7, sp, #16
 8005d12:	4603      	mov	r3, r0
 8005d14:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;

  // Ensure frequency is within valid range
  if(frequency >= 1526)
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d902      	bls.n	8005d26 <PCA9685_SetPWMFrequency+0x1a>
    prescale = 0x03;  // Maximum frequency (1526Hz)
 8005d20:	2303      	movs	r3, #3
 8005d22:	73fb      	strb	r3, [r7, #15]
 8005d24:	e00c      	b.n	8005d40 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24)
 8005d26:	88fb      	ldrh	r3, [r7, #6]
 8005d28:	2b18      	cmp	r3, #24
 8005d2a:	d802      	bhi.n	8005d32 <PCA9685_SetPWMFrequency+0x26>
    prescale = 0xFF;  // Minimum frequency (24Hz)
 8005d2c:	23ff      	movs	r3, #255	@ 0xff
 8005d2e:	73fb      	strb	r3, [r7, #15]
 8005d30:	e006      	b.n	8005d40 <PCA9685_SetPWMFrequency+0x34>
  else
    // Calculate prescale value based on 25MHz internal oscillator
    prescale = (uint8_t)(25000000 / (4096 * frequency));
 8005d32:	88fb      	ldrh	r3, [r7, #6]
 8005d34:	031b      	lsls	r3, r3, #12
 8005d36:	4a12      	ldr	r2, [pc, #72]	@ (8005d80 <PCA9685_SetPWMFrequency+0x74>)
 8005d38:	fb92 f3f3 	sdiv	r3, r2, r3
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	73fb      	strb	r3, [r7, #15]

  // Enter sleep mode before changing the frequency
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8005d40:	2201      	movs	r2, #1
 8005d42:	2104      	movs	r1, #4
 8005d44:	2000      	movs	r0, #0
 8005d46:	f7ff ff97 	bl	8005c78 <PCA9685_SetBit>

  // Set the prescale value
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, PCA9685_PRE_SCALE, 1, &prescale, 1, 10);
 8005d4a:	230a      	movs	r3, #10
 8005d4c:	9302      	str	r3, [sp, #8]
 8005d4e:	2301      	movs	r3, #1
 8005d50:	9301      	str	r3, [sp, #4]
 8005d52:	f107 030f 	add.w	r3, r7, #15
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	2301      	movs	r3, #1
 8005d5a:	22fe      	movs	r2, #254	@ 0xfe
 8005d5c:	2180      	movs	r1, #128	@ 0x80
 8005d5e:	4809      	ldr	r0, [pc, #36]	@ (8005d84 <PCA9685_SetPWMFrequency+0x78>)
 8005d60:	f002 fc06 	bl	8008570 <HAL_I2C_Mem_Write>

  // Exit sleep mode
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 8005d64:	2200      	movs	r2, #0
 8005d66:	2104      	movs	r1, #4
 8005d68:	2000      	movs	r0, #0
 8005d6a:	f7ff ff85 	bl	8005c78 <PCA9685_SetBit>

  // Restart all PWM channels
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8005d6e:	2201      	movs	r2, #1
 8005d70:	2107      	movs	r1, #7
 8005d72:	2000      	movs	r0, #0
 8005d74:	f7ff ff80 	bl	8005c78 <PCA9685_SetBit>
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	017d7840 	.word	0x017d7840
 8005d84:	2000039c 	.word	0x2000039c

08005d88 <PCA9685_Init>:
  * @brief  Initialize PCA9685 with specified frequency
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_Init(uint16_t frequency)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	80fb      	strh	r3, [r7, #6]
  // Set desired PWM frequency (usually 50Hz for standard servos)
  PCA9685_SetPWMFrequency(frequency);
 8005d92:	88fb      	ldrh	r3, [r7, #6]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7ff ffb9 	bl	8005d0c <PCA9685_SetPWMFrequency>

  // Enable Auto-Increment for efficient register writing
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	2105      	movs	r1, #5
 8005d9e:	2000      	movs	r0, #0
 8005da0:	f7ff ff6a 	bl	8005c78 <PCA9685_SetBit>
}
 8005da4:	bf00      	nop
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <PCA9685_SetPWM>:
  * @param  OnTime: Value between 0-4095 for ON time
  * @param  OffTime: Value between 0-4095 for OFF time
  * @retval None
  */
void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af04      	add	r7, sp, #16
 8005db2:	4603      	mov	r3, r0
 8005db4:	71fb      	strb	r3, [r7, #7]
 8005db6:	460b      	mov	r3, r1
 8005db8:	80bb      	strh	r3, [r7, #4]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];

  // Calculate register address for the specified channel
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	3306      	adds	r3, #6
 8005dc6:	73fb      	strb	r3, [r7, #15]

  // Prepare data bytes for ON and OFF times
  pwm[0] = OnTime & 0xFF;         // ON Low byte
 8005dc8:	88bb      	ldrh	r3, [r7, #4]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	723b      	strb	r3, [r7, #8]
  pwm[1] = (OnTime >> 8) & 0xFF;  // ON High byte
 8005dce:	88bb      	ldrh	r3, [r7, #4]
 8005dd0:	0a1b      	lsrs	r3, r3, #8
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;        // OFF Low byte
 8005dd8:	887b      	ldrh	r3, [r7, #2]
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	72bb      	strb	r3, [r7, #10]
  pwm[3] = (OffTime >> 8) & 0xFF; // OFF High byte
 8005dde:	887b      	ldrh	r3, [r7, #2]
 8005de0:	0a1b      	lsrs	r3, r3, #8
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	72fb      	strb	r3, [r7, #11]

  // Write all 4 bytes in a single I2C transaction
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	230a      	movs	r3, #10
 8005dee:	9302      	str	r3, [sp, #8]
 8005df0:	2304      	movs	r3, #4
 8005df2:	9301      	str	r3, [sp, #4]
 8005df4:	f107 0308 	add.w	r3, r7, #8
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	2180      	movs	r1, #128	@ 0x80
 8005dfe:	4803      	ldr	r0, [pc, #12]	@ (8005e0c <PCA9685_SetPWM+0x60>)
 8005e00:	f002 fbb6 	bl	8008570 <HAL_I2C_Mem_Write>
}
 8005e04:	bf00      	nop
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	2000039c 	.word	0x2000039c

08005e10 <PCA9685_SetServoAngle>:
  * @param  Channel: Channel number (0-15)
  * @param  Angle: Desired angle (0-180 degrees)
  * @retval None
  */
void PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	ed87 0a00 	vstr	s0, [r7]
 8005e1c:	71fb      	strb	r3, [r7, #7]
  float pwmValue;

  // Limit angle to 0-180 range
  if (Angle < 0) Angle = 0;
 8005e1e:	edd7 7a00 	vldr	s15, [r7]
 8005e22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2a:	d502      	bpl.n	8005e32 <PCA9685_SetServoAngle+0x22>
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	603b      	str	r3, [r7, #0]
  if (Angle > 180) Angle = 180;
 8005e32:	edd7 7a00 	vldr	s15, [r7]
 8005e36:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8005ec0 <PCA9685_SetServoAngle+0xb0>
 8005e3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e42:	dd01      	ble.n	8005e48 <PCA9685_SetServoAngle+0x38>
 8005e44:	4b1f      	ldr	r3, [pc, #124]	@ (8005ec4 <PCA9685_SetServoAngle+0xb4>)
 8005e46:	603b      	str	r3, [r7, #0]

  // Convert angle to PWM value
  // At 50Hz: 0 = 102.4 value (0.5ms), 180 = 511.9 value (2.5ms)
  pwmValue = (Angle * (511.9 - 102.4) / 180.0) + 102.4;
 8005e48:	6838      	ldr	r0, [r7, #0]
 8005e4a:	f7fa fb9d 	bl	8000588 <__aeabi_f2d>
 8005e4e:	a318      	add	r3, pc, #96	@ (adr r3, 8005eb0 <PCA9685_SetServoAngle+0xa0>)
 8005e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e54:	f7fa fbf0 	bl	8000638 <__aeabi_dmul>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4610      	mov	r0, r2
 8005e5e:	4619      	mov	r1, r3
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	4b18      	ldr	r3, [pc, #96]	@ (8005ec8 <PCA9685_SetServoAngle+0xb8>)
 8005e66:	f7fa fd11 	bl	800088c <__aeabi_ddiv>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	4610      	mov	r0, r2
 8005e70:	4619      	mov	r1, r3
 8005e72:	a311      	add	r3, pc, #68	@ (adr r3, 8005eb8 <PCA9685_SetServoAngle+0xa8>)
 8005e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e78:	f7fa fa28 	bl	80002cc <__adddf3>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4610      	mov	r0, r2
 8005e82:	4619      	mov	r1, r3
 8005e84:	f7fa fed0 	bl	8000c28 <__aeabi_d2f>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	60fb      	str	r3, [r7, #12]

  // Set PWM with calculated value
  PCA9685_SetPWM(Channel, 0, (uint16_t)pwmValue);
 8005e8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e94:	ee17 3a90 	vmov	r3, s15
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7ff ff84 	bl	8005dac <PCA9685_SetPWM>
}
 8005ea4:	bf00      	nop
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	f3af 8000 	nop.w
 8005eb0:	00000000 	.word	0x00000000
 8005eb4:	40799800 	.word	0x40799800
 8005eb8:	9999999a 	.word	0x9999999a
 8005ebc:	40599999 	.word	0x40599999
 8005ec0:	43340000 	.word	0x43340000
 8005ec4:	43340000 	.word	0x43340000
 8005ec8:	40668000 	.word	0x40668000

08005ecc <Init_Display>:

#include "display.h"

char bufnum[7];

void Init_Display(){
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af02      	add	r7, sp, #8
	SSD1306_Init();
 8005ed2:	f000 f89b 	bl	800600c <SSD1306_Init>
	SSD1306_DrawBitmap(0, 0, logo, 128, 64, 1);
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	9301      	str	r3, [sp, #4]
 8005eda:	2340      	movs	r3, #64	@ 0x40
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	2380      	movs	r3, #128	@ 0x80
 8005ee0:	4a04      	ldr	r2, [pc, #16]	@ (8005ef4 <Init_Display+0x28>)
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	f000 faba 	bl	800645e <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 8005eea:	f000 f959 	bl	80061a0 <SSD1306_UpdateScreen>
}
 8005eee:	bf00      	nop
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	08010010 	.word	0x08010010

08005ef8 <display_big_number>:

void display_big_number(uint8_t number){
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	4603      	mov	r3, r0
 8005f00:	71fb      	strb	r3, [r7, #7]
	//SSD1306_Clear();
	sprintf (bufnum, "%d", number);
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	461a      	mov	r2, r3
 8005f06:	4909      	ldr	r1, [pc, #36]	@ (8005f2c <display_big_number+0x34>)
 8005f08:	4809      	ldr	r0, [pc, #36]	@ (8005f30 <display_big_number+0x38>)
 8005f0a:	f007 fc75 	bl	800d7f8 <siprintf>

    SSD1306_GotoXY (25,22); // goto 10, 10
 8005f0e:	2116      	movs	r1, #22
 8005f10:	2019      	movs	r0, #25
 8005f12:	f000 f9eb 	bl	80062ec <SSD1306_GotoXY>
    SSD1306_Puts (bufnum, &Font_16x26, 1); // print Hello
 8005f16:	2201      	movs	r2, #1
 8005f18:	4906      	ldr	r1, [pc, #24]	@ (8005f34 <display_big_number+0x3c>)
 8005f1a:	4805      	ldr	r0, [pc, #20]	@ (8005f30 <display_big_number+0x38>)
 8005f1c:	f000 fa7a 	bl	8006414 <SSD1306_Puts>

    SSD1306_UpdateScreen(); // update screen
 8005f20:	f000 f93e 	bl	80061a0 <SSD1306_UpdateScreen>
}
 8005f24:	bf00      	nop
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	0800fd7c 	.word	0x0800fd7c
 8005f30:	200009e0 	.word	0x200009e0
 8005f34:	20000090 	.word	0x20000090

08005f38 <display_text>:


void display_text(const char *text, uint8_t x, uint8_t y) {
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b090      	sub	sp, #64	@ 0x40
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	70fb      	strb	r3, [r7, #3]
 8005f44:	4613      	mov	r3, r2
 8005f46:	70bb      	strb	r3, [r7, #2]
    char buffer[50];  // Adjust size based on your needs
    strncpy(buffer, text, sizeof(buffer) - 1);
 8005f48:	f107 030c 	add.w	r3, r7, #12
 8005f4c:	2231      	movs	r2, #49	@ 0x31
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f007 fcbe 	bl	800d8d2 <strncpy>
    buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 8005f56:	2300      	movs	r3, #0
 8005f58:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    SSD1306_GotoXY(x, y); // Set cursor position
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	78ba      	ldrb	r2, [r7, #2]
 8005f62:	b292      	uxth	r2, r2
 8005f64:	4611      	mov	r1, r2
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 f9c0 	bl	80062ec <SSD1306_GotoXY>
    SSD1306_Puts(buffer, &Font_11x18, 1); // Display the text with the specified font
 8005f6c:	f107 030c 	add.w	r3, r7, #12
 8005f70:	2201      	movs	r2, #1
 8005f72:	4905      	ldr	r1, [pc, #20]	@ (8005f88 <display_text+0x50>)
 8005f74:	4618      	mov	r0, r3
 8005f76:	f000 fa4d 	bl	8006414 <SSD1306_Puts>
    SSD1306_UpdateScreen(); // Refresh the screen to show the text
 8005f7a:	f000 f911 	bl	80061a0 <SSD1306_UpdateScreen>
}
 8005f7e:	bf00      	nop
 8005f80:	3740      	adds	r7, #64	@ 0x40
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	20000088 	.word	0x20000088

08005f8c <display_clear>:

void display_clear(){
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8005f90:	f000 facd 	bl	800652e <SSD1306_Clear>
	SSD1306_UpdateScreen(); // update screen
 8005f94:	f000 f904 	bl	80061a0 <SSD1306_UpdateScreen>
}
 8005f98:	bf00      	nop
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <display_message>:

void display_message(const char *text, uint8_t x, uint8_t y){
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b090      	sub	sp, #64	@ 0x40
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	70fb      	strb	r3, [r7, #3]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	70bb      	strb	r3, [r7, #2]
	char buffer[50];  // Adjust size based on your needs
	strncpy(buffer, text, sizeof(buffer) - 1);
 8005fac:	f107 030c 	add.w	r3, r7, #12
 8005fb0:	2231      	movs	r2, #49	@ 0x31
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f007 fc8c 	bl	800d8d2 <strncpy>
	buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	SSD1306_GotoXY(x, y); // Set cursor position
 8005fc0:	78fb      	ldrb	r3, [r7, #3]
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	78ba      	ldrb	r2, [r7, #2]
 8005fc6:	b292      	uxth	r2, r2
 8005fc8:	4611      	mov	r1, r2
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 f98e 	bl	80062ec <SSD1306_GotoXY>
	SSD1306_Puts(buffer, &Font_7x10, 1); // Display the text with the specified font
 8005fd0:	f107 030c 	add.w	r3, r7, #12
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	4905      	ldr	r1, [pc, #20]	@ (8005fec <display_message+0x50>)
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f000 fa1b 	bl	8006414 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // Refresh the screen to show the text
 8005fde:	f000 f8df 	bl	80061a0 <SSD1306_UpdateScreen>
}
 8005fe2:	bf00      	nop
 8005fe4:	3740      	adds	r7, #64	@ 0x40
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000080 	.word	0x20000080

08005ff0 <display_headding>:

void display_headding(const char *text){
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
	display_text(text, 2, 3);
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	2102      	movs	r1, #2
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ff9b 	bl	8005f38 <display_text>
}
 8006002:	bf00      	nop
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0

	i2c_mux_select(&mux, 0);
 8006012:	2100      	movs	r1, #0
 8006014:	485f      	ldr	r0, [pc, #380]	@ (8006194 <SSD1306_Init+0x188>)
 8006016:	f7ff fd4d 	bl	8005ab4 <i2c_mux_select>

	/* Init I2C */
	ssd1306_I2C_Init();
 800601a:	f000 fa91 	bl	8006540 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800601e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006022:	2201      	movs	r2, #1
 8006024:	2178      	movs	r1, #120	@ 0x78
 8006026:	485c      	ldr	r0, [pc, #368]	@ (8006198 <SSD1306_Init+0x18c>)
 8006028:	f002 fdce 	bl	8008bc8 <HAL_I2C_IsDeviceReady>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <SSD1306_Init+0x2a>
		/* Return false */
		return 0;
 8006032:	2300      	movs	r3, #0
 8006034:	e0a9      	b.n	800618a <SSD1306_Init+0x17e>
	}

	/* A little delay */
	uint32_t p = 2500;
 8006036:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800603a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800603c:	e002      	b.n	8006044 <SSD1306_Init+0x38>
		p--;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	3b01      	subs	r3, #1
 8006042:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1f9      	bne.n	800603e <SSD1306_Init+0x32>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800604a:	22ae      	movs	r2, #174	@ 0xae
 800604c:	2100      	movs	r1, #0
 800604e:	2078      	movs	r0, #120	@ 0x78
 8006050:	f000 fafc 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8006054:	2220      	movs	r2, #32
 8006056:	2100      	movs	r1, #0
 8006058:	2078      	movs	r0, #120	@ 0x78
 800605a:	f000 faf7 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800605e:	2210      	movs	r2, #16
 8006060:	2100      	movs	r1, #0
 8006062:	2078      	movs	r0, #120	@ 0x78
 8006064:	f000 faf2 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006068:	22b0      	movs	r2, #176	@ 0xb0
 800606a:	2100      	movs	r1, #0
 800606c:	2078      	movs	r0, #120	@ 0x78
 800606e:	f000 faed 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006072:	22c8      	movs	r2, #200	@ 0xc8
 8006074:	2100      	movs	r1, #0
 8006076:	2078      	movs	r0, #120	@ 0x78
 8006078:	f000 fae8 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800607c:	2200      	movs	r2, #0
 800607e:	2100      	movs	r1, #0
 8006080:	2078      	movs	r0, #120	@ 0x78
 8006082:	f000 fae3 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8006086:	2210      	movs	r2, #16
 8006088:	2100      	movs	r1, #0
 800608a:	2078      	movs	r0, #120	@ 0x78
 800608c:	f000 fade 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8006090:	2240      	movs	r2, #64	@ 0x40
 8006092:	2100      	movs	r1, #0
 8006094:	2078      	movs	r0, #120	@ 0x78
 8006096:	f000 fad9 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800609a:	2281      	movs	r2, #129	@ 0x81
 800609c:	2100      	movs	r1, #0
 800609e:	2078      	movs	r0, #120	@ 0x78
 80060a0:	f000 fad4 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80060a4:	22ff      	movs	r2, #255	@ 0xff
 80060a6:	2100      	movs	r1, #0
 80060a8:	2078      	movs	r0, #120	@ 0x78
 80060aa:	f000 facf 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80060ae:	22a1      	movs	r2, #161	@ 0xa1
 80060b0:	2100      	movs	r1, #0
 80060b2:	2078      	movs	r0, #120	@ 0x78
 80060b4:	f000 faca 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80060b8:	22a6      	movs	r2, #166	@ 0xa6
 80060ba:	2100      	movs	r1, #0
 80060bc:	2078      	movs	r0, #120	@ 0x78
 80060be:	f000 fac5 	bl	800664c <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80060c2:	22a8      	movs	r2, #168	@ 0xa8
 80060c4:	2100      	movs	r1, #0
 80060c6:	2078      	movs	r0, #120	@ 0x78
 80060c8:	f000 fac0 	bl	800664c <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 80060cc:	223f      	movs	r2, #63	@ 0x3f
 80060ce:	2100      	movs	r1, #0
 80060d0:	2078      	movs	r0, #120	@ 0x78
 80060d2:	f000 fabb 	bl	800664c <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80060d6:	22a4      	movs	r2, #164	@ 0xa4
 80060d8:	2100      	movs	r1, #0
 80060da:	2078      	movs	r0, #120	@ 0x78
 80060dc:	f000 fab6 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80060e0:	22d3      	movs	r2, #211	@ 0xd3
 80060e2:	2100      	movs	r1, #0
 80060e4:	2078      	movs	r0, #120	@ 0x78
 80060e6:	f000 fab1 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80060ea:	2200      	movs	r2, #0
 80060ec:	2100      	movs	r1, #0
 80060ee:	2078      	movs	r0, #120	@ 0x78
 80060f0:	f000 faac 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80060f4:	22d5      	movs	r2, #213	@ 0xd5
 80060f6:	2100      	movs	r1, #0
 80060f8:	2078      	movs	r0, #120	@ 0x78
 80060fa:	f000 faa7 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80060fe:	22f0      	movs	r2, #240	@ 0xf0
 8006100:	2100      	movs	r1, #0
 8006102:	2078      	movs	r0, #120	@ 0x78
 8006104:	f000 faa2 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8006108:	22d9      	movs	r2, #217	@ 0xd9
 800610a:	2100      	movs	r1, #0
 800610c:	2078      	movs	r0, #120	@ 0x78
 800610e:	f000 fa9d 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8006112:	2222      	movs	r2, #34	@ 0x22
 8006114:	2100      	movs	r1, #0
 8006116:	2078      	movs	r0, #120	@ 0x78
 8006118:	f000 fa98 	bl	800664c <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800611c:	22da      	movs	r2, #218	@ 0xda
 800611e:	2100      	movs	r1, #0
 8006120:	2078      	movs	r0, #120	@ 0x78
 8006122:	f000 fa93 	bl	800664c <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8006126:	2212      	movs	r2, #18
 8006128:	2100      	movs	r1, #0
 800612a:	2078      	movs	r0, #120	@ 0x78
 800612c:	f000 fa8e 	bl	800664c <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8006130:	22db      	movs	r2, #219	@ 0xdb
 8006132:	2100      	movs	r1, #0
 8006134:	2078      	movs	r0, #120	@ 0x78
 8006136:	f000 fa89 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800613a:	2220      	movs	r2, #32
 800613c:	2100      	movs	r1, #0
 800613e:	2078      	movs	r0, #120	@ 0x78
 8006140:	f000 fa84 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006144:	228d      	movs	r2, #141	@ 0x8d
 8006146:	2100      	movs	r1, #0
 8006148:	2078      	movs	r0, #120	@ 0x78
 800614a:	f000 fa7f 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800614e:	2214      	movs	r2, #20
 8006150:	2100      	movs	r1, #0
 8006152:	2078      	movs	r0, #120	@ 0x78
 8006154:	f000 fa7a 	bl	800664c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006158:	22af      	movs	r2, #175	@ 0xaf
 800615a:	2100      	movs	r1, #0
 800615c:	2078      	movs	r0, #120	@ 0x78
 800615e:	f000 fa75 	bl	800664c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8006162:	222e      	movs	r2, #46	@ 0x2e
 8006164:	2100      	movs	r1, #0
 8006166:	2078      	movs	r0, #120	@ 0x78
 8006168:	f000 fa70 	bl	800664c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800616c:	2000      	movs	r0, #0
 800616e:	f000 f845 	bl	80061fc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8006172:	f000 f815 	bl	80061a0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8006176:	4b09      	ldr	r3, [pc, #36]	@ (800619c <SSD1306_Init+0x190>)
 8006178:	2200      	movs	r2, #0
 800617a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800617c:	4b07      	ldr	r3, [pc, #28]	@ (800619c <SSD1306_Init+0x190>)
 800617e:	2200      	movs	r2, #0
 8006180:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006182:	4b06      	ldr	r3, [pc, #24]	@ (800619c <SSD1306_Init+0x190>)
 8006184:	2201      	movs	r2, #1
 8006186:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8006188:	2301      	movs	r3, #1
}
 800618a:	4618      	mov	r0, r3
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000054 	.word	0x20000054
 8006198:	20000348 	.word	0x20000348
 800619c:	20000de8 	.word	0x20000de8

080061a0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80061a6:	2300      	movs	r3, #0
 80061a8:	71fb      	strb	r3, [r7, #7]
 80061aa:	e01d      	b.n	80061e8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	3b50      	subs	r3, #80	@ 0x50
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	461a      	mov	r2, r3
 80061b4:	2100      	movs	r1, #0
 80061b6:	2078      	movs	r0, #120	@ 0x78
 80061b8:	f000 fa48 	bl	800664c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80061bc:	2200      	movs	r2, #0
 80061be:	2100      	movs	r1, #0
 80061c0:	2078      	movs	r0, #120	@ 0x78
 80061c2:	f000 fa43 	bl	800664c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80061c6:	2210      	movs	r2, #16
 80061c8:	2100      	movs	r1, #0
 80061ca:	2078      	movs	r0, #120	@ 0x78
 80061cc:	f000 fa3e 	bl	800664c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80061d0:	79fb      	ldrb	r3, [r7, #7]
 80061d2:	01db      	lsls	r3, r3, #7
 80061d4:	4a08      	ldr	r2, [pc, #32]	@ (80061f8 <SSD1306_UpdateScreen+0x58>)
 80061d6:	441a      	add	r2, r3
 80061d8:	2380      	movs	r3, #128	@ 0x80
 80061da:	2140      	movs	r1, #64	@ 0x40
 80061dc:	2078      	movs	r0, #120	@ 0x78
 80061de:	f000 f9c9 	bl	8006574 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80061e2:	79fb      	ldrb	r3, [r7, #7]
 80061e4:	3301      	adds	r3, #1
 80061e6:	71fb      	strb	r3, [r7, #7]
 80061e8:	79fb      	ldrb	r3, [r7, #7]
 80061ea:	2b07      	cmp	r3, #7
 80061ec:	d9de      	bls.n	80061ac <SSD1306_UpdateScreen+0xc>
	}
}
 80061ee:	bf00      	nop
 80061f0:	bf00      	nop
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	200009e8 	.word	0x200009e8

080061fc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	4603      	mov	r3, r0
 8006204:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006206:	79fb      	ldrb	r3, [r7, #7]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d101      	bne.n	8006210 <SSD1306_Fill+0x14>
 800620c:	2300      	movs	r3, #0
 800620e:	e000      	b.n	8006212 <SSD1306_Fill+0x16>
 8006210:	23ff      	movs	r3, #255	@ 0xff
 8006212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006216:	4619      	mov	r1, r3
 8006218:	4803      	ldr	r0, [pc, #12]	@ (8006228 <SSD1306_Fill+0x2c>)
 800621a:	f007 fb52 	bl	800d8c2 <memset>
}
 800621e:	bf00      	nop
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	200009e8 	.word	0x200009e8

0800622c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	4603      	mov	r3, r0
 8006234:	80fb      	strh	r3, [r7, #6]
 8006236:	460b      	mov	r3, r1
 8006238:	80bb      	strh	r3, [r7, #4]
 800623a:	4613      	mov	r3, r2
 800623c:	70fb      	strb	r3, [r7, #3]
	if (
 800623e:	88fb      	ldrh	r3, [r7, #6]
 8006240:	2b7f      	cmp	r3, #127	@ 0x7f
 8006242:	d848      	bhi.n	80062d6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8006244:	88bb      	ldrh	r3, [r7, #4]
 8006246:	2b3f      	cmp	r3, #63	@ 0x3f
 8006248:	d845      	bhi.n	80062d6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800624a:	4b26      	ldr	r3, [pc, #152]	@ (80062e4 <SSD1306_DrawPixel+0xb8>)
 800624c:	791b      	ldrb	r3, [r3, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d006      	beq.n	8006260 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006252:	78fb      	ldrb	r3, [r7, #3]
 8006254:	2b00      	cmp	r3, #0
 8006256:	bf0c      	ite	eq
 8006258:	2301      	moveq	r3, #1
 800625a:	2300      	movne	r3, #0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d11a      	bne.n	800629c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006266:	88fa      	ldrh	r2, [r7, #6]
 8006268:	88bb      	ldrh	r3, [r7, #4]
 800626a:	08db      	lsrs	r3, r3, #3
 800626c:	b298      	uxth	r0, r3
 800626e:	4603      	mov	r3, r0
 8006270:	01db      	lsls	r3, r3, #7
 8006272:	4413      	add	r3, r2
 8006274:	4a1c      	ldr	r2, [pc, #112]	@ (80062e8 <SSD1306_DrawPixel+0xbc>)
 8006276:	5cd3      	ldrb	r3, [r2, r3]
 8006278:	b25a      	sxtb	r2, r3
 800627a:	88bb      	ldrh	r3, [r7, #4]
 800627c:	f003 0307 	and.w	r3, r3, #7
 8006280:	2101      	movs	r1, #1
 8006282:	fa01 f303 	lsl.w	r3, r1, r3
 8006286:	b25b      	sxtb	r3, r3
 8006288:	4313      	orrs	r3, r2
 800628a:	b259      	sxtb	r1, r3
 800628c:	88fa      	ldrh	r2, [r7, #6]
 800628e:	4603      	mov	r3, r0
 8006290:	01db      	lsls	r3, r3, #7
 8006292:	4413      	add	r3, r2
 8006294:	b2c9      	uxtb	r1, r1
 8006296:	4a14      	ldr	r2, [pc, #80]	@ (80062e8 <SSD1306_DrawPixel+0xbc>)
 8006298:	54d1      	strb	r1, [r2, r3]
 800629a:	e01d      	b.n	80062d8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800629c:	88fa      	ldrh	r2, [r7, #6]
 800629e:	88bb      	ldrh	r3, [r7, #4]
 80062a0:	08db      	lsrs	r3, r3, #3
 80062a2:	b298      	uxth	r0, r3
 80062a4:	4603      	mov	r3, r0
 80062a6:	01db      	lsls	r3, r3, #7
 80062a8:	4413      	add	r3, r2
 80062aa:	4a0f      	ldr	r2, [pc, #60]	@ (80062e8 <SSD1306_DrawPixel+0xbc>)
 80062ac:	5cd3      	ldrb	r3, [r2, r3]
 80062ae:	b25a      	sxtb	r2, r3
 80062b0:	88bb      	ldrh	r3, [r7, #4]
 80062b2:	f003 0307 	and.w	r3, r3, #7
 80062b6:	2101      	movs	r1, #1
 80062b8:	fa01 f303 	lsl.w	r3, r1, r3
 80062bc:	b25b      	sxtb	r3, r3
 80062be:	43db      	mvns	r3, r3
 80062c0:	b25b      	sxtb	r3, r3
 80062c2:	4013      	ands	r3, r2
 80062c4:	b259      	sxtb	r1, r3
 80062c6:	88fa      	ldrh	r2, [r7, #6]
 80062c8:	4603      	mov	r3, r0
 80062ca:	01db      	lsls	r3, r3, #7
 80062cc:	4413      	add	r3, r2
 80062ce:	b2c9      	uxtb	r1, r1
 80062d0:	4a05      	ldr	r2, [pc, #20]	@ (80062e8 <SSD1306_DrawPixel+0xbc>)
 80062d2:	54d1      	strb	r1, [r2, r3]
 80062d4:	e000      	b.n	80062d8 <SSD1306_DrawPixel+0xac>
		return;
 80062d6:	bf00      	nop
	}
}
 80062d8:	370c      	adds	r7, #12
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20000de8 	.word	0x20000de8
 80062e8:	200009e8 	.word	0x200009e8

080062ec <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	4603      	mov	r3, r0
 80062f4:	460a      	mov	r2, r1
 80062f6:	80fb      	strh	r3, [r7, #6]
 80062f8:	4613      	mov	r3, r2
 80062fa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80062fc:	4a05      	ldr	r2, [pc, #20]	@ (8006314 <SSD1306_GotoXY+0x28>)
 80062fe:	88fb      	ldrh	r3, [r7, #6]
 8006300:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006302:	4a04      	ldr	r2, [pc, #16]	@ (8006314 <SSD1306_GotoXY+0x28>)
 8006304:	88bb      	ldrh	r3, [r7, #4]
 8006306:	8053      	strh	r3, [r2, #2]
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr
 8006314:	20000de8 	.word	0x20000de8

08006318 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	4603      	mov	r3, r0
 8006320:	6039      	str	r1, [r7, #0]
 8006322:	71fb      	strb	r3, [r7, #7]
 8006324:	4613      	mov	r3, r2
 8006326:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006328:	4b39      	ldr	r3, [pc, #228]	@ (8006410 <SSD1306_Putc+0xf8>)
 800632a:	881b      	ldrh	r3, [r3, #0]
 800632c:	461a      	mov	r2, r3
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	4413      	add	r3, r2
	if (
 8006334:	2b7f      	cmp	r3, #127	@ 0x7f
 8006336:	dc07      	bgt.n	8006348 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006338:	4b35      	ldr	r3, [pc, #212]	@ (8006410 <SSD1306_Putc+0xf8>)
 800633a:	885b      	ldrh	r3, [r3, #2]
 800633c:	461a      	mov	r2, r3
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006344:	2b3f      	cmp	r3, #63	@ 0x3f
 8006346:	dd01      	ble.n	800634c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006348:	2300      	movs	r3, #0
 800634a:	e05d      	b.n	8006408 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800634c:	2300      	movs	r3, #0
 800634e:	617b      	str	r3, [r7, #20]
 8006350:	e04b      	b.n	80063ea <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	79fb      	ldrb	r3, [r7, #7]
 8006358:	3b20      	subs	r3, #32
 800635a:	6839      	ldr	r1, [r7, #0]
 800635c:	7849      	ldrb	r1, [r1, #1]
 800635e:	fb01 f303 	mul.w	r3, r1, r3
 8006362:	4619      	mov	r1, r3
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	440b      	add	r3, r1
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	4413      	add	r3, r2
 800636c:	881b      	ldrh	r3, [r3, #0]
 800636e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006370:	2300      	movs	r3, #0
 8006372:	613b      	str	r3, [r7, #16]
 8006374:	e030      	b.n	80063d8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d010      	beq.n	80063a8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006386:	4b22      	ldr	r3, [pc, #136]	@ (8006410 <SSD1306_Putc+0xf8>)
 8006388:	881a      	ldrh	r2, [r3, #0]
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	b29b      	uxth	r3, r3
 800638e:	4413      	add	r3, r2
 8006390:	b298      	uxth	r0, r3
 8006392:	4b1f      	ldr	r3, [pc, #124]	@ (8006410 <SSD1306_Putc+0xf8>)
 8006394:	885a      	ldrh	r2, [r3, #2]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	b29b      	uxth	r3, r3
 800639a:	4413      	add	r3, r2
 800639c:	b29b      	uxth	r3, r3
 800639e:	79ba      	ldrb	r2, [r7, #6]
 80063a0:	4619      	mov	r1, r3
 80063a2:	f7ff ff43 	bl	800622c <SSD1306_DrawPixel>
 80063a6:	e014      	b.n	80063d2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80063a8:	4b19      	ldr	r3, [pc, #100]	@ (8006410 <SSD1306_Putc+0xf8>)
 80063aa:	881a      	ldrh	r2, [r3, #0]
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	4413      	add	r3, r2
 80063b2:	b298      	uxth	r0, r3
 80063b4:	4b16      	ldr	r3, [pc, #88]	@ (8006410 <SSD1306_Putc+0xf8>)
 80063b6:	885a      	ldrh	r2, [r3, #2]
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	4413      	add	r3, r2
 80063be:	b299      	uxth	r1, r3
 80063c0:	79bb      	ldrb	r3, [r7, #6]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	bf0c      	ite	eq
 80063c6:	2301      	moveq	r3, #1
 80063c8:	2300      	movne	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	f7ff ff2d 	bl	800622c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	3301      	adds	r3, #1
 80063d6:	613b      	str	r3, [r7, #16]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d3c8      	bcc.n	8006376 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	3301      	adds	r3, #1
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	785b      	ldrb	r3, [r3, #1]
 80063ee:	461a      	mov	r2, r3
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d3ad      	bcc.n	8006352 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80063f6:	4b06      	ldr	r3, [pc, #24]	@ (8006410 <SSD1306_Putc+0xf8>)
 80063f8:	881b      	ldrh	r3, [r3, #0]
 80063fa:	683a      	ldr	r2, [r7, #0]
 80063fc:	7812      	ldrb	r2, [r2, #0]
 80063fe:	4413      	add	r3, r2
 8006400:	b29a      	uxth	r2, r3
 8006402:	4b03      	ldr	r3, [pc, #12]	@ (8006410 <SSD1306_Putc+0xf8>)
 8006404:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8006406:	79fb      	ldrb	r3, [r7, #7]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3718      	adds	r7, #24
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	20000de8 	.word	0x20000de8

08006414 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	4613      	mov	r3, r2
 8006420:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006422:	e012      	b.n	800644a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	79fa      	ldrb	r2, [r7, #7]
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff ff73 	bl	8006318 <SSD1306_Putc>
 8006432:	4603      	mov	r3, r0
 8006434:	461a      	mov	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	429a      	cmp	r2, r3
 800643c:	d002      	beq.n	8006444 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	e008      	b.n	8006456 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	3301      	adds	r3, #1
 8006448:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e8      	bne.n	8006424 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	781b      	ldrb	r3, [r3, #0]
}
 8006456:	4618      	mov	r0, r3
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 800645e:	b580      	push	{r7, lr}
 8006460:	b086      	sub	sp, #24
 8006462:	af00      	add	r7, sp, #0
 8006464:	60ba      	str	r2, [r7, #8]
 8006466:	461a      	mov	r2, r3
 8006468:	4603      	mov	r3, r0
 800646a:	81fb      	strh	r3, [r7, #14]
 800646c:	460b      	mov	r3, r1
 800646e:	81bb      	strh	r3, [r7, #12]
 8006470:	4613      	mov	r3, r2
 8006472:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8006474:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006478:	3307      	adds	r3, #7
 800647a:	2b00      	cmp	r3, #0
 800647c:	da00      	bge.n	8006480 <SSD1306_DrawBitmap+0x22>
 800647e:	3307      	adds	r3, #7
 8006480:	10db      	asrs	r3, r3, #3
 8006482:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8006484:	2300      	movs	r3, #0
 8006486:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8006488:	2300      	movs	r3, #0
 800648a:	82bb      	strh	r3, [r7, #20]
 800648c:	e044      	b.n	8006518 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 800648e:	2300      	movs	r3, #0
 8006490:	827b      	strh	r3, [r7, #18]
 8006492:	e02f      	b.n	80064f4 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8006494:	8a7b      	ldrh	r3, [r7, #18]
 8006496:	f003 0307 	and.w	r3, r3, #7
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 800649e:	7dfb      	ldrb	r3, [r7, #23]
 80064a0:	005b      	lsls	r3, r3, #1
 80064a2:	75fb      	strb	r3, [r7, #23]
 80064a4:	e012      	b.n	80064cc <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80064a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80064aa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80064ae:	fb03 f202 	mul.w	r2, r3, r2
 80064b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	da00      	bge.n	80064bc <SSD1306_DrawBitmap+0x5e>
 80064ba:	3307      	adds	r3, #7
 80064bc:	10db      	asrs	r3, r3, #3
 80064be:	b21b      	sxth	r3, r3
 80064c0:	4413      	add	r3, r2
 80064c2:	461a      	mov	r2, r3
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4413      	add	r3, r2
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 80064cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	da09      	bge.n	80064e8 <SSD1306_DrawBitmap+0x8a>
 80064d4:	89fa      	ldrh	r2, [r7, #14]
 80064d6:	8a7b      	ldrh	r3, [r7, #18]
 80064d8:	4413      	add	r3, r2
 80064da:	b29b      	uxth	r3, r3
 80064dc:	89b9      	ldrh	r1, [r7, #12]
 80064de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80064e0:	b2d2      	uxtb	r2, r2
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7ff fea2 	bl	800622c <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 80064e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3301      	adds	r3, #1
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	827b      	strh	r3, [r7, #18]
 80064f4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80064f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	dbc9      	blt.n	8006494 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8006500:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006504:	b29b      	uxth	r3, r3
 8006506:	3301      	adds	r3, #1
 8006508:	b29b      	uxth	r3, r3
 800650a:	82bb      	strh	r3, [r7, #20]
 800650c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006510:	b29b      	uxth	r3, r3
 8006512:	3301      	adds	r3, #1
 8006514:	b29b      	uxth	r3, r3
 8006516:	81bb      	strh	r3, [r7, #12]
 8006518:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800651c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006520:	429a      	cmp	r2, r3
 8006522:	dbb4      	blt.n	800648e <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	3718      	adds	r7, #24
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <SSD1306_Clear>:

void SSD1306_Clear (void)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8006532:	2000      	movs	r0, #0
 8006534:	f7ff fe62 	bl	80061fc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8006538:	f7ff fe32 	bl	80061a0 <SSD1306_UpdateScreen>
}
 800653c:	bf00      	nop
 800653e:	bd80      	pop	{r7, pc}

08006540 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
	i2c_mux_select(&mux, 0);
 8006546:	2100      	movs	r1, #0
 8006548:	4808      	ldr	r0, [pc, #32]	@ (800656c <ssd1306_I2C_Init+0x2c>)
 800654a:	f7ff fab3 	bl	8005ab4 <i2c_mux_select>
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800654e:	4b08      	ldr	r3, [pc, #32]	@ (8006570 <ssd1306_I2C_Init+0x30>)
 8006550:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006552:	e002      	b.n	800655a <ssd1306_I2C_Init+0x1a>
		p--;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3b01      	subs	r3, #1
 8006558:	607b      	str	r3, [r7, #4]
	while(p>0)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1f9      	bne.n	8006554 <ssd1306_I2C_Init+0x14>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20000054 	.word	0x20000054
 8006570:	0003d090 	.word	0x0003d090

08006574 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006574:	b590      	push	{r4, r7, lr}
 8006576:	b0c7      	sub	sp, #284	@ 0x11c
 8006578:	af02      	add	r7, sp, #8
 800657a:	4604      	mov	r4, r0
 800657c:	4608      	mov	r0, r1
 800657e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8006582:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8006586:	600a      	str	r2, [r1, #0]
 8006588:	4619      	mov	r1, r3
 800658a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800658e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8006592:	4622      	mov	r2, r4
 8006594:	701a      	strb	r2, [r3, #0]
 8006596:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800659a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800659e:	4602      	mov	r2, r0
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80065a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80065aa:	460a      	mov	r2, r1
 80065ac:	801a      	strh	r2, [r3, #0]
i2c_mux_select(&mux, 0);
 80065ae:	2100      	movs	r1, #0
 80065b0:	4824      	ldr	r0, [pc, #144]	@ (8006644 <ssd1306_I2C_WriteMulti+0xd0>)
 80065b2:	f7ff fa7f 	bl	8005ab4 <i2c_mux_select>
uint8_t dt[256];
dt[0] = reg;
 80065b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80065ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065be:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80065c2:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80065c6:	7812      	ldrb	r2, [r2, #0]
 80065c8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80065ca:	2300      	movs	r3, #0
 80065cc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80065d0:	e015      	b.n	80065fe <ssd1306_I2C_WriteMulti+0x8a>
dt[i+1] = data[i];
 80065d2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80065d6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80065da:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	441a      	add	r2, r3
 80065e2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80065e6:	3301      	adds	r3, #1
 80065e8:	7811      	ldrb	r1, [r2, #0]
 80065ea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80065ee:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80065f2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80065f4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80065f8:	3301      	adds	r3, #1
 80065fa:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80065fe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8006602:	b29b      	uxth	r3, r3
 8006604:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8006608:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800660c:	8812      	ldrh	r2, [r2, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d8df      	bhi.n	80065d2 <ssd1306_I2C_WriteMulti+0x5e>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8006612:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006616:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	b299      	uxth	r1, r3
 800661e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006622:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	3301      	adds	r3, #1
 800662a:	b29b      	uxth	r3, r3
 800662c:	f107 020c 	add.w	r2, r7, #12
 8006630:	200a      	movs	r0, #10
 8006632:	9000      	str	r0, [sp, #0]
 8006634:	4804      	ldr	r0, [pc, #16]	@ (8006648 <ssd1306_I2C_WriteMulti+0xd4>)
 8006636:	f001 fc6b 	bl	8007f10 <HAL_I2C_Master_Transmit>
}
 800663a:	bf00      	nop
 800663c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8006640:	46bd      	mov	sp, r7
 8006642:	bd90      	pop	{r4, r7, pc}
 8006644:	20000054 	.word	0x20000054
 8006648:	20000348 	.word	0x20000348

0800664c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af02      	add	r7, sp, #8
 8006652:	4603      	mov	r3, r0
 8006654:	71fb      	strb	r3, [r7, #7]
 8006656:	460b      	mov	r3, r1
 8006658:	71bb      	strb	r3, [r7, #6]
 800665a:	4613      	mov	r3, r2
 800665c:	717b      	strb	r3, [r7, #5]
	i2c_mux_select(&mux, 0);
 800665e:	2100      	movs	r1, #0
 8006660:	480a      	ldr	r0, [pc, #40]	@ (800668c <ssd1306_I2C_Write+0x40>)
 8006662:	f7ff fa27 	bl	8005ab4 <i2c_mux_select>
	uint8_t dt[2];
	dt[0] = reg;
 8006666:	79bb      	ldrb	r3, [r7, #6]
 8006668:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800666a:	797b      	ldrb	r3, [r7, #5]
 800666c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 800666e:	79fb      	ldrb	r3, [r7, #7]
 8006670:	b299      	uxth	r1, r3
 8006672:	f107 020c 	add.w	r2, r7, #12
 8006676:	230a      	movs	r3, #10
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	2302      	movs	r3, #2
 800667c:	4804      	ldr	r0, [pc, #16]	@ (8006690 <ssd1306_I2C_Write+0x44>)
 800667e:	f001 fc47 	bl	8007f10 <HAL_I2C_Master_Transmit>
}
 8006682:	bf00      	nop
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	20000054 	.word	0x20000054
 8006690:	20000348 	.word	0x20000348

08006694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006698:	4b0e      	ldr	r3, [pc, #56]	@ (80066d4 <HAL_Init+0x40>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a0d      	ldr	r2, [pc, #52]	@ (80066d4 <HAL_Init+0x40>)
 800669e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80066a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80066a4:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <HAL_Init+0x40>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a0a      	ldr	r2, [pc, #40]	@ (80066d4 <HAL_Init+0x40>)
 80066aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80066ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80066b0:	4b08      	ldr	r3, [pc, #32]	@ (80066d4 <HAL_Init+0x40>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a07      	ldr	r2, [pc, #28]	@ (80066d4 <HAL_Init+0x40>)
 80066b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066bc:	2003      	movs	r0, #3
 80066be:	f000 fd5f 	bl	8007180 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80066c2:	2000      	movs	r0, #0
 80066c4:	f000 f808 	bl	80066d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80066c8:	f7fe f8f4 	bl	80048b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	40023c00 	.word	0x40023c00

080066d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80066e0:	4b12      	ldr	r3, [pc, #72]	@ (800672c <HAL_InitTick+0x54>)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	4b12      	ldr	r3, [pc, #72]	@ (8006730 <HAL_InitTick+0x58>)
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	4619      	mov	r1, r3
 80066ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80066ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80066f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066f6:	4618      	mov	r0, r3
 80066f8:	f000 fd77 	bl	80071ea <HAL_SYSTICK_Config>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e00e      	b.n	8006724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b0f      	cmp	r3, #15
 800670a:	d80a      	bhi.n	8006722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800670c:	2200      	movs	r2, #0
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	f000 fd3f 	bl	8007196 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006718:	4a06      	ldr	r2, [pc, #24]	@ (8006734 <HAL_InitTick+0x5c>)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	e000      	b.n	8006724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
}
 8006724:	4618      	mov	r0, r3
 8006726:	3708      	adds	r7, #8
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	20000064 	.word	0x20000064
 8006730:	2000009c 	.word	0x2000009c
 8006734:	20000098 	.word	0x20000098

08006738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800673c:	4b06      	ldr	r3, [pc, #24]	@ (8006758 <HAL_IncTick+0x20>)
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	4b06      	ldr	r3, [pc, #24]	@ (800675c <HAL_IncTick+0x24>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4413      	add	r3, r2
 8006748:	4a04      	ldr	r2, [pc, #16]	@ (800675c <HAL_IncTick+0x24>)
 800674a:	6013      	str	r3, [r2, #0]
}
 800674c:	bf00      	nop
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	2000009c 	.word	0x2000009c
 800675c:	20000df0 	.word	0x20000df0

08006760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006760:	b480      	push	{r7}
 8006762:	af00      	add	r7, sp, #0
  return uwTick;
 8006764:	4b03      	ldr	r3, [pc, #12]	@ (8006774 <HAL_GetTick+0x14>)
 8006766:	681b      	ldr	r3, [r3, #0]
}
 8006768:	4618      	mov	r0, r3
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	20000df0 	.word	0x20000df0

08006778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006780:	f7ff ffee 	bl	8006760 <HAL_GetTick>
 8006784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006790:	d005      	beq.n	800679e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006792:	4b0a      	ldr	r3, [pc, #40]	@ (80067bc <HAL_Delay+0x44>)
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4413      	add	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800679e:	bf00      	nop
 80067a0:	f7ff ffde 	bl	8006760 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d8f7      	bhi.n	80067a0 <HAL_Delay+0x28>
  {
  }
}
 80067b0:	bf00      	nop
 80067b2:	bf00      	nop
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	2000009c 	.word	0x2000009c

080067c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067c8:	2300      	movs	r3, #0
 80067ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d101      	bne.n	80067d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e033      	b.n	800683e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d109      	bne.n	80067f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f7fe f890 	bl	8004904 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f6:	f003 0310 	and.w	r3, r3, #16
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d118      	bne.n	8006830 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006802:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006806:	f023 0302 	bic.w	r3, r3, #2
 800680a:	f043 0202 	orr.w	r2, r3, #2
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fae8 	bl	8006de8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	f023 0303 	bic.w	r3, r3, #3
 8006826:	f043 0201 	orr.w	r2, r3, #1
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	641a      	str	r2, [r3, #64]	@ 0x40
 800682e:	e001      	b.n	8006834 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800683c:	7bfb      	ldrb	r3, [r7, #15]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800685a:	2b01      	cmp	r3, #1
 800685c:	d101      	bne.n	8006862 <HAL_ADC_Start+0x1a>
 800685e:	2302      	movs	r3, #2
 8006860:	e0b2      	b.n	80069c8 <HAL_ADC_Start+0x180>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b01      	cmp	r3, #1
 8006876:	d018      	beq.n	80068aa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f042 0201 	orr.w	r2, r2, #1
 8006886:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006888:	4b52      	ldr	r3, [pc, #328]	@ (80069d4 <HAL_ADC_Start+0x18c>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a52      	ldr	r2, [pc, #328]	@ (80069d8 <HAL_ADC_Start+0x190>)
 800688e:	fba2 2303 	umull	r2, r3, r2, r3
 8006892:	0c9a      	lsrs	r2, r3, #18
 8006894:	4613      	mov	r3, r2
 8006896:	005b      	lsls	r3, r3, #1
 8006898:	4413      	add	r3, r2
 800689a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800689c:	e002      	b.n	80068a4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	3b01      	subs	r3, #1
 80068a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1f9      	bne.n	800689e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d17a      	bne.n	80069ae <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068bc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80068c0:	f023 0301 	bic.w	r3, r3, #1
 80068c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d007      	beq.n	80068ea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80068e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068f6:	d106      	bne.n	8006906 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fc:	f023 0206 	bic.w	r2, r3, #6
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	645a      	str	r2, [r3, #68]	@ 0x44
 8006904:	e002      	b.n	800690c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006914:	4b31      	ldr	r3, [pc, #196]	@ (80069dc <HAL_ADC_Start+0x194>)
 8006916:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006920:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f003 031f 	and.w	r3, r3, #31
 800692a:	2b00      	cmp	r3, #0
 800692c:	d12a      	bne.n	8006984 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a2b      	ldr	r2, [pc, #172]	@ (80069e0 <HAL_ADC_Start+0x198>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d015      	beq.n	8006964 <HAL_ADC_Start+0x11c>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a29      	ldr	r2, [pc, #164]	@ (80069e4 <HAL_ADC_Start+0x19c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d105      	bne.n	800694e <HAL_ADC_Start+0x106>
 8006942:	4b26      	ldr	r3, [pc, #152]	@ (80069dc <HAL_ADC_Start+0x194>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f003 031f 	and.w	r3, r3, #31
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a25      	ldr	r2, [pc, #148]	@ (80069e8 <HAL_ADC_Start+0x1a0>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d136      	bne.n	80069c6 <HAL_ADC_Start+0x17e>
 8006958:	4b20      	ldr	r3, [pc, #128]	@ (80069dc <HAL_ADC_Start+0x194>)
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f003 0310 	and.w	r3, r3, #16
 8006960:	2b00      	cmp	r3, #0
 8006962:	d130      	bne.n	80069c6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d129      	bne.n	80069c6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006980:	609a      	str	r2, [r3, #8]
 8006982:	e020      	b.n	80069c6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a15      	ldr	r2, [pc, #84]	@ (80069e0 <HAL_ADC_Start+0x198>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d11b      	bne.n	80069c6 <HAL_ADC_Start+0x17e>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d114      	bne.n	80069c6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80069aa:	609a      	str	r2, [r3, #8]
 80069ac:	e00b      	b.n	80069c6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b2:	f043 0210 	orr.w	r2, r3, #16
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069be:	f043 0201 	orr.w	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr
 80069d4:	20000064 	.word	0x20000064
 80069d8:	431bde83 	.word	0x431bde83
 80069dc:	40012300 	.word	0x40012300
 80069e0:	40012000 	.word	0x40012000
 80069e4:	40012100 	.word	0x40012100
 80069e8:	40012200 	.word	0x40012200

080069ec <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d101      	bne.n	8006a02 <HAL_ADC_Stop+0x16>
 80069fe:	2302      	movs	r3, #2
 8006a00:	e021      	b.n	8006a46 <HAL_ADC_Stop+0x5a>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689a      	ldr	r2, [r3, #8]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0201 	bic.w	r2, r2, #1
 8006a18:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d109      	bne.n	8006a3c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006a30:	f023 0301 	bic.w	r3, r3, #1
 8006a34:	f043 0201 	orr.w	r2, r3, #1
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b084      	sub	sp, #16
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a6e:	d113      	bne.n	8006a98 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a7e:	d10b      	bne.n	8006a98 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a84:	f043 0220 	orr.w	r2, r3, #32
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e063      	b.n	8006b60 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a98:	f7ff fe62 	bl	8006760 <HAL_GetTick>
 8006a9c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006a9e:	e021      	b.n	8006ae4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa6:	d01d      	beq.n	8006ae4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d007      	beq.n	8006abe <HAL_ADC_PollForConversion+0x6c>
 8006aae:	f7ff fe57 	bl	8006760 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	683a      	ldr	r2, [r7, #0]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d212      	bcs.n	8006ae4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d00b      	beq.n	8006ae4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad0:	f043 0204 	orr.w	r2, r3, #4
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e03d      	b.n	8006b60 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d1d6      	bne.n	8006aa0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f06f 0212 	mvn.w	r2, #18
 8006afa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d123      	bne.n	8006b5e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d11f      	bne.n	8006b5e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b24:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d006      	beq.n	8006b3a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d111      	bne.n	8006b5e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d105      	bne.n	8006b5e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b56:	f043 0201 	orr.w	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8006b5e:	2300      	movs	r3, #0
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3710      	adds	r7, #16
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
	...

08006b84 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d101      	bne.n	8006ba0 <HAL_ADC_ConfigChannel+0x1c>
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	e113      	b.n	8006dc8 <HAL_ADC_ConfigChannel+0x244>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b09      	cmp	r3, #9
 8006bae:	d925      	bls.n	8006bfc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68d9      	ldr	r1, [r3, #12]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	005b      	lsls	r3, r3, #1
 8006bc2:	4413      	add	r3, r2
 8006bc4:	3b1e      	subs	r3, #30
 8006bc6:	2207      	movs	r2, #7
 8006bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bcc:	43da      	mvns	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	400a      	ands	r2, r1
 8006bd4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68d9      	ldr	r1, [r3, #12]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	4618      	mov	r0, r3
 8006be8:	4603      	mov	r3, r0
 8006bea:	005b      	lsls	r3, r3, #1
 8006bec:	4403      	add	r3, r0
 8006bee:	3b1e      	subs	r3, #30
 8006bf0:	409a      	lsls	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	60da      	str	r2, [r3, #12]
 8006bfa:	e022      	b.n	8006c42 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6919      	ldr	r1, [r3, #16]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	005b      	lsls	r3, r3, #1
 8006c0e:	4413      	add	r3, r2
 8006c10:	2207      	movs	r2, #7
 8006c12:	fa02 f303 	lsl.w	r3, r2, r3
 8006c16:	43da      	mvns	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	400a      	ands	r2, r1
 8006c1e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6919      	ldr	r1, [r3, #16]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	4618      	mov	r0, r3
 8006c32:	4603      	mov	r3, r0
 8006c34:	005b      	lsls	r3, r3, #1
 8006c36:	4403      	add	r3, r0
 8006c38:	409a      	lsls	r2, r3
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	2b06      	cmp	r3, #6
 8006c48:	d824      	bhi.n	8006c94 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	4613      	mov	r3, r2
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4413      	add	r3, r2
 8006c5a:	3b05      	subs	r3, #5
 8006c5c:	221f      	movs	r2, #31
 8006c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c62:	43da      	mvns	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	400a      	ands	r2, r1
 8006c6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	4618      	mov	r0, r3
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	3b05      	subs	r3, #5
 8006c86:	fa00 f203 	lsl.w	r2, r0, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c92:	e04c      	b.n	8006d2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	2b0c      	cmp	r3, #12
 8006c9a:	d824      	bhi.n	8006ce6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	3b23      	subs	r3, #35	@ 0x23
 8006cae:	221f      	movs	r2, #31
 8006cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb4:	43da      	mvns	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	400a      	ands	r2, r1
 8006cbc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	4618      	mov	r0, r3
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	4413      	add	r3, r2
 8006cd6:	3b23      	subs	r3, #35	@ 0x23
 8006cd8:	fa00 f203 	lsl.w	r2, r0, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006ce4:	e023      	b.n	8006d2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3b41      	subs	r3, #65	@ 0x41
 8006cf8:	221f      	movs	r2, #31
 8006cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfe:	43da      	mvns	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	400a      	ands	r2, r1
 8006d06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	4618      	mov	r0, r3
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685a      	ldr	r2, [r3, #4]
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	4413      	add	r3, r2
 8006d20:	3b41      	subs	r3, #65	@ 0x41
 8006d22:	fa00 f203 	lsl.w	r2, r0, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	430a      	orrs	r2, r1
 8006d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006d2e:	4b29      	ldr	r3, [pc, #164]	@ (8006dd4 <HAL_ADC_ConfigChannel+0x250>)
 8006d30:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a28      	ldr	r2, [pc, #160]	@ (8006dd8 <HAL_ADC_ConfigChannel+0x254>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d10f      	bne.n	8006d5c <HAL_ADC_ConfigChannel+0x1d8>
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2b12      	cmp	r3, #18
 8006d42:	d10b      	bne.n	8006d5c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a1d      	ldr	r2, [pc, #116]	@ (8006dd8 <HAL_ADC_ConfigChannel+0x254>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d12b      	bne.n	8006dbe <HAL_ADC_ConfigChannel+0x23a>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006ddc <HAL_ADC_ConfigChannel+0x258>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d003      	beq.n	8006d78 <HAL_ADC_ConfigChannel+0x1f4>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b11      	cmp	r3, #17
 8006d76:	d122      	bne.n	8006dbe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a11      	ldr	r2, [pc, #68]	@ (8006ddc <HAL_ADC_ConfigChannel+0x258>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d111      	bne.n	8006dbe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006d9a:	4b11      	ldr	r3, [pc, #68]	@ (8006de0 <HAL_ADC_ConfigChannel+0x25c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a11      	ldr	r2, [pc, #68]	@ (8006de4 <HAL_ADC_ConfigChannel+0x260>)
 8006da0:	fba2 2303 	umull	r2, r3, r2, r3
 8006da4:	0c9a      	lsrs	r2, r3, #18
 8006da6:	4613      	mov	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	005b      	lsls	r3, r3, #1
 8006dae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006db0:	e002      	b.n	8006db8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	3b01      	subs	r3, #1
 8006db6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1f9      	bne.n	8006db2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3714      	adds	r7, #20
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr
 8006dd4:	40012300 	.word	0x40012300
 8006dd8:	40012000 	.word	0x40012000
 8006ddc:	10000012 	.word	0x10000012
 8006de0:	20000064 	.word	0x20000064
 8006de4:	431bde83 	.word	0x431bde83

08006de8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006df0:	4b79      	ldr	r3, [pc, #484]	@ (8006fd8 <ADC_Init+0x1f0>)
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	6859      	ldr	r1, [r3, #4]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	021a      	lsls	r2, r3, #8
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006e40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6859      	ldr	r1, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	430a      	orrs	r2, r1
 8006e52:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689a      	ldr	r2, [r3, #8]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6899      	ldr	r1, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	430a      	orrs	r2, r1
 8006e74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7a:	4a58      	ldr	r2, [pc, #352]	@ (8006fdc <ADC_Init+0x1f4>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d022      	beq.n	8006ec6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006e8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6899      	ldr	r1, [r3, #8]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	430a      	orrs	r2, r1
 8006ea0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006eb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6899      	ldr	r1, [r3, #8]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	609a      	str	r2, [r3, #8]
 8006ec4:	e00f      	b.n	8006ee6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689a      	ldr	r2, [r3, #8]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ed4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689a      	ldr	r2, [r3, #8]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006ee4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	689a      	ldr	r2, [r3, #8]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0202 	bic.w	r2, r2, #2
 8006ef4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	6899      	ldr	r1, [r3, #8]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	7e1b      	ldrb	r3, [r3, #24]
 8006f00:	005a      	lsls	r2, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d01b      	beq.n	8006f4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f22:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	685a      	ldr	r2, [r3, #4]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006f32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6859      	ldr	r1, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	035a      	lsls	r2, r3, #13
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	430a      	orrs	r2, r1
 8006f48:	605a      	str	r2, [r3, #4]
 8006f4a:	e007      	b.n	8006f5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f5a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006f6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	3b01      	subs	r3, #1
 8006f78:	051a      	lsls	r2, r3, #20
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	430a      	orrs	r2, r1
 8006f80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	6899      	ldr	r1, [r3, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006f9e:	025a      	lsls	r2, r3, #9
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689a      	ldr	r2, [r3, #8]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6899      	ldr	r1, [r3, #8]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	029a      	lsls	r2, r3, #10
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	609a      	str	r2, [r3, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr
 8006fd8:	40012300 	.word	0x40012300
 8006fdc:	0f000001 	.word	0x0f000001

08006fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f003 0307 	and.w	r3, r3, #7
 8006fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8007024 <__NVIC_SetPriorityGrouping+0x44>)
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800700c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007012:	4a04      	ldr	r2, [pc, #16]	@ (8007024 <__NVIC_SetPriorityGrouping+0x44>)
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	60d3      	str	r3, [r2, #12]
}
 8007018:	bf00      	nop
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	e000ed00 	.word	0xe000ed00

08007028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007028:	b480      	push	{r7}
 800702a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800702c:	4b04      	ldr	r3, [pc, #16]	@ (8007040 <__NVIC_GetPriorityGrouping+0x18>)
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	0a1b      	lsrs	r3, r3, #8
 8007032:	f003 0307 	and.w	r3, r3, #7
}
 8007036:	4618      	mov	r0, r3
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	e000ed00 	.word	0xe000ed00

08007044 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	4603      	mov	r3, r0
 800704c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800704e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007052:	2b00      	cmp	r3, #0
 8007054:	db0b      	blt.n	800706e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007056:	79fb      	ldrb	r3, [r7, #7]
 8007058:	f003 021f 	and.w	r2, r3, #31
 800705c:	4907      	ldr	r1, [pc, #28]	@ (800707c <__NVIC_EnableIRQ+0x38>)
 800705e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007062:	095b      	lsrs	r3, r3, #5
 8007064:	2001      	movs	r0, #1
 8007066:	fa00 f202 	lsl.w	r2, r0, r2
 800706a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800706e:	bf00      	nop
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	e000e100 	.word	0xe000e100

08007080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	4603      	mov	r3, r0
 8007088:	6039      	str	r1, [r7, #0]
 800708a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800708c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007090:	2b00      	cmp	r3, #0
 8007092:	db0a      	blt.n	80070aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	b2da      	uxtb	r2, r3
 8007098:	490c      	ldr	r1, [pc, #48]	@ (80070cc <__NVIC_SetPriority+0x4c>)
 800709a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800709e:	0112      	lsls	r2, r2, #4
 80070a0:	b2d2      	uxtb	r2, r2
 80070a2:	440b      	add	r3, r1
 80070a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80070a8:	e00a      	b.n	80070c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	b2da      	uxtb	r2, r3
 80070ae:	4908      	ldr	r1, [pc, #32]	@ (80070d0 <__NVIC_SetPriority+0x50>)
 80070b0:	79fb      	ldrb	r3, [r7, #7]
 80070b2:	f003 030f 	and.w	r3, r3, #15
 80070b6:	3b04      	subs	r3, #4
 80070b8:	0112      	lsls	r2, r2, #4
 80070ba:	b2d2      	uxtb	r2, r2
 80070bc:	440b      	add	r3, r1
 80070be:	761a      	strb	r2, [r3, #24]
}
 80070c0:	bf00      	nop
 80070c2:	370c      	adds	r7, #12
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	e000e100 	.word	0xe000e100
 80070d0:	e000ed00 	.word	0xe000ed00

080070d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b089      	sub	sp, #36	@ 0x24
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	f1c3 0307 	rsb	r3, r3, #7
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	bf28      	it	cs
 80070f2:	2304      	movcs	r3, #4
 80070f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	3304      	adds	r3, #4
 80070fa:	2b06      	cmp	r3, #6
 80070fc:	d902      	bls.n	8007104 <NVIC_EncodePriority+0x30>
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	3b03      	subs	r3, #3
 8007102:	e000      	b.n	8007106 <NVIC_EncodePriority+0x32>
 8007104:	2300      	movs	r3, #0
 8007106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007108:	f04f 32ff 	mov.w	r2, #4294967295
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	fa02 f303 	lsl.w	r3, r2, r3
 8007112:	43da      	mvns	r2, r3
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	401a      	ands	r2, r3
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800711c:	f04f 31ff 	mov.w	r1, #4294967295
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	fa01 f303 	lsl.w	r3, r1, r3
 8007126:	43d9      	mvns	r1, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800712c:	4313      	orrs	r3, r2
         );
}
 800712e:	4618      	mov	r0, r3
 8007130:	3724      	adds	r7, #36	@ 0x24
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	3b01      	subs	r3, #1
 8007148:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800714c:	d301      	bcc.n	8007152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800714e:	2301      	movs	r3, #1
 8007150:	e00f      	b.n	8007172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007152:	4a0a      	ldr	r2, [pc, #40]	@ (800717c <SysTick_Config+0x40>)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3b01      	subs	r3, #1
 8007158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800715a:	210f      	movs	r1, #15
 800715c:	f04f 30ff 	mov.w	r0, #4294967295
 8007160:	f7ff ff8e 	bl	8007080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007164:	4b05      	ldr	r3, [pc, #20]	@ (800717c <SysTick_Config+0x40>)
 8007166:	2200      	movs	r2, #0
 8007168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800716a:	4b04      	ldr	r3, [pc, #16]	@ (800717c <SysTick_Config+0x40>)
 800716c:	2207      	movs	r2, #7
 800716e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	e000e010 	.word	0xe000e010

08007180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7ff ff29 	bl	8006fe0 <__NVIC_SetPriorityGrouping>
}
 800718e:	bf00      	nop
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007196:	b580      	push	{r7, lr}
 8007198:	b086      	sub	sp, #24
 800719a:	af00      	add	r7, sp, #0
 800719c:	4603      	mov	r3, r0
 800719e:	60b9      	str	r1, [r7, #8]
 80071a0:	607a      	str	r2, [r7, #4]
 80071a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80071a4:	2300      	movs	r3, #0
 80071a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80071a8:	f7ff ff3e 	bl	8007028 <__NVIC_GetPriorityGrouping>
 80071ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	68b9      	ldr	r1, [r7, #8]
 80071b2:	6978      	ldr	r0, [r7, #20]
 80071b4:	f7ff ff8e 	bl	80070d4 <NVIC_EncodePriority>
 80071b8:	4602      	mov	r2, r0
 80071ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071be:	4611      	mov	r1, r2
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff ff5d 	bl	8007080 <__NVIC_SetPriority>
}
 80071c6:	bf00      	nop
 80071c8:	3718      	adds	r7, #24
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b082      	sub	sp, #8
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	4603      	mov	r3, r0
 80071d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80071d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071dc:	4618      	mov	r0, r3
 80071de:	f7ff ff31 	bl	8007044 <__NVIC_EnableIRQ>
}
 80071e2:	bf00      	nop
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b082      	sub	sp, #8
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7ff ffa2 	bl	800713c <SysTick_Config>
 80071f8:	4603      	mov	r3, r0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007210:	f7ff faa6 	bl	8006760 <HAL_GetTick>
 8007214:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d101      	bne.n	8007220 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e099      	b.n	8007354 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f022 0201 	bic.w	r2, r2, #1
 800723e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007240:	e00f      	b.n	8007262 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007242:	f7ff fa8d 	bl	8006760 <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	2b05      	cmp	r3, #5
 800724e:	d908      	bls.n	8007262 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2220      	movs	r2, #32
 8007254:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2203      	movs	r2, #3
 800725a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e078      	b.n	8007354 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0301 	and.w	r3, r3, #1
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e8      	bne.n	8007242 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007278:	697a      	ldr	r2, [r7, #20]
 800727a:	4b38      	ldr	r3, [pc, #224]	@ (800735c <HAL_DMA_Init+0x158>)
 800727c:	4013      	ands	r3, r2
 800727e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685a      	ldr	r2, [r3, #4]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800728e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800729a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	699b      	ldr	r3, [r3, #24]
 80072a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a1b      	ldr	r3, [r3, #32]
 80072ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80072ae:	697a      	ldr	r2, [r7, #20]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b8:	2b04      	cmp	r3, #4
 80072ba:	d107      	bne.n	80072cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c4:	4313      	orrs	r3, r2
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f023 0307 	bic.w	r3, r3, #7
 80072e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f2:	2b04      	cmp	r3, #4
 80072f4:	d117      	bne.n	8007326 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00e      	beq.n	8007326 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 fa7b 	bl	8007804 <DMA_CheckFifoParam>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d008      	beq.n	8007326 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2240      	movs	r2, #64	@ 0x40
 8007318:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8007322:	2301      	movs	r3, #1
 8007324:	e016      	b.n	8007354 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fa32 	bl	8007798 <DMA_CalcBaseAndBitshift>
 8007334:	4603      	mov	r3, r0
 8007336:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800733c:	223f      	movs	r2, #63	@ 0x3f
 800733e:	409a      	lsls	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3718      	adds	r7, #24
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}
 800735c:	f010803f 	.word	0xf010803f

08007360 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800736e:	f7ff f9f7 	bl	8006760 <HAL_GetTick>
 8007372:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b02      	cmp	r3, #2
 800737e:	d008      	beq.n	8007392 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2280      	movs	r2, #128	@ 0x80
 8007384:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e052      	b.n	8007438 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f022 0216 	bic.w	r2, r2, #22
 80073a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	695a      	ldr	r2, [r3, #20]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d103      	bne.n	80073c2 <HAL_DMA_Abort+0x62>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d007      	beq.n	80073d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0208 	bic.w	r2, r2, #8
 80073d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f022 0201 	bic.w	r2, r2, #1
 80073e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073e2:	e013      	b.n	800740c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073e4:	f7ff f9bc 	bl	8006760 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b05      	cmp	r3, #5
 80073f0:	d90c      	bls.n	800740c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2203      	movs	r2, #3
 80073fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e015      	b.n	8007438 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1e4      	bne.n	80073e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800741e:	223f      	movs	r2, #63	@ 0x3f
 8007420:	409a      	lsls	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800744e:	b2db      	uxtb	r3, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d004      	beq.n	800745e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2280      	movs	r2, #128	@ 0x80
 8007458:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e00c      	b.n	8007478 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2205      	movs	r2, #5
 8007462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0201 	bic.w	r2, r2, #1
 8007474:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b086      	sub	sp, #24
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800748c:	2300      	movs	r3, #0
 800748e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007490:	4b8e      	ldr	r3, [pc, #568]	@ (80076cc <HAL_DMA_IRQHandler+0x248>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a8e      	ldr	r2, [pc, #568]	@ (80076d0 <HAL_DMA_IRQHandler+0x24c>)
 8007496:	fba2 2303 	umull	r2, r3, r2, r3
 800749a:	0a9b      	lsrs	r3, r3, #10
 800749c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074ae:	2208      	movs	r2, #8
 80074b0:	409a      	lsls	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	4013      	ands	r3, r2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d01a      	beq.n	80074f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0304 	and.w	r3, r3, #4
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d013      	beq.n	80074f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f022 0204 	bic.w	r2, r2, #4
 80074d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074dc:	2208      	movs	r2, #8
 80074de:	409a      	lsls	r2, r3
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074e8:	f043 0201 	orr.w	r2, r3, #1
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074f4:	2201      	movs	r2, #1
 80074f6:	409a      	lsls	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	4013      	ands	r3, r2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d012      	beq.n	8007526 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00b      	beq.n	8007526 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007512:	2201      	movs	r2, #1
 8007514:	409a      	lsls	r2, r3
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800751e:	f043 0202 	orr.w	r2, r3, #2
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800752a:	2204      	movs	r2, #4
 800752c:	409a      	lsls	r2, r3
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	4013      	ands	r3, r2
 8007532:	2b00      	cmp	r3, #0
 8007534:	d012      	beq.n	800755c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0302 	and.w	r3, r3, #2
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00b      	beq.n	800755c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007548:	2204      	movs	r2, #4
 800754a:	409a      	lsls	r2, r3
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007554:	f043 0204 	orr.w	r2, r3, #4
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007560:	2210      	movs	r2, #16
 8007562:	409a      	lsls	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	4013      	ands	r3, r2
 8007568:	2b00      	cmp	r3, #0
 800756a:	d043      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0308 	and.w	r3, r3, #8
 8007576:	2b00      	cmp	r3, #0
 8007578:	d03c      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800757e:	2210      	movs	r2, #16
 8007580:	409a      	lsls	r2, r3
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d018      	beq.n	80075c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d108      	bne.n	80075b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d024      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	4798      	blx	r3
 80075b2:	e01f      	b.n	80075f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01b      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	4798      	blx	r3
 80075c4:	e016      	b.n	80075f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d107      	bne.n	80075e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f022 0208 	bic.w	r2, r2, #8
 80075e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075f8:	2220      	movs	r2, #32
 80075fa:	409a      	lsls	r2, r3
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	4013      	ands	r3, r2
 8007600:	2b00      	cmp	r3, #0
 8007602:	f000 808f 	beq.w	8007724 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0310 	and.w	r3, r3, #16
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 8087 	beq.w	8007724 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800761a:	2220      	movs	r2, #32
 800761c:	409a      	lsls	r2, r3
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b05      	cmp	r3, #5
 800762c:	d136      	bne.n	800769c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 0216 	bic.w	r2, r2, #22
 800763c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	695a      	ldr	r2, [r3, #20]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800764c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007652:	2b00      	cmp	r3, #0
 8007654:	d103      	bne.n	800765e <HAL_DMA_IRQHandler+0x1da>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800765a:	2b00      	cmp	r3, #0
 800765c:	d007      	beq.n	800766e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f022 0208 	bic.w	r2, r2, #8
 800766c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007672:	223f      	movs	r2, #63	@ 0x3f
 8007674:	409a      	lsls	r2, r3
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800768e:	2b00      	cmp	r3, #0
 8007690:	d07e      	beq.n	8007790 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	4798      	blx	r3
        }
        return;
 800769a:	e079      	b.n	8007790 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d01d      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d10d      	bne.n	80076d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d031      	beq.n	8007724 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	4798      	blx	r3
 80076c8:	e02c      	b.n	8007724 <HAL_DMA_IRQHandler+0x2a0>
 80076ca:	bf00      	nop
 80076cc:	20000064 	.word	0x20000064
 80076d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d023      	beq.n	8007724 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	4798      	blx	r3
 80076e4:	e01e      	b.n	8007724 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d10f      	bne.n	8007714 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0210 	bic.w	r2, r2, #16
 8007702:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007728:	2b00      	cmp	r3, #0
 800772a:	d032      	beq.n	8007792 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b00      	cmp	r3, #0
 8007736:	d022      	beq.n	800777e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2205      	movs	r2, #5
 800773c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f022 0201 	bic.w	r2, r2, #1
 800774e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	3301      	adds	r3, #1
 8007754:	60bb      	str	r3, [r7, #8]
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	429a      	cmp	r2, r3
 800775a:	d307      	bcc.n	800776c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1f2      	bne.n	8007750 <HAL_DMA_IRQHandler+0x2cc>
 800776a:	e000      	b.n	800776e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800776c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007782:	2b00      	cmp	r3, #0
 8007784:	d005      	beq.n	8007792 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	4798      	blx	r3
 800778e:	e000      	b.n	8007792 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007790:	bf00      	nop
    }
  }
}
 8007792:	3718      	adds	r7, #24
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	3b10      	subs	r3, #16
 80077a8:	4a14      	ldr	r2, [pc, #80]	@ (80077fc <DMA_CalcBaseAndBitshift+0x64>)
 80077aa:	fba2 2303 	umull	r2, r3, r2, r3
 80077ae:	091b      	lsrs	r3, r3, #4
 80077b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80077b2:	4a13      	ldr	r2, [pc, #76]	@ (8007800 <DMA_CalcBaseAndBitshift+0x68>)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	4413      	add	r3, r2
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	461a      	mov	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2b03      	cmp	r3, #3
 80077c4:	d909      	bls.n	80077da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80077ce:	f023 0303 	bic.w	r3, r3, #3
 80077d2:	1d1a      	adds	r2, r3, #4
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80077d8:	e007      	b.n	80077ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80077e2:	f023 0303 	bic.w	r3, r3, #3
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	aaaaaaab 	.word	0xaaaaaaab
 8007800:	08012c24 	.word	0x08012c24

08007804 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800780c:	2300      	movs	r3, #0
 800780e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007814:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d11f      	bne.n	800785e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	2b03      	cmp	r3, #3
 8007822:	d856      	bhi.n	80078d2 <DMA_CheckFifoParam+0xce>
 8007824:	a201      	add	r2, pc, #4	@ (adr r2, 800782c <DMA_CheckFifoParam+0x28>)
 8007826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782a:	bf00      	nop
 800782c:	0800783d 	.word	0x0800783d
 8007830:	0800784f 	.word	0x0800784f
 8007834:	0800783d 	.word	0x0800783d
 8007838:	080078d3 	.word	0x080078d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007840:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d046      	beq.n	80078d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800784c:	e043      	b.n	80078d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007852:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007856:	d140      	bne.n	80078da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800785c:	e03d      	b.n	80078da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007866:	d121      	bne.n	80078ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	2b03      	cmp	r3, #3
 800786c:	d837      	bhi.n	80078de <DMA_CheckFifoParam+0xda>
 800786e:	a201      	add	r2, pc, #4	@ (adr r2, 8007874 <DMA_CheckFifoParam+0x70>)
 8007870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007874:	08007885 	.word	0x08007885
 8007878:	0800788b 	.word	0x0800788b
 800787c:	08007885 	.word	0x08007885
 8007880:	0800789d 	.word	0x0800789d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	73fb      	strb	r3, [r7, #15]
      break;
 8007888:	e030      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800788e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d025      	beq.n	80078e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800789a:	e022      	b.n	80078e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80078a4:	d11f      	bne.n	80078e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80078aa:	e01c      	b.n	80078e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d903      	bls.n	80078ba <DMA_CheckFifoParam+0xb6>
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2b03      	cmp	r3, #3
 80078b6:	d003      	beq.n	80078c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80078b8:	e018      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	73fb      	strb	r3, [r7, #15]
      break;
 80078be:	e015      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00e      	beq.n	80078ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	73fb      	strb	r3, [r7, #15]
      break;
 80078d0:	e00b      	b.n	80078ea <DMA_CheckFifoParam+0xe6>
      break;
 80078d2:	bf00      	nop
 80078d4:	e00a      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;
 80078d6:	bf00      	nop
 80078d8:	e008      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;
 80078da:	bf00      	nop
 80078dc:	e006      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;
 80078de:	bf00      	nop
 80078e0:	e004      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;
 80078e2:	bf00      	nop
 80078e4:	e002      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;   
 80078e6:	bf00      	nop
 80078e8:	e000      	b.n	80078ec <DMA_CheckFifoParam+0xe8>
      break;
 80078ea:	bf00      	nop
    }
  } 
  
  return status; 
 80078ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop

080078fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b089      	sub	sp, #36	@ 0x24
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007906:	2300      	movs	r3, #0
 8007908:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800790a:	2300      	movs	r3, #0
 800790c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800790e:	2300      	movs	r3, #0
 8007910:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
 8007916:	e165      	b.n	8007be4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007918:	2201      	movs	r2, #1
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	fa02 f303 	lsl.w	r3, r2, r3
 8007920:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	4013      	ands	r3, r2
 800792a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	429a      	cmp	r2, r3
 8007932:	f040 8154 	bne.w	8007bde <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	2b01      	cmp	r3, #1
 8007940:	d005      	beq.n	800794e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800794a:	2b02      	cmp	r3, #2
 800794c:	d130      	bne.n	80079b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	005b      	lsls	r3, r3, #1
 8007958:	2203      	movs	r2, #3
 800795a:	fa02 f303 	lsl.w	r3, r2, r3
 800795e:	43db      	mvns	r3, r3
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	4013      	ands	r3, r2
 8007964:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	68da      	ldr	r2, [r3, #12]
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	005b      	lsls	r3, r3, #1
 800796e:	fa02 f303 	lsl.w	r3, r2, r3
 8007972:	69ba      	ldr	r2, [r7, #24]
 8007974:	4313      	orrs	r3, r2
 8007976:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007984:	2201      	movs	r2, #1
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	fa02 f303 	lsl.w	r3, r2, r3
 800798c:	43db      	mvns	r3, r3
 800798e:	69ba      	ldr	r2, [r7, #24]
 8007990:	4013      	ands	r3, r2
 8007992:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	091b      	lsrs	r3, r3, #4
 800799a:	f003 0201 	and.w	r2, r3, #1
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	fa02 f303 	lsl.w	r3, r2, r3
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69ba      	ldr	r2, [r7, #24]
 80079ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f003 0303 	and.w	r3, r3, #3
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d017      	beq.n	80079ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	2203      	movs	r2, #3
 80079c8:	fa02 f303 	lsl.w	r3, r2, r3
 80079cc:	43db      	mvns	r3, r3
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	4013      	ands	r3, r2
 80079d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	689a      	ldr	r2, [r3, #8]
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	fa02 f303 	lsl.w	r3, r2, r3
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	69ba      	ldr	r2, [r7, #24]
 80079ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f003 0303 	and.w	r3, r3, #3
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d123      	bne.n	8007a40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	08da      	lsrs	r2, r3, #3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	3208      	adds	r2, #8
 8007a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	f003 0307 	and.w	r3, r3, #7
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	220f      	movs	r2, #15
 8007a10:	fa02 f303 	lsl.w	r3, r2, r3
 8007a14:	43db      	mvns	r3, r3
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	691a      	ldr	r2, [r3, #16]
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	fa02 f303 	lsl.w	r3, r2, r3
 8007a2c:	69ba      	ldr	r2, [r7, #24]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	08da      	lsrs	r2, r3, #3
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	3208      	adds	r2, #8
 8007a3a:	69b9      	ldr	r1, [r7, #24]
 8007a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	005b      	lsls	r3, r3, #1
 8007a4a:	2203      	movs	r2, #3
 8007a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a50:	43db      	mvns	r3, r3
 8007a52:	69ba      	ldr	r2, [r7, #24]
 8007a54:	4013      	ands	r3, r2
 8007a56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f003 0203 	and.w	r2, r3, #3
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	005b      	lsls	r3, r3, #1
 8007a64:	fa02 f303 	lsl.w	r3, r2, r3
 8007a68:	69ba      	ldr	r2, [r7, #24]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	69ba      	ldr	r2, [r7, #24]
 8007a72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 80ae 	beq.w	8007bde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a82:	2300      	movs	r3, #0
 8007a84:	60fb      	str	r3, [r7, #12]
 8007a86:	4b5d      	ldr	r3, [pc, #372]	@ (8007bfc <HAL_GPIO_Init+0x300>)
 8007a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a8a:	4a5c      	ldr	r2, [pc, #368]	@ (8007bfc <HAL_GPIO_Init+0x300>)
 8007a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8007a92:	4b5a      	ldr	r3, [pc, #360]	@ (8007bfc <HAL_GPIO_Init+0x300>)
 8007a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a9a:	60fb      	str	r3, [r7, #12]
 8007a9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a9e:	4a58      	ldr	r2, [pc, #352]	@ (8007c00 <HAL_GPIO_Init+0x304>)
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	089b      	lsrs	r3, r3, #2
 8007aa4:	3302      	adds	r3, #2
 8007aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	f003 0303 	and.w	r3, r3, #3
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	220f      	movs	r2, #15
 8007ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aba:	43db      	mvns	r3, r3
 8007abc:	69ba      	ldr	r2, [r7, #24]
 8007abe:	4013      	ands	r3, r2
 8007ac0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a4f      	ldr	r2, [pc, #316]	@ (8007c04 <HAL_GPIO_Init+0x308>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d025      	beq.n	8007b16 <HAL_GPIO_Init+0x21a>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a4e      	ldr	r2, [pc, #312]	@ (8007c08 <HAL_GPIO_Init+0x30c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d01f      	beq.n	8007b12 <HAL_GPIO_Init+0x216>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a4d      	ldr	r2, [pc, #308]	@ (8007c0c <HAL_GPIO_Init+0x310>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d019      	beq.n	8007b0e <HAL_GPIO_Init+0x212>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a4c      	ldr	r2, [pc, #304]	@ (8007c10 <HAL_GPIO_Init+0x314>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d013      	beq.n	8007b0a <HAL_GPIO_Init+0x20e>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8007c14 <HAL_GPIO_Init+0x318>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d00d      	beq.n	8007b06 <HAL_GPIO_Init+0x20a>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a4a      	ldr	r2, [pc, #296]	@ (8007c18 <HAL_GPIO_Init+0x31c>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d007      	beq.n	8007b02 <HAL_GPIO_Init+0x206>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a49      	ldr	r2, [pc, #292]	@ (8007c1c <HAL_GPIO_Init+0x320>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d101      	bne.n	8007afe <HAL_GPIO_Init+0x202>
 8007afa:	2306      	movs	r3, #6
 8007afc:	e00c      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007afe:	2307      	movs	r3, #7
 8007b00:	e00a      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b02:	2305      	movs	r3, #5
 8007b04:	e008      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b06:	2304      	movs	r3, #4
 8007b08:	e006      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e004      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b0e:	2302      	movs	r3, #2
 8007b10:	e002      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b12:	2301      	movs	r3, #1
 8007b14:	e000      	b.n	8007b18 <HAL_GPIO_Init+0x21c>
 8007b16:	2300      	movs	r3, #0
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	f002 0203 	and.w	r2, r2, #3
 8007b1e:	0092      	lsls	r2, r2, #2
 8007b20:	4093      	lsls	r3, r2
 8007b22:	69ba      	ldr	r2, [r7, #24]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b28:	4935      	ldr	r1, [pc, #212]	@ (8007c00 <HAL_GPIO_Init+0x304>)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	089b      	lsrs	r3, r3, #2
 8007b2e:	3302      	adds	r3, #2
 8007b30:	69ba      	ldr	r2, [r7, #24]
 8007b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007b36:	4b3a      	ldr	r3, [pc, #232]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	43db      	mvns	r3, r3
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	4013      	ands	r3, r2
 8007b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d003      	beq.n	8007b5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007b5a:	4a31      	ldr	r2, [pc, #196]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007b60:	4b2f      	ldr	r3, [pc, #188]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	43db      	mvns	r3, r3
 8007b6a:	69ba      	ldr	r2, [r7, #24]
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d003      	beq.n	8007b84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007b84:	4a26      	ldr	r2, [pc, #152]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007b8a:	4b25      	ldr	r3, [pc, #148]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	43db      	mvns	r3, r3
 8007b94:	69ba      	ldr	r2, [r7, #24]
 8007b96:	4013      	ands	r3, r2
 8007b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d003      	beq.n	8007bae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8007ba6:	69ba      	ldr	r2, [r7, #24]
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007bae:	4a1c      	ldr	r2, [pc, #112]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	43db      	mvns	r3, r3
 8007bbe:	69ba      	ldr	r2, [r7, #24]
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d003      	beq.n	8007bd8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007bd0:	69ba      	ldr	r2, [r7, #24]
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007bd8:	4a11      	ldr	r2, [pc, #68]	@ (8007c20 <HAL_GPIO_Init+0x324>)
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	3301      	adds	r3, #1
 8007be2:	61fb      	str	r3, [r7, #28]
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	2b0f      	cmp	r3, #15
 8007be8:	f67f ae96 	bls.w	8007918 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007bec:	bf00      	nop
 8007bee:	bf00      	nop
 8007bf0:	3724      	adds	r7, #36	@ 0x24
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	40023800 	.word	0x40023800
 8007c00:	40013800 	.word	0x40013800
 8007c04:	40020000 	.word	0x40020000
 8007c08:	40020400 	.word	0x40020400
 8007c0c:	40020800 	.word	0x40020800
 8007c10:	40020c00 	.word	0x40020c00
 8007c14:	40021000 	.word	0x40021000
 8007c18:	40021400 	.word	0x40021400
 8007c1c:	40021800 	.word	0x40021800
 8007c20:	40013c00 	.word	0x40013c00

08007c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	807b      	strh	r3, [r7, #2]
 8007c30:	4613      	mov	r3, r2
 8007c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007c34:	787b      	ldrb	r3, [r7, #1]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c3a:	887a      	ldrh	r2, [r7, #2]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007c40:	e003      	b.n	8007c4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007c42:	887b      	ldrh	r3, [r7, #2]
 8007c44:	041a      	lsls	r2, r3, #16
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	619a      	str	r2, [r3, #24]
}
 8007c4a:	bf00      	nop
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
	...

08007c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	4603      	mov	r3, r0
 8007c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007c62:	4b08      	ldr	r3, [pc, #32]	@ (8007c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c64:	695a      	ldr	r2, [r3, #20]
 8007c66:	88fb      	ldrh	r3, [r7, #6]
 8007c68:	4013      	ands	r3, r2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d006      	beq.n	8007c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c6e:	4a05      	ldr	r2, [pc, #20]	@ (8007c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007c70:	88fb      	ldrh	r3, [r7, #6]
 8007c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007c74:	88fb      	ldrh	r3, [r7, #6]
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7f9 fdd4 	bl	8001824 <HAL_GPIO_EXTI_Callback>
  }
}
 8007c7c:	bf00      	nop
 8007c7e:	3708      	adds	r7, #8
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	40013c00 	.word	0x40013c00

08007c88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e12b      	b.n	8007ef2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d106      	bne.n	8007cb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7fc fe6c 	bl	800498c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2224      	movs	r2, #36	@ 0x24
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 0201 	bic.w	r2, r2, #1
 8007cca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007cda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007cea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007cec:	f001 fee0 	bl	8009ab0 <HAL_RCC_GetPCLK1Freq>
 8007cf0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	4a81      	ldr	r2, [pc, #516]	@ (8007efc <HAL_I2C_Init+0x274>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d807      	bhi.n	8007d0c <HAL_I2C_Init+0x84>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4a80      	ldr	r2, [pc, #512]	@ (8007f00 <HAL_I2C_Init+0x278>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	bf94      	ite	ls
 8007d04:	2301      	movls	r3, #1
 8007d06:	2300      	movhi	r3, #0
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	e006      	b.n	8007d1a <HAL_I2C_Init+0x92>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4a7d      	ldr	r2, [pc, #500]	@ (8007f04 <HAL_I2C_Init+0x27c>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	bf94      	ite	ls
 8007d14:	2301      	movls	r3, #1
 8007d16:	2300      	movhi	r3, #0
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e0e7      	b.n	8007ef2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	4a78      	ldr	r2, [pc, #480]	@ (8007f08 <HAL_I2C_Init+0x280>)
 8007d26:	fba2 2303 	umull	r2, r3, r2, r3
 8007d2a:	0c9b      	lsrs	r3, r3, #18
 8007d2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	4a6a      	ldr	r2, [pc, #424]	@ (8007efc <HAL_I2C_Init+0x274>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d802      	bhi.n	8007d5c <HAL_I2C_Init+0xd4>
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	e009      	b.n	8007d70 <HAL_I2C_Init+0xe8>
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007d62:	fb02 f303 	mul.w	r3, r2, r3
 8007d66:	4a69      	ldr	r2, [pc, #420]	@ (8007f0c <HAL_I2C_Init+0x284>)
 8007d68:	fba2 2303 	umull	r2, r3, r2, r3
 8007d6c:	099b      	lsrs	r3, r3, #6
 8007d6e:	3301      	adds	r3, #1
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	6812      	ldr	r2, [r2, #0]
 8007d74:	430b      	orrs	r3, r1
 8007d76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	69db      	ldr	r3, [r3, #28]
 8007d7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007d82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	495c      	ldr	r1, [pc, #368]	@ (8007efc <HAL_I2C_Init+0x274>)
 8007d8c:	428b      	cmp	r3, r1
 8007d8e:	d819      	bhi.n	8007dc4 <HAL_I2C_Init+0x13c>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	1e59      	subs	r1, r3, #1
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d9e:	1c59      	adds	r1, r3, #1
 8007da0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007da4:	400b      	ands	r3, r1
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00a      	beq.n	8007dc0 <HAL_I2C_Init+0x138>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	1e59      	subs	r1, r3, #1
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	fbb1 f3f3 	udiv	r3, r1, r3
 8007db8:	3301      	adds	r3, #1
 8007dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007dbe:	e051      	b.n	8007e64 <HAL_I2C_Init+0x1dc>
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	e04f      	b.n	8007e64 <HAL_I2C_Init+0x1dc>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d111      	bne.n	8007df0 <HAL_I2C_Init+0x168>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	1e58      	subs	r0, r3, #1
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6859      	ldr	r1, [r3, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	440b      	add	r3, r1
 8007dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8007dde:	3301      	adds	r3, #1
 8007de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bf0c      	ite	eq
 8007de8:	2301      	moveq	r3, #1
 8007dea:	2300      	movne	r3, #0
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	e012      	b.n	8007e16 <HAL_I2C_Init+0x18e>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	1e58      	subs	r0, r3, #1
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6859      	ldr	r1, [r3, #4]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	440b      	add	r3, r1
 8007dfe:	0099      	lsls	r1, r3, #2
 8007e00:	440b      	add	r3, r1
 8007e02:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e06:	3301      	adds	r3, #1
 8007e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bf0c      	ite	eq
 8007e10:	2301      	moveq	r3, #1
 8007e12:	2300      	movne	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d001      	beq.n	8007e1e <HAL_I2C_Init+0x196>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e022      	b.n	8007e64 <HAL_I2C_Init+0x1dc>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10e      	bne.n	8007e44 <HAL_I2C_Init+0x1bc>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	1e58      	subs	r0, r3, #1
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6859      	ldr	r1, [r3, #4]
 8007e2e:	460b      	mov	r3, r1
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	440b      	add	r3, r1
 8007e34:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e38:	3301      	adds	r3, #1
 8007e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e42:	e00f      	b.n	8007e64 <HAL_I2C_Init+0x1dc>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	1e58      	subs	r0, r3, #1
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6859      	ldr	r1, [r3, #4]
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	440b      	add	r3, r1
 8007e52:	0099      	lsls	r1, r3, #2
 8007e54:	440b      	add	r3, r1
 8007e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	6809      	ldr	r1, [r1, #0]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	69da      	ldr	r2, [r3, #28]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	431a      	orrs	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	430a      	orrs	r2, r1
 8007e86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007e92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	6911      	ldr	r1, [r2, #16]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	68d2      	ldr	r2, [r2, #12]
 8007e9e:	4311      	orrs	r1, r2
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	6812      	ldr	r2, [r2, #0]
 8007ea4:	430b      	orrs	r3, r1
 8007ea6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	695a      	ldr	r2, [r3, #20]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	430a      	orrs	r2, r1
 8007ec2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f042 0201 	orr.w	r2, r2, #1
 8007ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2220      	movs	r2, #32
 8007ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}
 8007efa:	bf00      	nop
 8007efc:	000186a0 	.word	0x000186a0
 8007f00:	001e847f 	.word	0x001e847f
 8007f04:	003d08ff 	.word	0x003d08ff
 8007f08:	431bde83 	.word	0x431bde83
 8007f0c:	10624dd3 	.word	0x10624dd3

08007f10 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	817b      	strh	r3, [r7, #10]
 8007f20:	4613      	mov	r3, r2
 8007f22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007f24:	f7fe fc1c 	bl	8006760 <HAL_GetTick>
 8007f28:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	f040 80e0 	bne.w	80080f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	9300      	str	r3, [sp, #0]
 8007f3c:	2319      	movs	r3, #25
 8007f3e:	2201      	movs	r2, #1
 8007f40:	4970      	ldr	r1, [pc, #448]	@ (8008104 <HAL_I2C_Master_Transmit+0x1f4>)
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f001 fa3c 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d001      	beq.n	8007f52 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007f4e:	2302      	movs	r3, #2
 8007f50:	e0d3      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d101      	bne.n	8007f60 <HAL_I2C_Master_Transmit+0x50>
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	e0cc      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d007      	beq.n	8007f86 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f042 0201 	orr.w	r2, r2, #1
 8007f84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2221      	movs	r2, #33	@ 0x21
 8007f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2210      	movs	r2, #16
 8007fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	893a      	ldrh	r2, [r7, #8]
 8007fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4a50      	ldr	r2, [pc, #320]	@ (8008108 <HAL_I2C_Master_Transmit+0x1f8>)
 8007fc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007fc8:	8979      	ldrh	r1, [r7, #10]
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	6a3a      	ldr	r2, [r7, #32]
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f000 ff28 	bl	8008e24 <I2C_MasterRequestWrite>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d001      	beq.n	8007fde <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e08d      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fde:	2300      	movs	r3, #0
 8007fe0:	613b      	str	r3, [r7, #16]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	695b      	ldr	r3, [r3, #20]
 8007fe8:	613b      	str	r3, [r7, #16]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	613b      	str	r3, [r7, #16]
 8007ff2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007ff4:	e066      	b.n	80080c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	6a39      	ldr	r1, [r7, #32]
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	f001 fafa 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00d      	beq.n	8008022 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800800a:	2b04      	cmp	r3, #4
 800800c:	d107      	bne.n	800801e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800801c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e06b      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008026:	781a      	ldrb	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800803c:	b29b      	uxth	r3, r3
 800803e:	3b01      	subs	r3, #1
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800804a:	3b01      	subs	r3, #1
 800804c:	b29a      	uxth	r2, r3
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	695b      	ldr	r3, [r3, #20]
 8008058:	f003 0304 	and.w	r3, r3, #4
 800805c:	2b04      	cmp	r3, #4
 800805e:	d11b      	bne.n	8008098 <HAL_I2C_Master_Transmit+0x188>
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806c:	781a      	ldrb	r2, [r3, #0]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008082:	b29b      	uxth	r3, r3
 8008084:	3b01      	subs	r3, #1
 8008086:	b29a      	uxth	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008090:	3b01      	subs	r3, #1
 8008092:	b29a      	uxth	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008098:	697a      	ldr	r2, [r7, #20]
 800809a:	6a39      	ldr	r1, [r7, #32]
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f001 faf1 	bl	8009684 <I2C_WaitOnBTFFlagUntilTimeout>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00d      	beq.n	80080c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ac:	2b04      	cmp	r3, #4
 80080ae:	d107      	bne.n	80080c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	e01a      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d194      	bne.n	8007ff6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2220      	movs	r2, #32
 80080e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080f4:	2300      	movs	r3, #0
 80080f6:	e000      	b.n	80080fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80080f8:	2302      	movs	r3, #2
  }
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3718      	adds	r7, #24
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	00100002 	.word	0x00100002
 8008108:	ffff0000 	.word	0xffff0000

0800810c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b08c      	sub	sp, #48	@ 0x30
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	461a      	mov	r2, r3
 8008118:	460b      	mov	r3, r1
 800811a:	817b      	strh	r3, [r7, #10]
 800811c:	4613      	mov	r3, r2
 800811e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008120:	f7fe fb1e 	bl	8006760 <HAL_GetTick>
 8008124:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800812c:	b2db      	uxtb	r3, r3
 800812e:	2b20      	cmp	r3, #32
 8008130:	f040 8217 	bne.w	8008562 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	2319      	movs	r3, #25
 800813a:	2201      	movs	r2, #1
 800813c:	497c      	ldr	r1, [pc, #496]	@ (8008330 <HAL_I2C_Master_Receive+0x224>)
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f001 f93e 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d001      	beq.n	800814e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800814a:	2302      	movs	r3, #2
 800814c:	e20a      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008154:	2b01      	cmp	r3, #1
 8008156:	d101      	bne.n	800815c <HAL_I2C_Master_Receive+0x50>
 8008158:	2302      	movs	r3, #2
 800815a:	e203      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b01      	cmp	r3, #1
 8008170:	d007      	beq.n	8008182 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f042 0201 	orr.w	r2, r2, #1
 8008180:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008190:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2222      	movs	r2, #34	@ 0x22
 8008196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2210      	movs	r2, #16
 800819e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2200      	movs	r2, #0
 80081a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	893a      	ldrh	r2, [r7, #8]
 80081b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	4a5c      	ldr	r2, [pc, #368]	@ (8008334 <HAL_I2C_Master_Receive+0x228>)
 80081c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80081c4:	8979      	ldrh	r1, [r7, #10]
 80081c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f000 feac 	bl	8008f28 <I2C_MasterRequestRead>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e1c4      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d113      	bne.n	800820a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081e2:	2300      	movs	r3, #0
 80081e4:	623b      	str	r3, [r7, #32]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	623b      	str	r3, [r7, #32]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	623b      	str	r3, [r7, #32]
 80081f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	e198      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800820e:	2b01      	cmp	r3, #1
 8008210:	d11b      	bne.n	800824a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008220:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008222:	2300      	movs	r3, #0
 8008224:	61fb      	str	r3, [r7, #28]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	695b      	ldr	r3, [r3, #20]
 800822c:	61fb      	str	r3, [r7, #28]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	699b      	ldr	r3, [r3, #24]
 8008234:	61fb      	str	r3, [r7, #28]
 8008236:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008246:	601a      	str	r2, [r3, #0]
 8008248:	e178      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800824e:	2b02      	cmp	r3, #2
 8008250:	d11b      	bne.n	800828a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008260:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008270:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008272:	2300      	movs	r3, #0
 8008274:	61bb      	str	r3, [r7, #24]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	695b      	ldr	r3, [r3, #20]
 800827c:	61bb      	str	r3, [r7, #24]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	699b      	ldr	r3, [r3, #24]
 8008284:	61bb      	str	r3, [r7, #24]
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	e158      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008298:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800829a:	2300      	movs	r3, #0
 800829c:	617b      	str	r3, [r7, #20]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	695b      	ldr	r3, [r3, #20]
 80082a4:	617b      	str	r3, [r7, #20]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	617b      	str	r3, [r7, #20]
 80082ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80082b0:	e144      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	f200 80f1 	bhi.w	800849e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d123      	bne.n	800830c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f001 fa23 	bl	8009714 <I2C_WaitOnRXNEFlagUntilTimeout>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d001      	beq.n	80082d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e145      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	691a      	ldr	r2, [r3, #16]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e2:	b2d2      	uxtb	r2, r2
 80082e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ea:	1c5a      	adds	r2, r3, #1
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082f4:	3b01      	subs	r3, #1
 80082f6:	b29a      	uxth	r2, r3
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008300:	b29b      	uxth	r3, r3
 8008302:	3b01      	subs	r3, #1
 8008304:	b29a      	uxth	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800830a:	e117      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008310:	2b02      	cmp	r3, #2
 8008312:	d14e      	bne.n	80083b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831a:	2200      	movs	r2, #0
 800831c:	4906      	ldr	r1, [pc, #24]	@ (8008338 <HAL_I2C_Master_Receive+0x22c>)
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	f001 f84e 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008324:	4603      	mov	r3, r0
 8008326:	2b00      	cmp	r3, #0
 8008328:	d008      	beq.n	800833c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e11a      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
 800832e:	bf00      	nop
 8008330:	00100002 	.word	0x00100002
 8008334:	ffff0000 	.word	0xffff0000
 8008338:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800834a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	691a      	ldr	r2, [r3, #16]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008356:	b2d2      	uxtb	r2, r2
 8008358:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800835e:	1c5a      	adds	r2, r3, #1
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008368:	3b01      	subs	r3, #1
 800836a:	b29a      	uxth	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008374:	b29b      	uxth	r3, r3
 8008376:	3b01      	subs	r3, #1
 8008378:	b29a      	uxth	r2, r3
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	691a      	ldr	r2, [r3, #16]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008388:	b2d2      	uxtb	r2, r2
 800838a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008390:	1c5a      	adds	r2, r3, #1
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800839a:	3b01      	subs	r3, #1
 800839c:	b29a      	uxth	r2, r3
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	3b01      	subs	r3, #1
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80083b0:	e0c4      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80083b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b4:	9300      	str	r3, [sp, #0]
 80083b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b8:	2200      	movs	r2, #0
 80083ba:	496c      	ldr	r1, [pc, #432]	@ (800856c <HAL_I2C_Master_Receive+0x460>)
 80083bc:	68f8      	ldr	r0, [r7, #12]
 80083be:	f000 ffff 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e0cb      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	691a      	ldr	r2, [r3, #16]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e6:	b2d2      	uxtb	r2, r2
 80083e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083f8:	3b01      	subs	r3, #1
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008404:	b29b      	uxth	r3, r3
 8008406:	3b01      	subs	r3, #1
 8008408:	b29a      	uxth	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800840e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008414:	2200      	movs	r2, #0
 8008416:	4955      	ldr	r1, [pc, #340]	@ (800856c <HAL_I2C_Master_Receive+0x460>)
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f000 ffd1 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	e09d      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	691a      	ldr	r2, [r3, #16]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008442:	b2d2      	uxtb	r2, r2
 8008444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800844a:	1c5a      	adds	r2, r3, #1
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008454:	3b01      	subs	r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008460:	b29b      	uxth	r3, r3
 8008462:	3b01      	subs	r3, #1
 8008464:	b29a      	uxth	r2, r3
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	691a      	ldr	r2, [r3, #16]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008474:	b2d2      	uxtb	r2, r2
 8008476:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847c:	1c5a      	adds	r2, r3, #1
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008492:	b29b      	uxth	r3, r3
 8008494:	3b01      	subs	r3, #1
 8008496:	b29a      	uxth	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800849c:	e04e      	b.n	800853c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800849e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f001 f936 	bl	8009714 <I2C_WaitOnRXNEFlagUntilTimeout>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d001      	beq.n	80084b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e058      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	691a      	ldr	r2, [r3, #16]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084bc:	b2d2      	uxtb	r2, r2
 80084be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084c4:	1c5a      	adds	r2, r3, #1
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084ce:	3b01      	subs	r3, #1
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084da:	b29b      	uxth	r3, r3
 80084dc:	3b01      	subs	r3, #1
 80084de:	b29a      	uxth	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	f003 0304 	and.w	r3, r3, #4
 80084ee:	2b04      	cmp	r3, #4
 80084f0:	d124      	bne.n	800853c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084f6:	2b03      	cmp	r3, #3
 80084f8:	d107      	bne.n	800850a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008508:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	691a      	ldr	r2, [r3, #16]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008514:	b2d2      	uxtb	r2, r2
 8008516:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800851c:	1c5a      	adds	r2, r3, #1
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008526:	3b01      	subs	r3, #1
 8008528:	b29a      	uxth	r2, r3
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008532:	b29b      	uxth	r3, r3
 8008534:	3b01      	subs	r3, #1
 8008536:	b29a      	uxth	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008540:	2b00      	cmp	r3, #0
 8008542:	f47f aeb6 	bne.w	80082b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2220      	movs	r2, #32
 800854a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	e000      	b.n	8008564 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008562:	2302      	movs	r3, #2
  }
}
 8008564:	4618      	mov	r0, r3
 8008566:	3728      	adds	r7, #40	@ 0x28
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}
 800856c:	00010004 	.word	0x00010004

08008570 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b088      	sub	sp, #32
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	4608      	mov	r0, r1
 800857a:	4611      	mov	r1, r2
 800857c:	461a      	mov	r2, r3
 800857e:	4603      	mov	r3, r0
 8008580:	817b      	strh	r3, [r7, #10]
 8008582:	460b      	mov	r3, r1
 8008584:	813b      	strh	r3, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800858a:	f7fe f8e9 	bl	8006760 <HAL_GetTick>
 800858e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008596:	b2db      	uxtb	r3, r3
 8008598:	2b20      	cmp	r3, #32
 800859a:	f040 80d9 	bne.w	8008750 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	2319      	movs	r3, #25
 80085a4:	2201      	movs	r2, #1
 80085a6:	496d      	ldr	r1, [pc, #436]	@ (800875c <HAL_I2C_Mem_Write+0x1ec>)
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f000 ff09 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d001      	beq.n	80085b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80085b4:	2302      	movs	r3, #2
 80085b6:	e0cc      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d101      	bne.n	80085c6 <HAL_I2C_Mem_Write+0x56>
 80085c2:	2302      	movs	r3, #2
 80085c4:	e0c5      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0301 	and.w	r3, r3, #1
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d007      	beq.n	80085ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f042 0201 	orr.w	r2, r2, #1
 80085ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80085fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2221      	movs	r2, #33	@ 0x21
 8008600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2240      	movs	r2, #64	@ 0x40
 8008608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6a3a      	ldr	r2, [r7, #32]
 8008616:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800861c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008622:	b29a      	uxth	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	4a4d      	ldr	r2, [pc, #308]	@ (8008760 <HAL_I2C_Mem_Write+0x1f0>)
 800862c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800862e:	88f8      	ldrh	r0, [r7, #6]
 8008630:	893a      	ldrh	r2, [r7, #8]
 8008632:	8979      	ldrh	r1, [r7, #10]
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	4603      	mov	r3, r0
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f000 fd40 	bl	80090c4 <I2C_RequestMemoryWrite>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d052      	beq.n	80086f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e081      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f000 ffce 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00d      	beq.n	800867a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008662:	2b04      	cmp	r3, #4
 8008664:	d107      	bne.n	8008676 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008674:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e06b      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867e:	781a      	ldrb	r2, [r3, #0]
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868a:	1c5a      	adds	r2, r3, #1
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008694:	3b01      	subs	r3, #1
 8008696:	b29a      	uxth	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	3b01      	subs	r3, #1
 80086a4:	b29a      	uxth	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b04      	cmp	r3, #4
 80086b6:	d11b      	bne.n	80086f0 <HAL_I2C_Mem_Write+0x180>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d017      	beq.n	80086f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c4:	781a      	ldrb	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d0:	1c5a      	adds	r2, r3, #1
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	3b01      	subs	r3, #1
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1aa      	bne.n	800864e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f000 ffc1 	bl	8009684 <I2C_WaitOnBTFFlagUntilTimeout>
 8008702:	4603      	mov	r3, r0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00d      	beq.n	8008724 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800870c:	2b04      	cmp	r3, #4
 800870e:	d107      	bne.n	8008720 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800871e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e016      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2220      	movs	r2, #32
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800874c:	2300      	movs	r3, #0
 800874e:	e000      	b.n	8008752 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008750:	2302      	movs	r3, #2
  }
}
 8008752:	4618      	mov	r0, r3
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	00100002 	.word	0x00100002
 8008760:	ffff0000 	.word	0xffff0000

08008764 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08c      	sub	sp, #48	@ 0x30
 8008768:	af02      	add	r7, sp, #8
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	4608      	mov	r0, r1
 800876e:	4611      	mov	r1, r2
 8008770:	461a      	mov	r2, r3
 8008772:	4603      	mov	r3, r0
 8008774:	817b      	strh	r3, [r7, #10]
 8008776:	460b      	mov	r3, r1
 8008778:	813b      	strh	r3, [r7, #8]
 800877a:	4613      	mov	r3, r2
 800877c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800877e:	f7fd ffef 	bl	8006760 <HAL_GetTick>
 8008782:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800878a:	b2db      	uxtb	r3, r3
 800878c:	2b20      	cmp	r3, #32
 800878e:	f040 8214 	bne.w	8008bba <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	2319      	movs	r3, #25
 8008798:	2201      	movs	r2, #1
 800879a:	497b      	ldr	r1, [pc, #492]	@ (8008988 <HAL_I2C_Mem_Read+0x224>)
 800879c:	68f8      	ldr	r0, [r7, #12]
 800879e:	f000 fe0f 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d001      	beq.n	80087ac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80087a8:	2302      	movs	r3, #2
 80087aa:	e207      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d101      	bne.n	80087ba <HAL_I2C_Mem_Read+0x56>
 80087b6:	2302      	movs	r3, #2
 80087b8:	e200      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2201      	movs	r2, #1
 80087be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d007      	beq.n	80087e0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f042 0201 	orr.w	r2, r2, #1
 80087de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2222      	movs	r2, #34	@ 0x22
 80087f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2240      	movs	r2, #64	@ 0x40
 80087fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008810:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008816:	b29a      	uxth	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	4a5b      	ldr	r2, [pc, #364]	@ (800898c <HAL_I2C_Mem_Read+0x228>)
 8008820:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008822:	88f8      	ldrh	r0, [r7, #6]
 8008824:	893a      	ldrh	r2, [r7, #8]
 8008826:	8979      	ldrh	r1, [r7, #10]
 8008828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882a:	9301      	str	r3, [sp, #4]
 800882c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882e:	9300      	str	r3, [sp, #0]
 8008830:	4603      	mov	r3, r0
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f000 fcdc 	bl	80091f0 <I2C_RequestMemoryRead>
 8008838:	4603      	mov	r3, r0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e1bc      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008846:	2b00      	cmp	r3, #0
 8008848:	d113      	bne.n	8008872 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800884a:	2300      	movs	r3, #0
 800884c:	623b      	str	r3, [r7, #32]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	695b      	ldr	r3, [r3, #20]
 8008854:	623b      	str	r3, [r7, #32]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	623b      	str	r3, [r7, #32]
 800885e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800886e:	601a      	str	r2, [r3, #0]
 8008870:	e190      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008876:	2b01      	cmp	r3, #1
 8008878:	d11b      	bne.n	80088b2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008888:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800888a:	2300      	movs	r3, #0
 800888c:	61fb      	str	r3, [r7, #28]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	695b      	ldr	r3, [r3, #20]
 8008894:	61fb      	str	r3, [r7, #28]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	61fb      	str	r3, [r7, #28]
 800889e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	e170      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d11b      	bne.n	80088f2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088c8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088da:	2300      	movs	r3, #0
 80088dc:	61bb      	str	r3, [r7, #24]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	695b      	ldr	r3, [r3, #20]
 80088e4:	61bb      	str	r3, [r7, #24]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	61bb      	str	r3, [r7, #24]
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	e150      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088f2:	2300      	movs	r3, #0
 80088f4:	617b      	str	r3, [r7, #20]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	617b      	str	r3, [r7, #20]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	617b      	str	r3, [r7, #20]
 8008906:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008908:	e144      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800890e:	2b03      	cmp	r3, #3
 8008910:	f200 80f1 	bhi.w	8008af6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008918:	2b01      	cmp	r3, #1
 800891a:	d123      	bne.n	8008964 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800891c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800891e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008920:	68f8      	ldr	r0, [r7, #12]
 8008922:	f000 fef7 	bl	8009714 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d001      	beq.n	8008930 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	e145      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	691a      	ldr	r2, [r3, #16]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800893a:	b2d2      	uxtb	r2, r2
 800893c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800894c:	3b01      	subs	r3, #1
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008958:	b29b      	uxth	r3, r3
 800895a:	3b01      	subs	r3, #1
 800895c:	b29a      	uxth	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008962:	e117      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008968:	2b02      	cmp	r3, #2
 800896a:	d14e      	bne.n	8008a0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800896c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008972:	2200      	movs	r2, #0
 8008974:	4906      	ldr	r1, [pc, #24]	@ (8008990 <HAL_I2C_Mem_Read+0x22c>)
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f000 fd22 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d008      	beq.n	8008994 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e11a      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
 8008986:	bf00      	nop
 8008988:	00100002 	.word	0x00100002
 800898c:	ffff0000 	.word	0xffff0000
 8008990:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	691a      	ldr	r2, [r3, #16]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ae:	b2d2      	uxtb	r2, r2
 80089b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089c0:	3b01      	subs	r3, #1
 80089c2:	b29a      	uxth	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	3b01      	subs	r3, #1
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	691a      	ldr	r2, [r3, #16]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e0:	b2d2      	uxtb	r2, r2
 80089e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e8:	1c5a      	adds	r2, r3, #1
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089f2:	3b01      	subs	r3, #1
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	3b01      	subs	r3, #1
 8008a02:	b29a      	uxth	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008a08:	e0c4      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a10:	2200      	movs	r2, #0
 8008a12:	496c      	ldr	r1, [pc, #432]	@ (8008bc4 <HAL_I2C_Mem_Read+0x460>)
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f000 fcd3 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d001      	beq.n	8008a24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e0cb      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	691a      	ldr	r2, [r3, #16]
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3e:	b2d2      	uxtb	r2, r2
 8008a40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a46:	1c5a      	adds	r2, r3, #1
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a50:	3b01      	subs	r3, #1
 8008a52:	b29a      	uxth	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	b29a      	uxth	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a68:	9300      	str	r3, [sp, #0]
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	4955      	ldr	r1, [pc, #340]	@ (8008bc4 <HAL_I2C_Mem_Read+0x460>)
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f000 fca5 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d001      	beq.n	8008a80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	e09d      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	691a      	ldr	r2, [r3, #16]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a9a:	b2d2      	uxtb	r2, r2
 8008a9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa2:	1c5a      	adds	r2, r3, #1
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008aac:	3b01      	subs	r3, #1
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	3b01      	subs	r3, #1
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	691a      	ldr	r2, [r3, #16]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008acc:	b2d2      	uxtb	r2, r2
 8008ace:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	b29a      	uxth	r2, r3
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	3b01      	subs	r3, #1
 8008aee:	b29a      	uxth	r2, r3
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008af4:	e04e      	b.n	8008b94 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f000 fe0a 	bl	8009714 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d001      	beq.n	8008b0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e058      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	691a      	ldr	r2, [r3, #16]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b14:	b2d2      	uxtb	r2, r2
 8008b16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b26:	3b01      	subs	r3, #1
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	3b01      	subs	r3, #1
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	695b      	ldr	r3, [r3, #20]
 8008b42:	f003 0304 	and.w	r3, r3, #4
 8008b46:	2b04      	cmp	r3, #4
 8008b48:	d124      	bne.n	8008b94 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b4e:	2b03      	cmp	r3, #3
 8008b50:	d107      	bne.n	8008b62 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b60:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	691a      	ldr	r2, [r3, #16]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b6c:	b2d2      	uxtb	r2, r2
 8008b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	b29a      	uxth	r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f47f aeb6 	bne.w	800890a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	e000      	b.n	8008bbc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008bba:	2302      	movs	r3, #2
  }
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3728      	adds	r7, #40	@ 0x28
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}
 8008bc4:	00010004 	.word	0x00010004

08008bc8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b08a      	sub	sp, #40	@ 0x28
 8008bcc:	af02      	add	r7, sp, #8
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	607a      	str	r2, [r7, #4]
 8008bd2:	603b      	str	r3, [r7, #0]
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008bd8:	f7fd fdc2 	bl	8006760 <HAL_GetTick>
 8008bdc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8008bde:	2300      	movs	r3, #0
 8008be0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b20      	cmp	r3, #32
 8008bec:	f040 8111 	bne.w	8008e12 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	9300      	str	r3, [sp, #0]
 8008bf4:	2319      	movs	r3, #25
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	4988      	ldr	r1, [pc, #544]	@ (8008e1c <HAL_I2C_IsDeviceReady+0x254>)
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f000 fbe0 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d001      	beq.n	8008c0a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008c06:	2302      	movs	r3, #2
 8008c08:	e104      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <HAL_I2C_IsDeviceReady+0x50>
 8008c14:	2302      	movs	r3, #2
 8008c16:	e0fd      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d007      	beq.n	8008c3e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f042 0201 	orr.w	r2, r2, #1
 8008c3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008c4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2224      	movs	r2, #36	@ 0x24
 8008c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4a70      	ldr	r2, [pc, #448]	@ (8008e20 <HAL_I2C_IsDeviceReady+0x258>)
 8008c60:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c70:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f000 fb9e 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00d      	beq.n	8008ca6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c98:	d103      	bne.n	8008ca2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ca0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e0b6      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ca6:	897b      	ldrh	r3, [r7, #10]
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	461a      	mov	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008cb4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008cb6:	f7fd fd53 	bl	8006760 <HAL_GetTick>
 8008cba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	695b      	ldr	r3, [r3, #20]
 8008cc2:	f003 0302 	and.w	r3, r3, #2
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	bf0c      	ite	eq
 8008cca:	2301      	moveq	r3, #1
 8008ccc:	2300      	movne	r3, #0
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	695b      	ldr	r3, [r3, #20]
 8008cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ce0:	bf0c      	ite	eq
 8008ce2:	2301      	moveq	r3, #1
 8008ce4:	2300      	movne	r3, #0
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008cea:	e025      	b.n	8008d38 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008cec:	f7fd fd38 	bl	8006760 <HAL_GetTick>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d302      	bcc.n	8008d02 <HAL_I2C_IsDeviceReady+0x13a>
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d103      	bne.n	8008d0a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	22a0      	movs	r2, #160	@ 0xa0
 8008d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	695b      	ldr	r3, [r3, #20]
 8008d10:	f003 0302 	and.w	r3, r3, #2
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	bf0c      	ite	eq
 8008d18:	2301      	moveq	r3, #1
 8008d1a:	2300      	movne	r3, #0
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	695b      	ldr	r3, [r3, #20]
 8008d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d2e:	bf0c      	ite	eq
 8008d30:	2301      	moveq	r3, #1
 8008d32:	2300      	movne	r3, #0
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	2ba0      	cmp	r3, #160	@ 0xa0
 8008d42:	d005      	beq.n	8008d50 <HAL_I2C_IsDeviceReady+0x188>
 8008d44:	7dfb      	ldrb	r3, [r7, #23]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d102      	bne.n	8008d50 <HAL_I2C_IsDeviceReady+0x188>
 8008d4a:	7dbb      	ldrb	r3, [r7, #22]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d0cd      	beq.n	8008cec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2220      	movs	r2, #32
 8008d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	f003 0302 	and.w	r3, r3, #2
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d129      	bne.n	8008dba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d74:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d76:	2300      	movs	r3, #0
 8008d78:	613b      	str	r3, [r7, #16]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	695b      	ldr	r3, [r3, #20]
 8008d80:	613b      	str	r3, [r7, #16]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	699b      	ldr	r3, [r3, #24]
 8008d88:	613b      	str	r3, [r7, #16]
 8008d8a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	2319      	movs	r3, #25
 8008d92:	2201      	movs	r2, #1
 8008d94:	4921      	ldr	r1, [pc, #132]	@ (8008e1c <HAL_I2C_IsDeviceReady+0x254>)
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 fb12 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d001      	beq.n	8008da6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e036      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2220      	movs	r2, #32
 8008daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	e02c      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dc8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008dd2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	9300      	str	r3, [sp, #0]
 8008dd8:	2319      	movs	r3, #25
 8008dda:	2201      	movs	r2, #1
 8008ddc:	490f      	ldr	r1, [pc, #60]	@ (8008e1c <HAL_I2C_IsDeviceReady+0x254>)
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f000 faee 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d001      	beq.n	8008dee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e012      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	3301      	adds	r3, #1
 8008df2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	f4ff af32 	bcc.w	8008c62 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e000      	b.n	8008e14 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8008e12:	2302      	movs	r3, #2
  }
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3720      	adds	r7, #32
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	00100002 	.word	0x00100002
 8008e20:	ffff0000 	.word	0xffff0000

08008e24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b088      	sub	sp, #32
 8008e28:	af02      	add	r7, sp, #8
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	607a      	str	r2, [r7, #4]
 8008e2e:	603b      	str	r3, [r7, #0]
 8008e30:	460b      	mov	r3, r1
 8008e32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	2b08      	cmp	r3, #8
 8008e3e:	d006      	beq.n	8008e4e <I2C_MasterRequestWrite+0x2a>
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d003      	beq.n	8008e4e <I2C_MasterRequestWrite+0x2a>
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008e4c:	d108      	bne.n	8008e60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e5c:	601a      	str	r2, [r3, #0]
 8008e5e:	e00b      	b.n	8008e78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e64:	2b12      	cmp	r3, #18
 8008e66:	d107      	bne.n	8008e78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	9300      	str	r3, [sp, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f000 fa9b 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d00d      	beq.n	8008eac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e9e:	d103      	bne.n	8008ea8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ea6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	e035      	b.n	8008f18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008eb4:	d108      	bne.n	8008ec8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008eb6:	897b      	ldrh	r3, [r7, #10]
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	461a      	mov	r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ec4:	611a      	str	r2, [r3, #16]
 8008ec6:	e01b      	b.n	8008f00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008ec8:	897b      	ldrh	r3, [r7, #10]
 8008eca:	11db      	asrs	r3, r3, #7
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	f003 0306 	and.w	r3, r3, #6
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	f063 030f 	orn	r3, r3, #15
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	490e      	ldr	r1, [pc, #56]	@ (8008f20 <I2C_MasterRequestWrite+0xfc>)
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 fae4 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d001      	beq.n	8008ef6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e010      	b.n	8008f18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008ef6:	897b      	ldrh	r3, [r7, #10]
 8008ef8:	b2da      	uxtb	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	4907      	ldr	r1, [pc, #28]	@ (8008f24 <I2C_MasterRequestWrite+0x100>)
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 fad4 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e000      	b.n	8008f18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008f16:	2300      	movs	r3, #0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3718      	adds	r7, #24
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	00010008 	.word	0x00010008
 8008f24:	00010002 	.word	0x00010002

08008f28 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b088      	sub	sp, #32
 8008f2c:	af02      	add	r7, sp, #8
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	607a      	str	r2, [r7, #4]
 8008f32:	603b      	str	r3, [r7, #0]
 8008f34:	460b      	mov	r3, r1
 8008f36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008f4c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	2b08      	cmp	r3, #8
 8008f52:	d006      	beq.n	8008f62 <I2C_MasterRequestRead+0x3a>
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d003      	beq.n	8008f62 <I2C_MasterRequestRead+0x3a>
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f60:	d108      	bne.n	8008f74 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f70:	601a      	str	r2, [r3, #0]
 8008f72:	e00b      	b.n	8008f8c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f78:	2b11      	cmp	r3, #17
 8008f7a:	d107      	bne.n	8008f8c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008f98:	68f8      	ldr	r0, [r7, #12]
 8008f9a:	f000 fa11 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d00d      	beq.n	8008fc0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fb2:	d103      	bne.n	8008fbc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008fbc:	2303      	movs	r3, #3
 8008fbe:	e079      	b.n	80090b4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fc8:	d108      	bne.n	8008fdc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008fca:	897b      	ldrh	r3, [r7, #10]
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	f043 0301 	orr.w	r3, r3, #1
 8008fd2:	b2da      	uxtb	r2, r3
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	611a      	str	r2, [r3, #16]
 8008fda:	e05f      	b.n	800909c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008fdc:	897b      	ldrh	r3, [r7, #10]
 8008fde:	11db      	asrs	r3, r3, #7
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	f003 0306 	and.w	r3, r3, #6
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	f063 030f 	orn	r3, r3, #15
 8008fec:	b2da      	uxtb	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	4930      	ldr	r1, [pc, #192]	@ (80090bc <I2C_MasterRequestRead+0x194>)
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f000 fa5a 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d001      	beq.n	800900a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e054      	b.n	80090b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800900a:	897b      	ldrh	r3, [r7, #10]
 800900c:	b2da      	uxtb	r2, r3
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	4929      	ldr	r1, [pc, #164]	@ (80090c0 <I2C_MasterRequestRead+0x198>)
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f000 fa4a 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d001      	beq.n	800902a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e044      	b.n	80090b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800902a:	2300      	movs	r3, #0
 800902c:	613b      	str	r3, [r7, #16]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	695b      	ldr	r3, [r3, #20]
 8009034:	613b      	str	r3, [r7, #16]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	699b      	ldr	r3, [r3, #24]
 800903c:	613b      	str	r3, [r7, #16]
 800903e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800904e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	f000 f9af 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00d      	beq.n	8009084 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009076:	d103      	bne.n	8009080 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800907e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8009080:	2303      	movs	r3, #3
 8009082:	e017      	b.n	80090b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009084:	897b      	ldrh	r3, [r7, #10]
 8009086:	11db      	asrs	r3, r3, #7
 8009088:	b2db      	uxtb	r3, r3
 800908a:	f003 0306 	and.w	r3, r3, #6
 800908e:	b2db      	uxtb	r3, r3
 8009090:	f063 030e 	orn	r3, r3, #14
 8009094:	b2da      	uxtb	r2, r3
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	4907      	ldr	r1, [pc, #28]	@ (80090c0 <I2C_MasterRequestRead+0x198>)
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 fa06 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e000      	b.n	80090b4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80090b2:	2300      	movs	r3, #0
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3718      	adds	r7, #24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	00010008 	.word	0x00010008
 80090c0:	00010002 	.word	0x00010002

080090c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b088      	sub	sp, #32
 80090c8:	af02      	add	r7, sp, #8
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	4608      	mov	r0, r1
 80090ce:	4611      	mov	r1, r2
 80090d0:	461a      	mov	r2, r3
 80090d2:	4603      	mov	r3, r0
 80090d4:	817b      	strh	r3, [r7, #10]
 80090d6:	460b      	mov	r3, r1
 80090d8:	813b      	strh	r3, [r7, #8]
 80090da:	4613      	mov	r3, r2
 80090dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80090ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	6a3b      	ldr	r3, [r7, #32]
 80090f4:	2200      	movs	r2, #0
 80090f6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f000 f960 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8009100:	4603      	mov	r3, r0
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00d      	beq.n	8009122 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009114:	d103      	bne.n	800911e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800911c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800911e:	2303      	movs	r3, #3
 8009120:	e05f      	b.n	80091e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009122:	897b      	ldrh	r3, [r7, #10]
 8009124:	b2db      	uxtb	r3, r3
 8009126:	461a      	mov	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009130:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	6a3a      	ldr	r2, [r7, #32]
 8009136:	492d      	ldr	r1, [pc, #180]	@ (80091ec <I2C_RequestMemoryWrite+0x128>)
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f000 f9bb 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009144:	2301      	movs	r3, #1
 8009146:	e04c      	b.n	80091e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009148:	2300      	movs	r3, #0
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	695b      	ldr	r3, [r3, #20]
 8009152:	617b      	str	r3, [r7, #20]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800915e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009160:	6a39      	ldr	r1, [r7, #32]
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f000 fa46 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00d      	beq.n	800918a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009172:	2b04      	cmp	r3, #4
 8009174:	d107      	bne.n	8009186 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009184:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e02b      	b.n	80091e2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800918a:	88fb      	ldrh	r3, [r7, #6]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d105      	bne.n	800919c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009190:	893b      	ldrh	r3, [r7, #8]
 8009192:	b2da      	uxtb	r2, r3
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	611a      	str	r2, [r3, #16]
 800919a:	e021      	b.n	80091e0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800919c:	893b      	ldrh	r3, [r7, #8]
 800919e:	0a1b      	lsrs	r3, r3, #8
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	b2da      	uxtb	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091ac:	6a39      	ldr	r1, [r7, #32]
 80091ae:	68f8      	ldr	r0, [r7, #12]
 80091b0:	f000 fa20 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d00d      	beq.n	80091d6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091be:	2b04      	cmp	r3, #4
 80091c0:	d107      	bne.n	80091d2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	e005      	b.n	80091e2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091d6:	893b      	ldrh	r3, [r7, #8]
 80091d8:	b2da      	uxtb	r2, r3
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	00010002 	.word	0x00010002

080091f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b088      	sub	sp, #32
 80091f4:	af02      	add	r7, sp, #8
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	4608      	mov	r0, r1
 80091fa:	4611      	mov	r1, r2
 80091fc:	461a      	mov	r2, r3
 80091fe:	4603      	mov	r3, r0
 8009200:	817b      	strh	r3, [r7, #10]
 8009202:	460b      	mov	r3, r1
 8009204:	813b      	strh	r3, [r7, #8]
 8009206:	4613      	mov	r3, r2
 8009208:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009218:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009228:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800922a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	6a3b      	ldr	r3, [r7, #32]
 8009230:	2200      	movs	r2, #0
 8009232:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f000 f8c2 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d00d      	beq.n	800925e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800924c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009250:	d103      	bne.n	800925a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009258:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800925a:	2303      	movs	r3, #3
 800925c:	e0aa      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800925e:	897b      	ldrh	r3, [r7, #10]
 8009260:	b2db      	uxtb	r3, r3
 8009262:	461a      	mov	r2, r3
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800926c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800926e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009270:	6a3a      	ldr	r2, [r7, #32]
 8009272:	4952      	ldr	r1, [pc, #328]	@ (80093bc <I2C_RequestMemoryRead+0x1cc>)
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f000 f91d 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d001      	beq.n	8009284 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e097      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009284:	2300      	movs	r3, #0
 8009286:	617b      	str	r3, [r7, #20]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	695b      	ldr	r3, [r3, #20]
 800928e:	617b      	str	r3, [r7, #20]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	699b      	ldr	r3, [r3, #24]
 8009296:	617b      	str	r3, [r7, #20]
 8009298:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800929a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800929c:	6a39      	ldr	r1, [r7, #32]
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f000 f9a8 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00d      	beq.n	80092c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ae:	2b04      	cmp	r3, #4
 80092b0:	d107      	bne.n	80092c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e076      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092c6:	88fb      	ldrh	r3, [r7, #6]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d105      	bne.n	80092d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092cc:	893b      	ldrh	r3, [r7, #8]
 80092ce:	b2da      	uxtb	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	611a      	str	r2, [r3, #16]
 80092d6:	e021      	b.n	800931c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80092d8:	893b      	ldrh	r3, [r7, #8]
 80092da:	0a1b      	lsrs	r3, r3, #8
 80092dc:	b29b      	uxth	r3, r3
 80092de:	b2da      	uxtb	r2, r3
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092e8:	6a39      	ldr	r1, [r7, #32]
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f000 f982 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00d      	beq.n	8009312 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092fa:	2b04      	cmp	r3, #4
 80092fc:	d107      	bne.n	800930e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800930c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e050      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009312:	893b      	ldrh	r3, [r7, #8]
 8009314:	b2da      	uxtb	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800931c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800931e:	6a39      	ldr	r1, [r7, #32]
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f000 f967 	bl	80095f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d00d      	beq.n	8009348 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009330:	2b04      	cmp	r3, #4
 8009332:	d107      	bne.n	8009344 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009342:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009344:	2301      	movs	r3, #1
 8009346:	e035      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009356:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	6a3b      	ldr	r3, [r7, #32]
 800935e:	2200      	movs	r2, #0
 8009360:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009364:	68f8      	ldr	r0, [r7, #12]
 8009366:	f000 f82b 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00d      	beq.n	800938c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800937e:	d103      	bne.n	8009388 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009386:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	e013      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800938c:	897b      	ldrh	r3, [r7, #10]
 800938e:	b2db      	uxtb	r3, r3
 8009390:	f043 0301 	orr.w	r3, r3, #1
 8009394:	b2da      	uxtb	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800939c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939e:	6a3a      	ldr	r2, [r7, #32]
 80093a0:	4906      	ldr	r1, [pc, #24]	@ (80093bc <I2C_RequestMemoryRead+0x1cc>)
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f000 f886 	bl	80094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80093a8:	4603      	mov	r3, r0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d001      	beq.n	80093b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80093ae:	2301      	movs	r3, #1
 80093b0:	e000      	b.n	80093b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3718      	adds	r7, #24
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	00010002 	.word	0x00010002

080093c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	4613      	mov	r3, r2
 80093ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093d0:	e048      	b.n	8009464 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d8:	d044      	beq.n	8009464 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093da:	f7fd f9c1 	bl	8006760 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	683a      	ldr	r2, [r7, #0]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d302      	bcc.n	80093f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d139      	bne.n	8009464 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	0c1b      	lsrs	r3, r3, #16
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d10d      	bne.n	8009416 <I2C_WaitOnFlagUntilTimeout+0x56>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	695b      	ldr	r3, [r3, #20]
 8009400:	43da      	mvns	r2, r3
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	4013      	ands	r3, r2
 8009406:	b29b      	uxth	r3, r3
 8009408:	2b00      	cmp	r3, #0
 800940a:	bf0c      	ite	eq
 800940c:	2301      	moveq	r3, #1
 800940e:	2300      	movne	r3, #0
 8009410:	b2db      	uxtb	r3, r3
 8009412:	461a      	mov	r2, r3
 8009414:	e00c      	b.n	8009430 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	699b      	ldr	r3, [r3, #24]
 800941c:	43da      	mvns	r2, r3
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	4013      	ands	r3, r2
 8009422:	b29b      	uxth	r3, r3
 8009424:	2b00      	cmp	r3, #0
 8009426:	bf0c      	ite	eq
 8009428:	2301      	moveq	r3, #1
 800942a:	2300      	movne	r3, #0
 800942c:	b2db      	uxtb	r3, r3
 800942e:	461a      	mov	r2, r3
 8009430:	79fb      	ldrb	r3, [r7, #7]
 8009432:	429a      	cmp	r2, r3
 8009434:	d116      	bne.n	8009464 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2220      	movs	r2, #32
 8009440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009450:	f043 0220 	orr.w	r2, r3, #32
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e023      	b.n	80094ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	0c1b      	lsrs	r3, r3, #16
 8009468:	b2db      	uxtb	r3, r3
 800946a:	2b01      	cmp	r3, #1
 800946c:	d10d      	bne.n	800948a <I2C_WaitOnFlagUntilTimeout+0xca>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	695b      	ldr	r3, [r3, #20]
 8009474:	43da      	mvns	r2, r3
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	4013      	ands	r3, r2
 800947a:	b29b      	uxth	r3, r3
 800947c:	2b00      	cmp	r3, #0
 800947e:	bf0c      	ite	eq
 8009480:	2301      	moveq	r3, #1
 8009482:	2300      	movne	r3, #0
 8009484:	b2db      	uxtb	r3, r3
 8009486:	461a      	mov	r2, r3
 8009488:	e00c      	b.n	80094a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	43da      	mvns	r2, r3
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	4013      	ands	r3, r2
 8009496:	b29b      	uxth	r3, r3
 8009498:	2b00      	cmp	r3, #0
 800949a:	bf0c      	ite	eq
 800949c:	2301      	moveq	r3, #1
 800949e:	2300      	movne	r3, #0
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	461a      	mov	r2, r3
 80094a4:	79fb      	ldrb	r3, [r7, #7]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d093      	beq.n	80093d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]
 80094c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80094c2:	e071      	b.n	80095a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094d2:	d123      	bne.n	800951c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80094ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2220      	movs	r2, #32
 80094f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009508:	f043 0204 	orr.w	r2, r3, #4
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2200      	movs	r2, #0
 8009514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e067      	b.n	80095ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009522:	d041      	beq.n	80095a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009524:	f7fd f91c 	bl	8006760 <HAL_GetTick>
 8009528:	4602      	mov	r2, r0
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	429a      	cmp	r2, r3
 8009532:	d302      	bcc.n	800953a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d136      	bne.n	80095a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	0c1b      	lsrs	r3, r3, #16
 800953e:	b2db      	uxtb	r3, r3
 8009540:	2b01      	cmp	r3, #1
 8009542:	d10c      	bne.n	800955e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	695b      	ldr	r3, [r3, #20]
 800954a:	43da      	mvns	r2, r3
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	4013      	ands	r3, r2
 8009550:	b29b      	uxth	r3, r3
 8009552:	2b00      	cmp	r3, #0
 8009554:	bf14      	ite	ne
 8009556:	2301      	movne	r3, #1
 8009558:	2300      	moveq	r3, #0
 800955a:	b2db      	uxtb	r3, r3
 800955c:	e00b      	b.n	8009576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	699b      	ldr	r3, [r3, #24]
 8009564:	43da      	mvns	r2, r3
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	4013      	ands	r3, r2
 800956a:	b29b      	uxth	r3, r3
 800956c:	2b00      	cmp	r3, #0
 800956e:	bf14      	ite	ne
 8009570:	2301      	movne	r3, #1
 8009572:	2300      	moveq	r3, #0
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d016      	beq.n	80095a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2200      	movs	r2, #0
 800957e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2220      	movs	r2, #32
 8009584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2200      	movs	r2, #0
 800958c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009594:	f043 0220 	orr.w	r2, r3, #32
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e021      	b.n	80095ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	0c1b      	lsrs	r3, r3, #16
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d10c      	bne.n	80095cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	43da      	mvns	r2, r3
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	4013      	ands	r3, r2
 80095be:	b29b      	uxth	r3, r3
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	bf14      	ite	ne
 80095c4:	2301      	movne	r3, #1
 80095c6:	2300      	moveq	r3, #0
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	e00b      	b.n	80095e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	699b      	ldr	r3, [r3, #24]
 80095d2:	43da      	mvns	r2, r3
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	4013      	ands	r3, r2
 80095d8:	b29b      	uxth	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	bf14      	ite	ne
 80095de:	2301      	movne	r3, #1
 80095e0:	2300      	moveq	r3, #0
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	f47f af6d 	bne.w	80094c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3710      	adds	r7, #16
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	60f8      	str	r0, [r7, #12]
 80095fc:	60b9      	str	r1, [r7, #8]
 80095fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009600:	e034      	b.n	800966c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f000 f8e3 	bl	80097ce <I2C_IsAcknowledgeFailed>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d001      	beq.n	8009612 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	e034      	b.n	800967c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009618:	d028      	beq.n	800966c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800961a:	f7fd f8a1 	bl	8006760 <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	68ba      	ldr	r2, [r7, #8]
 8009626:	429a      	cmp	r2, r3
 8009628:	d302      	bcc.n	8009630 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d11d      	bne.n	800966c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800963a:	2b80      	cmp	r3, #128	@ 0x80
 800963c:	d016      	beq.n	800966c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2220      	movs	r2, #32
 8009648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009658:	f043 0220 	orr.w	r2, r3, #32
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009668:	2301      	movs	r3, #1
 800966a:	e007      	b.n	800967c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009676:	2b80      	cmp	r3, #128	@ 0x80
 8009678:	d1c3      	bne.n	8009602 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009690:	e034      	b.n	80096fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 f89b 	bl	80097ce <I2C_IsAcknowledgeFailed>
 8009698:	4603      	mov	r3, r0
 800969a:	2b00      	cmp	r3, #0
 800969c:	d001      	beq.n	80096a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e034      	b.n	800970c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096a8:	d028      	beq.n	80096fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096aa:	f7fd f859 	bl	8006760 <HAL_GetTick>
 80096ae:	4602      	mov	r2, r0
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	1ad3      	subs	r3, r2, r3
 80096b4:	68ba      	ldr	r2, [r7, #8]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d302      	bcc.n	80096c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d11d      	bne.n	80096fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	695b      	ldr	r3, [r3, #20]
 80096c6:	f003 0304 	and.w	r3, r3, #4
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d016      	beq.n	80096fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2220      	movs	r2, #32
 80096d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e8:	f043 0220 	orr.w	r2, r3, #32
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2200      	movs	r2, #0
 80096f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	e007      	b.n	800970c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	f003 0304 	and.w	r3, r3, #4
 8009706:	2b04      	cmp	r3, #4
 8009708:	d1c3      	bne.n	8009692 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3710      	adds	r7, #16
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009720:	e049      	b.n	80097b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	f003 0310 	and.w	r3, r3, #16
 800972c:	2b10      	cmp	r3, #16
 800972e:	d119      	bne.n	8009764 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f06f 0210 	mvn.w	r2, #16
 8009738:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2220      	movs	r2, #32
 8009744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2200      	movs	r2, #0
 800974c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2200      	movs	r2, #0
 800975c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e030      	b.n	80097c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009764:	f7fc fffc 	bl	8006760 <HAL_GetTick>
 8009768:	4602      	mov	r2, r0
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	1ad3      	subs	r3, r2, r3
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	429a      	cmp	r2, r3
 8009772:	d302      	bcc.n	800977a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d11d      	bne.n	80097b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	695b      	ldr	r3, [r3, #20]
 8009780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009784:	2b40      	cmp	r3, #64	@ 0x40
 8009786:	d016      	beq.n	80097b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2220      	movs	r2, #32
 8009792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a2:	f043 0220 	orr.w	r2, r3, #32
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e007      	b.n	80097c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	695b      	ldr	r3, [r3, #20]
 80097bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097c0:	2b40      	cmp	r3, #64	@ 0x40
 80097c2:	d1ae      	bne.n	8009722 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b083      	sub	sp, #12
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097e4:	d11b      	bne.n	800981e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80097ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2220      	movs	r2, #32
 80097fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800980a:	f043 0204 	orr.w	r2, r3, #4
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e000      	b.n	8009820 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009832:	2300      	movs	r3, #0
 8009834:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009836:	2300      	movs	r3, #0
 8009838:	603b      	str	r3, [r7, #0]
 800983a:	4b20      	ldr	r3, [pc, #128]	@ (80098bc <HAL_PWREx_EnableOverDrive+0x90>)
 800983c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800983e:	4a1f      	ldr	r2, [pc, #124]	@ (80098bc <HAL_PWREx_EnableOverDrive+0x90>)
 8009840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009844:	6413      	str	r3, [r2, #64]	@ 0x40
 8009846:	4b1d      	ldr	r3, [pc, #116]	@ (80098bc <HAL_PWREx_EnableOverDrive+0x90>)
 8009848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800984a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800984e:	603b      	str	r3, [r7, #0]
 8009850:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009852:	4b1b      	ldr	r3, [pc, #108]	@ (80098c0 <HAL_PWREx_EnableOverDrive+0x94>)
 8009854:	2201      	movs	r2, #1
 8009856:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009858:	f7fc ff82 	bl	8006760 <HAL_GetTick>
 800985c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800985e:	e009      	b.n	8009874 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009860:	f7fc ff7e 	bl	8006760 <HAL_GetTick>
 8009864:	4602      	mov	r2, r0
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800986e:	d901      	bls.n	8009874 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009870:	2303      	movs	r3, #3
 8009872:	e01f      	b.n	80098b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009874:	4b13      	ldr	r3, [pc, #76]	@ (80098c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800987c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009880:	d1ee      	bne.n	8009860 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009882:	4b11      	ldr	r3, [pc, #68]	@ (80098c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009884:	2201      	movs	r2, #1
 8009886:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009888:	f7fc ff6a 	bl	8006760 <HAL_GetTick>
 800988c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800988e:	e009      	b.n	80098a4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009890:	f7fc ff66 	bl	8006760 <HAL_GetTick>
 8009894:	4602      	mov	r2, r0
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800989e:	d901      	bls.n	80098a4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80098a0:	2303      	movs	r3, #3
 80098a2:	e007      	b.n	80098b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80098a4:	4b07      	ldr	r3, [pc, #28]	@ (80098c4 <HAL_PWREx_EnableOverDrive+0x98>)
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098b0:	d1ee      	bne.n	8009890 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	40023800 	.word	0x40023800
 80098c0:	420e0040 	.word	0x420e0040
 80098c4:	40007000 	.word	0x40007000
 80098c8:	420e0044 	.word	0x420e0044

080098cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d101      	bne.n	80098e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e0cc      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80098e0:	4b68      	ldr	r3, [pc, #416]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f003 030f 	and.w	r3, r3, #15
 80098e8:	683a      	ldr	r2, [r7, #0]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d90c      	bls.n	8009908 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098ee:	4b65      	ldr	r3, [pc, #404]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 80098f0:	683a      	ldr	r2, [r7, #0]
 80098f2:	b2d2      	uxtb	r2, r2
 80098f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80098f6:	4b63      	ldr	r3, [pc, #396]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f003 030f 	and.w	r3, r3, #15
 80098fe:	683a      	ldr	r2, [r7, #0]
 8009900:	429a      	cmp	r2, r3
 8009902:	d001      	beq.n	8009908 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e0b8      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f003 0302 	and.w	r3, r3, #2
 8009910:	2b00      	cmp	r3, #0
 8009912:	d020      	beq.n	8009956 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f003 0304 	and.w	r3, r3, #4
 800991c:	2b00      	cmp	r3, #0
 800991e:	d005      	beq.n	800992c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009920:	4b59      	ldr	r3, [pc, #356]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	4a58      	ldr	r2, [pc, #352]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009926:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800992a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f003 0308 	and.w	r3, r3, #8
 8009934:	2b00      	cmp	r3, #0
 8009936:	d005      	beq.n	8009944 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009938:	4b53      	ldr	r3, [pc, #332]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	4a52      	ldr	r2, [pc, #328]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 800993e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009942:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009944:	4b50      	ldr	r3, [pc, #320]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	494d      	ldr	r1, [pc, #308]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009952:	4313      	orrs	r3, r2
 8009954:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	2b00      	cmp	r3, #0
 8009960:	d044      	beq.n	80099ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d107      	bne.n	800997a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800996a:	4b47      	ldr	r3, [pc, #284]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009972:	2b00      	cmp	r3, #0
 8009974:	d119      	bne.n	80099aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e07f      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	2b02      	cmp	r3, #2
 8009980:	d003      	beq.n	800998a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009986:	2b03      	cmp	r3, #3
 8009988:	d107      	bne.n	800999a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800998a:	4b3f      	ldr	r3, [pc, #252]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009992:	2b00      	cmp	r3, #0
 8009994:	d109      	bne.n	80099aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	e06f      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800999a:	4b3b      	ldr	r3, [pc, #236]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 0302 	and.w	r3, r3, #2
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d101      	bne.n	80099aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	e067      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099aa:	4b37      	ldr	r3, [pc, #220]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	f023 0203 	bic.w	r2, r3, #3
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	4934      	ldr	r1, [pc, #208]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 80099b8:	4313      	orrs	r3, r2
 80099ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80099bc:	f7fc fed0 	bl	8006760 <HAL_GetTick>
 80099c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099c2:	e00a      	b.n	80099da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099c4:	f7fc fecc 	bl	8006760 <HAL_GetTick>
 80099c8:	4602      	mov	r2, r0
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d901      	bls.n	80099da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e04f      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099da:	4b2b      	ldr	r3, [pc, #172]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	f003 020c 	and.w	r2, r3, #12
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d1eb      	bne.n	80099c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80099ec:	4b25      	ldr	r3, [pc, #148]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 030f 	and.w	r3, r3, #15
 80099f4:	683a      	ldr	r2, [r7, #0]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d20c      	bcs.n	8009a14 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099fa:	4b22      	ldr	r3, [pc, #136]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	b2d2      	uxtb	r2, r2
 8009a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a02:	4b20      	ldr	r3, [pc, #128]	@ (8009a84 <HAL_RCC_ClockConfig+0x1b8>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f003 030f 	and.w	r3, r3, #15
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d001      	beq.n	8009a14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e032      	b.n	8009a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 0304 	and.w	r3, r3, #4
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d008      	beq.n	8009a32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a20:	4b19      	ldr	r3, [pc, #100]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	4916      	ldr	r1, [pc, #88]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 0308 	and.w	r3, r3, #8
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d009      	beq.n	8009a52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a3e:	4b12      	ldr	r3, [pc, #72]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009a40:	689b      	ldr	r3, [r3, #8]
 8009a42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	00db      	lsls	r3, r3, #3
 8009a4c:	490e      	ldr	r1, [pc, #56]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a52:	f000 f855 	bl	8009b00 <HAL_RCC_GetSysClockFreq>
 8009a56:	4602      	mov	r2, r0
 8009a58:	4b0b      	ldr	r3, [pc, #44]	@ (8009a88 <HAL_RCC_ClockConfig+0x1bc>)
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	091b      	lsrs	r3, r3, #4
 8009a5e:	f003 030f 	and.w	r3, r3, #15
 8009a62:	490a      	ldr	r1, [pc, #40]	@ (8009a8c <HAL_RCC_ClockConfig+0x1c0>)
 8009a64:	5ccb      	ldrb	r3, [r1, r3]
 8009a66:	fa22 f303 	lsr.w	r3, r2, r3
 8009a6a:	4a09      	ldr	r2, [pc, #36]	@ (8009a90 <HAL_RCC_ClockConfig+0x1c4>)
 8009a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009a6e:	4b09      	ldr	r3, [pc, #36]	@ (8009a94 <HAL_RCC_ClockConfig+0x1c8>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7fc fe30 	bl	80066d8 <HAL_InitTick>

  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	40023c00 	.word	0x40023c00
 8009a88:	40023800 	.word	0x40023800
 8009a8c:	0800fff8 	.word	0x0800fff8
 8009a90:	20000064 	.word	0x20000064
 8009a94:	20000098 	.word	0x20000098

08009a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009a9c:	4b03      	ldr	r3, [pc, #12]	@ (8009aac <HAL_RCC_GetHCLKFreq+0x14>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	20000064 	.word	0x20000064

08009ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009ab4:	f7ff fff0 	bl	8009a98 <HAL_RCC_GetHCLKFreq>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	4b05      	ldr	r3, [pc, #20]	@ (8009ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	0a9b      	lsrs	r3, r3, #10
 8009ac0:	f003 0307 	and.w	r3, r3, #7
 8009ac4:	4903      	ldr	r1, [pc, #12]	@ (8009ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ac6:	5ccb      	ldrb	r3, [r1, r3]
 8009ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	40023800 	.word	0x40023800
 8009ad4:	08010008 	.word	0x08010008

08009ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009adc:	f7ff ffdc 	bl	8009a98 <HAL_RCC_GetHCLKFreq>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	4b05      	ldr	r3, [pc, #20]	@ (8009af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009ae4:	689b      	ldr	r3, [r3, #8]
 8009ae6:	0b5b      	lsrs	r3, r3, #13
 8009ae8:	f003 0307 	and.w	r3, r3, #7
 8009aec:	4903      	ldr	r1, [pc, #12]	@ (8009afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8009aee:	5ccb      	ldrb	r3, [r1, r3]
 8009af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	40023800 	.word	0x40023800
 8009afc:	08010008 	.word	0x08010008

08009b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b04:	b0ae      	sub	sp, #184	@ 0xb8
 8009b06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8009b14:	2300      	movs	r3, #0
 8009b16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8009b20:	2300      	movs	r3, #0
 8009b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009b26:	4bcb      	ldr	r3, [pc, #812]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	f003 030c 	and.w	r3, r3, #12
 8009b2e:	2b0c      	cmp	r3, #12
 8009b30:	f200 8206 	bhi.w	8009f40 <HAL_RCC_GetSysClockFreq+0x440>
 8009b34:	a201      	add	r2, pc, #4	@ (adr r2, 8009b3c <HAL_RCC_GetSysClockFreq+0x3c>)
 8009b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3a:	bf00      	nop
 8009b3c:	08009b71 	.word	0x08009b71
 8009b40:	08009f41 	.word	0x08009f41
 8009b44:	08009f41 	.word	0x08009f41
 8009b48:	08009f41 	.word	0x08009f41
 8009b4c:	08009b79 	.word	0x08009b79
 8009b50:	08009f41 	.word	0x08009f41
 8009b54:	08009f41 	.word	0x08009f41
 8009b58:	08009f41 	.word	0x08009f41
 8009b5c:	08009b81 	.word	0x08009b81
 8009b60:	08009f41 	.word	0x08009f41
 8009b64:	08009f41 	.word	0x08009f41
 8009b68:	08009f41 	.word	0x08009f41
 8009b6c:	08009d71 	.word	0x08009d71
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009b70:	4bb9      	ldr	r3, [pc, #740]	@ (8009e58 <HAL_RCC_GetSysClockFreq+0x358>)
 8009b72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009b76:	e1e7      	b.n	8009f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009b78:	4bb8      	ldr	r3, [pc, #736]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x35c>)
 8009b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009b7e:	e1e3      	b.n	8009f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009b80:	4bb4      	ldr	r3, [pc, #720]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009b8c:	4bb1      	ldr	r3, [pc, #708]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d071      	beq.n	8009c7c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b98:	4bae      	ldr	r3, [pc, #696]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	099b      	lsrs	r3, r3, #6
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ba4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8009ba8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	f04f 0000 	mov.w	r0, #0
 8009bc6:	f04f 0100 	mov.w	r1, #0
 8009bca:	0159      	lsls	r1, r3, #5
 8009bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009bd0:	0150      	lsls	r0, r2, #5
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	1a51      	subs	r1, r2, r1
 8009bda:	6439      	str	r1, [r7, #64]	@ 0x40
 8009bdc:	4629      	mov	r1, r5
 8009bde:	eb63 0301 	sbc.w	r3, r3, r1
 8009be2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009be4:	f04f 0200 	mov.w	r2, #0
 8009be8:	f04f 0300 	mov.w	r3, #0
 8009bec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8009bf0:	4649      	mov	r1, r9
 8009bf2:	018b      	lsls	r3, r1, #6
 8009bf4:	4641      	mov	r1, r8
 8009bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009bfa:	4641      	mov	r1, r8
 8009bfc:	018a      	lsls	r2, r1, #6
 8009bfe:	4641      	mov	r1, r8
 8009c00:	1a51      	subs	r1, r2, r1
 8009c02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009c04:	4649      	mov	r1, r9
 8009c06:	eb63 0301 	sbc.w	r3, r3, r1
 8009c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c0c:	f04f 0200 	mov.w	r2, #0
 8009c10:	f04f 0300 	mov.w	r3, #0
 8009c14:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8009c18:	4649      	mov	r1, r9
 8009c1a:	00cb      	lsls	r3, r1, #3
 8009c1c:	4641      	mov	r1, r8
 8009c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c22:	4641      	mov	r1, r8
 8009c24:	00ca      	lsls	r2, r1, #3
 8009c26:	4610      	mov	r0, r2
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	4622      	mov	r2, r4
 8009c2e:	189b      	adds	r3, r3, r2
 8009c30:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c32:	462b      	mov	r3, r5
 8009c34:	460a      	mov	r2, r1
 8009c36:	eb42 0303 	adc.w	r3, r2, r3
 8009c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c3c:	f04f 0200 	mov.w	r2, #0
 8009c40:	f04f 0300 	mov.w	r3, #0
 8009c44:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009c48:	4629      	mov	r1, r5
 8009c4a:	024b      	lsls	r3, r1, #9
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009c52:	4621      	mov	r1, r4
 8009c54:	024a      	lsls	r2, r1, #9
 8009c56:	4610      	mov	r0, r2
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009c68:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8009c6c:	f7f7 f82c 	bl	8000cc8 <__aeabi_uldivmod>
 8009c70:	4602      	mov	r2, r0
 8009c72:	460b      	mov	r3, r1
 8009c74:	4613      	mov	r3, r2
 8009c76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c7a:	e067      	b.n	8009d4c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c7c:	4b75      	ldr	r3, [pc, #468]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	099b      	lsrs	r3, r3, #6
 8009c82:	2200      	movs	r2, #0
 8009c84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c88:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009c8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c96:	2300      	movs	r3, #0
 8009c98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c9a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8009c9e:	4622      	mov	r2, r4
 8009ca0:	462b      	mov	r3, r5
 8009ca2:	f04f 0000 	mov.w	r0, #0
 8009ca6:	f04f 0100 	mov.w	r1, #0
 8009caa:	0159      	lsls	r1, r3, #5
 8009cac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009cb0:	0150      	lsls	r0, r2, #5
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	1a51      	subs	r1, r2, r1
 8009cba:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	eb63 0301 	sbc.w	r3, r3, r1
 8009cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cc4:	f04f 0200 	mov.w	r2, #0
 8009cc8:	f04f 0300 	mov.w	r3, #0
 8009ccc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8009cd0:	4649      	mov	r1, r9
 8009cd2:	018b      	lsls	r3, r1, #6
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009cda:	4641      	mov	r1, r8
 8009cdc:	018a      	lsls	r2, r1, #6
 8009cde:	4641      	mov	r1, r8
 8009ce0:	ebb2 0a01 	subs.w	sl, r2, r1
 8009ce4:	4649      	mov	r1, r9
 8009ce6:	eb63 0b01 	sbc.w	fp, r3, r1
 8009cea:	f04f 0200 	mov.w	r2, #0
 8009cee:	f04f 0300 	mov.w	r3, #0
 8009cf2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cf6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009cfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cfe:	4692      	mov	sl, r2
 8009d00:	469b      	mov	fp, r3
 8009d02:	4623      	mov	r3, r4
 8009d04:	eb1a 0303 	adds.w	r3, sl, r3
 8009d08:	623b      	str	r3, [r7, #32]
 8009d0a:	462b      	mov	r3, r5
 8009d0c:	eb4b 0303 	adc.w	r3, fp, r3
 8009d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d12:	f04f 0200 	mov.w	r2, #0
 8009d16:	f04f 0300 	mov.w	r3, #0
 8009d1a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8009d1e:	4629      	mov	r1, r5
 8009d20:	028b      	lsls	r3, r1, #10
 8009d22:	4621      	mov	r1, r4
 8009d24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009d28:	4621      	mov	r1, r4
 8009d2a:	028a      	lsls	r2, r1, #10
 8009d2c:	4610      	mov	r0, r2
 8009d2e:	4619      	mov	r1, r3
 8009d30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d34:	2200      	movs	r2, #0
 8009d36:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d38:	677a      	str	r2, [r7, #116]	@ 0x74
 8009d3a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8009d3e:	f7f6 ffc3 	bl	8000cc8 <__aeabi_uldivmod>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4613      	mov	r3, r2
 8009d48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009d4c:	4b41      	ldr	r3, [pc, #260]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009d4e:	685b      	ldr	r3, [r3, #4]
 8009d50:	0c1b      	lsrs	r3, r3, #16
 8009d52:	f003 0303 	and.w	r3, r3, #3
 8009d56:	3301      	adds	r3, #1
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8009d5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009d62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009d6e:	e0eb      	b.n	8009f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009d70:	4b38      	ldr	r3, [pc, #224]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009d7c:	4b35      	ldr	r3, [pc, #212]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009d7e:	685b      	ldr	r3, [r3, #4]
 8009d80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d06b      	beq.n	8009e60 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009d88:	4b32      	ldr	r3, [pc, #200]	@ (8009e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	099b      	lsrs	r3, r3, #6
 8009d8e:	2200      	movs	r2, #0
 8009d90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009da0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8009da4:	4622      	mov	r2, r4
 8009da6:	462b      	mov	r3, r5
 8009da8:	f04f 0000 	mov.w	r0, #0
 8009dac:	f04f 0100 	mov.w	r1, #0
 8009db0:	0159      	lsls	r1, r3, #5
 8009db2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009db6:	0150      	lsls	r0, r2, #5
 8009db8:	4602      	mov	r2, r0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	1a51      	subs	r1, r2, r1
 8009dc0:	61b9      	str	r1, [r7, #24]
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	eb63 0301 	sbc.w	r3, r3, r1
 8009dc8:	61fb      	str	r3, [r7, #28]
 8009dca:	f04f 0200 	mov.w	r2, #0
 8009dce:	f04f 0300 	mov.w	r3, #0
 8009dd2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	018b      	lsls	r3, r1, #6
 8009dda:	4651      	mov	r1, sl
 8009ddc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009de0:	4651      	mov	r1, sl
 8009de2:	018a      	lsls	r2, r1, #6
 8009de4:	4651      	mov	r1, sl
 8009de6:	ebb2 0801 	subs.w	r8, r2, r1
 8009dea:	4659      	mov	r1, fp
 8009dec:	eb63 0901 	sbc.w	r9, r3, r1
 8009df0:	f04f 0200 	mov.w	r2, #0
 8009df4:	f04f 0300 	mov.w	r3, #0
 8009df8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009dfc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009e00:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009e04:	4690      	mov	r8, r2
 8009e06:	4699      	mov	r9, r3
 8009e08:	4623      	mov	r3, r4
 8009e0a:	eb18 0303 	adds.w	r3, r8, r3
 8009e0e:	613b      	str	r3, [r7, #16]
 8009e10:	462b      	mov	r3, r5
 8009e12:	eb49 0303 	adc.w	r3, r9, r3
 8009e16:	617b      	str	r3, [r7, #20]
 8009e18:	f04f 0200 	mov.w	r2, #0
 8009e1c:	f04f 0300 	mov.w	r3, #0
 8009e20:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009e24:	4629      	mov	r1, r5
 8009e26:	024b      	lsls	r3, r1, #9
 8009e28:	4621      	mov	r1, r4
 8009e2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009e2e:	4621      	mov	r1, r4
 8009e30:	024a      	lsls	r2, r1, #9
 8009e32:	4610      	mov	r0, r2
 8009e34:	4619      	mov	r1, r3
 8009e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e3e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009e40:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009e44:	f7f6 ff40 	bl	8000cc8 <__aeabi_uldivmod>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	4613      	mov	r3, r2
 8009e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e52:	e065      	b.n	8009f20 <HAL_RCC_GetSysClockFreq+0x420>
 8009e54:	40023800 	.word	0x40023800
 8009e58:	00f42400 	.word	0x00f42400
 8009e5c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009e60:	4b3d      	ldr	r3, [pc, #244]	@ (8009f58 <HAL_RCC_GetSysClockFreq+0x458>)
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	099b      	lsrs	r3, r3, #6
 8009e66:	2200      	movs	r2, #0
 8009e68:	4618      	mov	r0, r3
 8009e6a:	4611      	mov	r1, r2
 8009e6c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009e70:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e72:	2300      	movs	r3, #0
 8009e74:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e76:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8009e7a:	4642      	mov	r2, r8
 8009e7c:	464b      	mov	r3, r9
 8009e7e:	f04f 0000 	mov.w	r0, #0
 8009e82:	f04f 0100 	mov.w	r1, #0
 8009e86:	0159      	lsls	r1, r3, #5
 8009e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009e8c:	0150      	lsls	r0, r2, #5
 8009e8e:	4602      	mov	r2, r0
 8009e90:	460b      	mov	r3, r1
 8009e92:	4641      	mov	r1, r8
 8009e94:	1a51      	subs	r1, r2, r1
 8009e96:	60b9      	str	r1, [r7, #8]
 8009e98:	4649      	mov	r1, r9
 8009e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8009e9e:	60fb      	str	r3, [r7, #12]
 8009ea0:	f04f 0200 	mov.w	r2, #0
 8009ea4:	f04f 0300 	mov.w	r3, #0
 8009ea8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8009eac:	4659      	mov	r1, fp
 8009eae:	018b      	lsls	r3, r1, #6
 8009eb0:	4651      	mov	r1, sl
 8009eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009eb6:	4651      	mov	r1, sl
 8009eb8:	018a      	lsls	r2, r1, #6
 8009eba:	4651      	mov	r1, sl
 8009ebc:	1a54      	subs	r4, r2, r1
 8009ebe:	4659      	mov	r1, fp
 8009ec0:	eb63 0501 	sbc.w	r5, r3, r1
 8009ec4:	f04f 0200 	mov.w	r2, #0
 8009ec8:	f04f 0300 	mov.w	r3, #0
 8009ecc:	00eb      	lsls	r3, r5, #3
 8009ece:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009ed2:	00e2      	lsls	r2, r4, #3
 8009ed4:	4614      	mov	r4, r2
 8009ed6:	461d      	mov	r5, r3
 8009ed8:	4643      	mov	r3, r8
 8009eda:	18e3      	adds	r3, r4, r3
 8009edc:	603b      	str	r3, [r7, #0]
 8009ede:	464b      	mov	r3, r9
 8009ee0:	eb45 0303 	adc.w	r3, r5, r3
 8009ee4:	607b      	str	r3, [r7, #4]
 8009ee6:	f04f 0200 	mov.w	r2, #0
 8009eea:	f04f 0300 	mov.w	r3, #0
 8009eee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	028b      	lsls	r3, r1, #10
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009efc:	4621      	mov	r1, r4
 8009efe:	028a      	lsls	r2, r1, #10
 8009f00:	4610      	mov	r0, r2
 8009f02:	4619      	mov	r1, r3
 8009f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f08:	2200      	movs	r2, #0
 8009f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f0c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009f0e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f12:	f7f6 fed9 	bl	8000cc8 <__aeabi_uldivmod>
 8009f16:	4602      	mov	r2, r0
 8009f18:	460b      	mov	r3, r1
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009f20:	4b0d      	ldr	r3, [pc, #52]	@ (8009f58 <HAL_RCC_GetSysClockFreq+0x458>)
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	0f1b      	lsrs	r3, r3, #28
 8009f26:	f003 0307 	and.w	r3, r3, #7
 8009f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8009f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009f3e:	e003      	b.n	8009f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009f40:	4b06      	ldr	r3, [pc, #24]	@ (8009f5c <HAL_RCC_GetSysClockFreq+0x45c>)
 8009f42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009f46:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009f48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	37b8      	adds	r7, #184	@ 0xb8
 8009f50:	46bd      	mov	sp, r7
 8009f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f56:	bf00      	nop
 8009f58:	40023800 	.word	0x40023800
 8009f5c:	00f42400 	.word	0x00f42400

08009f60 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d101      	bne.n	8009f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e28d      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0301 	and.w	r3, r3, #1
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f000 8083 	beq.w	800a086 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009f80:	4b94      	ldr	r3, [pc, #592]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	f003 030c 	and.w	r3, r3, #12
 8009f88:	2b04      	cmp	r3, #4
 8009f8a:	d019      	beq.n	8009fc0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009f8c:	4b91      	ldr	r3, [pc, #580]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	f003 030c 	and.w	r3, r3, #12
        || \
 8009f94:	2b08      	cmp	r3, #8
 8009f96:	d106      	bne.n	8009fa6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009f98:	4b8e      	ldr	r3, [pc, #568]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fa4:	d00c      	beq.n	8009fc0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009fa6:	4b8b      	ldr	r3, [pc, #556]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009fae:	2b0c      	cmp	r3, #12
 8009fb0:	d112      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009fb2:	4b88      	ldr	r3, [pc, #544]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fbe:	d10b      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009fc0:	4b84      	ldr	r3, [pc, #528]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d05b      	beq.n	800a084 <HAL_RCC_OscConfig+0x124>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d157      	bne.n	800a084 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e25a      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fe0:	d106      	bne.n	8009ff0 <HAL_RCC_OscConfig+0x90>
 8009fe2:	4b7c      	ldr	r3, [pc, #496]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a7b      	ldr	r2, [pc, #492]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fec:	6013      	str	r3, [r2, #0]
 8009fee:	e01d      	b.n	800a02c <HAL_RCC_OscConfig+0xcc>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009ff8:	d10c      	bne.n	800a014 <HAL_RCC_OscConfig+0xb4>
 8009ffa:	4b76      	ldr	r3, [pc, #472]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a75      	ldr	r2, [pc, #468]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a004:	6013      	str	r3, [r2, #0]
 800a006:	4b73      	ldr	r3, [pc, #460]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a72      	ldr	r2, [pc, #456]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a00c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	e00b      	b.n	800a02c <HAL_RCC_OscConfig+0xcc>
 800a014:	4b6f      	ldr	r3, [pc, #444]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a6e      	ldr	r2, [pc, #440]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a01a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a01e:	6013      	str	r3, [r2, #0]
 800a020:	4b6c      	ldr	r3, [pc, #432]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a6b      	ldr	r2, [pc, #428]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a02a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d013      	beq.n	800a05c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a034:	f7fc fb94 	bl	8006760 <HAL_GetTick>
 800a038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a03a:	e008      	b.n	800a04e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a03c:	f7fc fb90 	bl	8006760 <HAL_GetTick>
 800a040:	4602      	mov	r2, r0
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	1ad3      	subs	r3, r2, r3
 800a046:	2b64      	cmp	r3, #100	@ 0x64
 800a048:	d901      	bls.n	800a04e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a04a:	2303      	movs	r3, #3
 800a04c:	e21f      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a04e:	4b61      	ldr	r3, [pc, #388]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d0f0      	beq.n	800a03c <HAL_RCC_OscConfig+0xdc>
 800a05a:	e014      	b.n	800a086 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a05c:	f7fc fb80 	bl	8006760 <HAL_GetTick>
 800a060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a062:	e008      	b.n	800a076 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a064:	f7fc fb7c 	bl	8006760 <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	1ad3      	subs	r3, r2, r3
 800a06e:	2b64      	cmp	r3, #100	@ 0x64
 800a070:	d901      	bls.n	800a076 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800a072:	2303      	movs	r3, #3
 800a074:	e20b      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a076:	4b57      	ldr	r3, [pc, #348]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1f0      	bne.n	800a064 <HAL_RCC_OscConfig+0x104>
 800a082:	e000      	b.n	800a086 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d06f      	beq.n	800a172 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a092:	4b50      	ldr	r3, [pc, #320]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f003 030c 	and.w	r3, r3, #12
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d017      	beq.n	800a0ce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a09e:	4b4d      	ldr	r3, [pc, #308]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	f003 030c 	and.w	r3, r3, #12
        || \
 800a0a6:	2b08      	cmp	r3, #8
 800a0a8:	d105      	bne.n	800a0b6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a0aa:	4b4a      	ldr	r3, [pc, #296]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d00b      	beq.n	800a0ce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0b6:	4b47      	ldr	r3, [pc, #284]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800a0be:	2b0c      	cmp	r3, #12
 800a0c0:	d11c      	bne.n	800a0fc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0c2:	4b44      	ldr	r3, [pc, #272]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d116      	bne.n	800a0fc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0ce:	4b41      	ldr	r3, [pc, #260]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f003 0302 	and.w	r3, r3, #2
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d005      	beq.n	800a0e6 <HAL_RCC_OscConfig+0x186>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d001      	beq.n	800a0e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e1d3      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0e6:	4b3b      	ldr	r3, [pc, #236]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	691b      	ldr	r3, [r3, #16]
 800a0f2:	00db      	lsls	r3, r3, #3
 800a0f4:	4937      	ldr	r1, [pc, #220]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0fa:	e03a      	b.n	800a172 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	68db      	ldr	r3, [r3, #12]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d020      	beq.n	800a146 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a104:	4b34      	ldr	r3, [pc, #208]	@ (800a1d8 <HAL_RCC_OscConfig+0x278>)
 800a106:	2201      	movs	r2, #1
 800a108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a10a:	f7fc fb29 	bl	8006760 <HAL_GetTick>
 800a10e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a110:	e008      	b.n	800a124 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a112:	f7fc fb25 	bl	8006760 <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	2b02      	cmp	r3, #2
 800a11e:	d901      	bls.n	800a124 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800a120:	2303      	movs	r3, #3
 800a122:	e1b4      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a124:	4b2b      	ldr	r3, [pc, #172]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f003 0302 	and.w	r3, r3, #2
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d0f0      	beq.n	800a112 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a130:	4b28      	ldr	r3, [pc, #160]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	691b      	ldr	r3, [r3, #16]
 800a13c:	00db      	lsls	r3, r3, #3
 800a13e:	4925      	ldr	r1, [pc, #148]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a140:	4313      	orrs	r3, r2
 800a142:	600b      	str	r3, [r1, #0]
 800a144:	e015      	b.n	800a172 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a146:	4b24      	ldr	r3, [pc, #144]	@ (800a1d8 <HAL_RCC_OscConfig+0x278>)
 800a148:	2200      	movs	r2, #0
 800a14a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a14c:	f7fc fb08 	bl	8006760 <HAL_GetTick>
 800a150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a152:	e008      	b.n	800a166 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a154:	f7fc fb04 	bl	8006760 <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d901      	bls.n	800a166 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e193      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a166:	4b1b      	ldr	r3, [pc, #108]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f003 0302 	and.w	r3, r3, #2
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1f0      	bne.n	800a154 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 0308 	and.w	r3, r3, #8
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d036      	beq.n	800a1ec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	695b      	ldr	r3, [r3, #20]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d016      	beq.n	800a1b4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a186:	4b15      	ldr	r3, [pc, #84]	@ (800a1dc <HAL_RCC_OscConfig+0x27c>)
 800a188:	2201      	movs	r2, #1
 800a18a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a18c:	f7fc fae8 	bl	8006760 <HAL_GetTick>
 800a190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a192:	e008      	b.n	800a1a6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a194:	f7fc fae4 	bl	8006760 <HAL_GetTick>
 800a198:	4602      	mov	r2, r0
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	1ad3      	subs	r3, r2, r3
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	d901      	bls.n	800a1a6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800a1a2:	2303      	movs	r3, #3
 800a1a4:	e173      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a1d4 <HAL_RCC_OscConfig+0x274>)
 800a1a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1aa:	f003 0302 	and.w	r3, r3, #2
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d0f0      	beq.n	800a194 <HAL_RCC_OscConfig+0x234>
 800a1b2:	e01b      	b.n	800a1ec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a1b4:	4b09      	ldr	r3, [pc, #36]	@ (800a1dc <HAL_RCC_OscConfig+0x27c>)
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1ba:	f7fc fad1 	bl	8006760 <HAL_GetTick>
 800a1be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1c0:	e00e      	b.n	800a1e0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a1c2:	f7fc facd 	bl	8006760 <HAL_GetTick>
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	1ad3      	subs	r3, r2, r3
 800a1cc:	2b02      	cmp	r3, #2
 800a1ce:	d907      	bls.n	800a1e0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800a1d0:	2303      	movs	r3, #3
 800a1d2:	e15c      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
 800a1d4:	40023800 	.word	0x40023800
 800a1d8:	42470000 	.word	0x42470000
 800a1dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1e0:	4b8a      	ldr	r3, [pc, #552]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a1e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1e4:	f003 0302 	and.w	r3, r3, #2
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1ea      	bne.n	800a1c2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 0304 	and.w	r3, r3, #4
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 8097 	beq.w	800a328 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1fe:	4b83      	ldr	r3, [pc, #524]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10f      	bne.n	800a22a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a20a:	2300      	movs	r3, #0
 800a20c:	60bb      	str	r3, [r7, #8]
 800a20e:	4b7f      	ldr	r3, [pc, #508]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a212:	4a7e      	ldr	r2, [pc, #504]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a218:	6413      	str	r3, [r2, #64]	@ 0x40
 800a21a:	4b7c      	ldr	r3, [pc, #496]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a21c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a21e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a222:	60bb      	str	r3, [r7, #8]
 800a224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a226:	2301      	movs	r3, #1
 800a228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a22a:	4b79      	ldr	r3, [pc, #484]	@ (800a410 <HAL_RCC_OscConfig+0x4b0>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a232:	2b00      	cmp	r3, #0
 800a234:	d118      	bne.n	800a268 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a236:	4b76      	ldr	r3, [pc, #472]	@ (800a410 <HAL_RCC_OscConfig+0x4b0>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a75      	ldr	r2, [pc, #468]	@ (800a410 <HAL_RCC_OscConfig+0x4b0>)
 800a23c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a242:	f7fc fa8d 	bl	8006760 <HAL_GetTick>
 800a246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a248:	e008      	b.n	800a25c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a24a:	f7fc fa89 	bl	8006760 <HAL_GetTick>
 800a24e:	4602      	mov	r2, r0
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	1ad3      	subs	r3, r2, r3
 800a254:	2b02      	cmp	r3, #2
 800a256:	d901      	bls.n	800a25c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800a258:	2303      	movs	r3, #3
 800a25a:	e118      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a25c:	4b6c      	ldr	r3, [pc, #432]	@ (800a410 <HAL_RCC_OscConfig+0x4b0>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0f0      	beq.n	800a24a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d106      	bne.n	800a27e <HAL_RCC_OscConfig+0x31e>
 800a270:	4b66      	ldr	r3, [pc, #408]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a274:	4a65      	ldr	r2, [pc, #404]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a276:	f043 0301 	orr.w	r3, r3, #1
 800a27a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a27c:	e01c      	b.n	800a2b8 <HAL_RCC_OscConfig+0x358>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	2b05      	cmp	r3, #5
 800a284:	d10c      	bne.n	800a2a0 <HAL_RCC_OscConfig+0x340>
 800a286:	4b61      	ldr	r3, [pc, #388]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a28a:	4a60      	ldr	r2, [pc, #384]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a28c:	f043 0304 	orr.w	r3, r3, #4
 800a290:	6713      	str	r3, [r2, #112]	@ 0x70
 800a292:	4b5e      	ldr	r3, [pc, #376]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a296:	4a5d      	ldr	r2, [pc, #372]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a298:	f043 0301 	orr.w	r3, r3, #1
 800a29c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a29e:	e00b      	b.n	800a2b8 <HAL_RCC_OscConfig+0x358>
 800a2a0:	4b5a      	ldr	r3, [pc, #360]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a2a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2a4:	4a59      	ldr	r2, [pc, #356]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a2a6:	f023 0301 	bic.w	r3, r3, #1
 800a2aa:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2ac:	4b57      	ldr	r3, [pc, #348]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a2ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2b0:	4a56      	ldr	r2, [pc, #344]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a2b2:	f023 0304 	bic.w	r3, r3, #4
 800a2b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d015      	beq.n	800a2ec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2c0:	f7fc fa4e 	bl	8006760 <HAL_GetTick>
 800a2c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2c6:	e00a      	b.n	800a2de <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2c8:	f7fc fa4a 	bl	8006760 <HAL_GetTick>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	1ad3      	subs	r3, r2, r3
 800a2d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d901      	bls.n	800a2de <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	e0d7      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2de:	4b4b      	ldr	r3, [pc, #300]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a2e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2e2:	f003 0302 	and.w	r3, r3, #2
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0ee      	beq.n	800a2c8 <HAL_RCC_OscConfig+0x368>
 800a2ea:	e014      	b.n	800a316 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ec:	f7fc fa38 	bl	8006760 <HAL_GetTick>
 800a2f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2f2:	e00a      	b.n	800a30a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2f4:	f7fc fa34 	bl	8006760 <HAL_GetTick>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a302:	4293      	cmp	r3, r2
 800a304:	d901      	bls.n	800a30a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a306:	2303      	movs	r3, #3
 800a308:	e0c1      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a30a:	4b40      	ldr	r3, [pc, #256]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a30c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a30e:	f003 0302 	and.w	r3, r3, #2
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1ee      	bne.n	800a2f4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a316:	7dfb      	ldrb	r3, [r7, #23]
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d105      	bne.n	800a328 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a31c:	4b3b      	ldr	r3, [pc, #236]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a31e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a320:	4a3a      	ldr	r2, [pc, #232]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a322:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a326:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	699b      	ldr	r3, [r3, #24]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	f000 80ad 	beq.w	800a48c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a332:	4b36      	ldr	r3, [pc, #216]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	f003 030c 	and.w	r3, r3, #12
 800a33a:	2b08      	cmp	r3, #8
 800a33c:	d060      	beq.n	800a400 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	2b02      	cmp	r3, #2
 800a344:	d145      	bne.n	800a3d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a346:	4b33      	ldr	r3, [pc, #204]	@ (800a414 <HAL_RCC_OscConfig+0x4b4>)
 800a348:	2200      	movs	r2, #0
 800a34a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a34c:	f7fc fa08 	bl	8006760 <HAL_GetTick>
 800a350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a352:	e008      	b.n	800a366 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a354:	f7fc fa04 	bl	8006760 <HAL_GetTick>
 800a358:	4602      	mov	r2, r0
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	1ad3      	subs	r3, r2, r3
 800a35e:	2b02      	cmp	r3, #2
 800a360:	d901      	bls.n	800a366 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800a362:	2303      	movs	r3, #3
 800a364:	e093      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a366:	4b29      	ldr	r3, [pc, #164]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d1f0      	bne.n	800a354 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	69da      	ldr	r2, [r3, #28]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6a1b      	ldr	r3, [r3, #32]
 800a37a:	431a      	orrs	r2, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a380:	019b      	lsls	r3, r3, #6
 800a382:	431a      	orrs	r2, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a388:	085b      	lsrs	r3, r3, #1
 800a38a:	3b01      	subs	r3, #1
 800a38c:	041b      	lsls	r3, r3, #16
 800a38e:	431a      	orrs	r2, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a394:	061b      	lsls	r3, r3, #24
 800a396:	431a      	orrs	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a39c:	071b      	lsls	r3, r3, #28
 800a39e:	491b      	ldr	r1, [pc, #108]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a3a4:	4b1b      	ldr	r3, [pc, #108]	@ (800a414 <HAL_RCC_OscConfig+0x4b4>)
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3aa:	f7fc f9d9 	bl	8006760 <HAL_GetTick>
 800a3ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3b0:	e008      	b.n	800a3c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3b2:	f7fc f9d5 	bl	8006760 <HAL_GetTick>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	1ad3      	subs	r3, r2, r3
 800a3bc:	2b02      	cmp	r3, #2
 800a3be:	d901      	bls.n	800a3c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800a3c0:	2303      	movs	r3, #3
 800a3c2:	e064      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3c4:	4b11      	ldr	r3, [pc, #68]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0f0      	beq.n	800a3b2 <HAL_RCC_OscConfig+0x452>
 800a3d0:	e05c      	b.n	800a48c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3d2:	4b10      	ldr	r3, [pc, #64]	@ (800a414 <HAL_RCC_OscConfig+0x4b4>)
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d8:	f7fc f9c2 	bl	8006760 <HAL_GetTick>
 800a3dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3de:	e008      	b.n	800a3f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3e0:	f7fc f9be 	bl	8006760 <HAL_GetTick>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d901      	bls.n	800a3f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800a3ee:	2303      	movs	r3, #3
 800a3f0:	e04d      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3f2:	4b06      	ldr	r3, [pc, #24]	@ (800a40c <HAL_RCC_OscConfig+0x4ac>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1f0      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x480>
 800a3fe:	e045      	b.n	800a48c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	699b      	ldr	r3, [r3, #24]
 800a404:	2b01      	cmp	r3, #1
 800a406:	d107      	bne.n	800a418 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	e040      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
 800a40c:	40023800 	.word	0x40023800
 800a410:	40007000 	.word	0x40007000
 800a414:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a418:	4b1f      	ldr	r3, [pc, #124]	@ (800a498 <HAL_RCC_OscConfig+0x538>)
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	2b01      	cmp	r3, #1
 800a424:	d030      	beq.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a430:	429a      	cmp	r2, r3
 800a432:	d129      	bne.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a43e:	429a      	cmp	r2, r3
 800a440:	d122      	bne.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a442:	68fa      	ldr	r2, [r7, #12]
 800a444:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a448:	4013      	ands	r3, r2
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a44e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a450:	4293      	cmp	r3, r2
 800a452:	d119      	bne.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a45e:	085b      	lsrs	r3, r3, #1
 800a460:	3b01      	subs	r3, #1
 800a462:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a464:	429a      	cmp	r2, r3
 800a466:	d10f      	bne.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a472:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a474:	429a      	cmp	r2, r3
 800a476:	d107      	bne.n	800a488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a482:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a484:	429a      	cmp	r2, r3
 800a486:	d001      	beq.n	800a48c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	e000      	b.n	800a48e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3718      	adds	r7, #24
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	40023800 	.word	0x40023800

0800a49c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d101      	bne.n	800a4ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e041      	b.n	800a532 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d106      	bne.n	800a4c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f7fa fb7a 	bl	8004bbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	3304      	adds	r3, #4
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4610      	mov	r0, r2
 800a4dc:	f000 faec 	bl	800aab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
	...

0800a53c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d109      	bne.n	800a560 <HAL_TIM_PWM_Start+0x24>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b01      	cmp	r3, #1
 800a556:	bf14      	ite	ne
 800a558:	2301      	movne	r3, #1
 800a55a:	2300      	moveq	r3, #0
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	e022      	b.n	800a5a6 <HAL_TIM_PWM_Start+0x6a>
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	2b04      	cmp	r3, #4
 800a564:	d109      	bne.n	800a57a <HAL_TIM_PWM_Start+0x3e>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	2b01      	cmp	r3, #1
 800a570:	bf14      	ite	ne
 800a572:	2301      	movne	r3, #1
 800a574:	2300      	moveq	r3, #0
 800a576:	b2db      	uxtb	r3, r3
 800a578:	e015      	b.n	800a5a6 <HAL_TIM_PWM_Start+0x6a>
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	2b08      	cmp	r3, #8
 800a57e:	d109      	bne.n	800a594 <HAL_TIM_PWM_Start+0x58>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a586:	b2db      	uxtb	r3, r3
 800a588:	2b01      	cmp	r3, #1
 800a58a:	bf14      	ite	ne
 800a58c:	2301      	movne	r3, #1
 800a58e:	2300      	moveq	r3, #0
 800a590:	b2db      	uxtb	r3, r3
 800a592:	e008      	b.n	800a5a6 <HAL_TIM_PWM_Start+0x6a>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	bf14      	ite	ne
 800a5a0:	2301      	movne	r3, #1
 800a5a2:	2300      	moveq	r3, #0
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d001      	beq.n	800a5ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e07c      	b.n	800a6a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d104      	bne.n	800a5be <HAL_TIM_PWM_Start+0x82>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a5bc:	e013      	b.n	800a5e6 <HAL_TIM_PWM_Start+0xaa>
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	2b04      	cmp	r3, #4
 800a5c2:	d104      	bne.n	800a5ce <HAL_TIM_PWM_Start+0x92>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a5cc:	e00b      	b.n	800a5e6 <HAL_TIM_PWM_Start+0xaa>
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	2b08      	cmp	r3, #8
 800a5d2:	d104      	bne.n	800a5de <HAL_TIM_PWM_Start+0xa2>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2202      	movs	r2, #2
 800a5d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a5dc:	e003      	b.n	800a5e6 <HAL_TIM_PWM_Start+0xaa>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2202      	movs	r2, #2
 800a5e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	6839      	ldr	r1, [r7, #0]
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f000 fcbe 	bl	800af70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a2d      	ldr	r2, [pc, #180]	@ (800a6b0 <HAL_TIM_PWM_Start+0x174>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d004      	beq.n	800a608 <HAL_TIM_PWM_Start+0xcc>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a2c      	ldr	r2, [pc, #176]	@ (800a6b4 <HAL_TIM_PWM_Start+0x178>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d101      	bne.n	800a60c <HAL_TIM_PWM_Start+0xd0>
 800a608:	2301      	movs	r3, #1
 800a60a:	e000      	b.n	800a60e <HAL_TIM_PWM_Start+0xd2>
 800a60c:	2300      	movs	r3, #0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d007      	beq.n	800a622 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a620:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a22      	ldr	r2, [pc, #136]	@ (800a6b0 <HAL_TIM_PWM_Start+0x174>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d022      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a634:	d01d      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a1f      	ldr	r2, [pc, #124]	@ (800a6b8 <HAL_TIM_PWM_Start+0x17c>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d018      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a1d      	ldr	r2, [pc, #116]	@ (800a6bc <HAL_TIM_PWM_Start+0x180>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d013      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4a1c      	ldr	r2, [pc, #112]	@ (800a6c0 <HAL_TIM_PWM_Start+0x184>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00e      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a16      	ldr	r2, [pc, #88]	@ (800a6b4 <HAL_TIM_PWM_Start+0x178>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d009      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4a18      	ldr	r2, [pc, #96]	@ (800a6c4 <HAL_TIM_PWM_Start+0x188>)
 800a664:	4293      	cmp	r3, r2
 800a666:	d004      	beq.n	800a672 <HAL_TIM_PWM_Start+0x136>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a16      	ldr	r2, [pc, #88]	@ (800a6c8 <HAL_TIM_PWM_Start+0x18c>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d111      	bne.n	800a696 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f003 0307 	and.w	r3, r3, #7
 800a67c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2b06      	cmp	r3, #6
 800a682:	d010      	beq.n	800a6a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f042 0201 	orr.w	r2, r2, #1
 800a692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a694:	e007      	b.n	800a6a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f042 0201 	orr.w	r2, r2, #1
 800a6a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3710      	adds	r7, #16
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	40010000 	.word	0x40010000
 800a6b4:	40010400 	.word	0x40010400
 800a6b8:	40000400 	.word	0x40000400
 800a6bc:	40000800 	.word	0x40000800
 800a6c0:	40000c00 	.word	0x40000c00
 800a6c4:	40014000 	.word	0x40014000
 800a6c8:	40001800 	.word	0x40001800

0800a6cc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d101      	bne.n	800a6e0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e097      	b.n	800a810 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d106      	bne.n	800a6fa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f7fa f9e7 	bl	8004ac8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2202      	movs	r2, #2
 800a6fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	687a      	ldr	r2, [r7, #4]
 800a70a:	6812      	ldr	r2, [r2, #0]
 800a70c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a710:	f023 0307 	bic.w	r3, r3, #7
 800a714:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	3304      	adds	r3, #4
 800a71e:	4619      	mov	r1, r3
 800a720:	4610      	mov	r0, r2
 800a722:	f000 f9c9 	bl	800aab8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	689b      	ldr	r3, [r3, #8]
 800a72c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	6a1b      	ldr	r3, [r3, #32]
 800a73c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	697a      	ldr	r2, [r7, #20]
 800a744:	4313      	orrs	r3, r2
 800a746:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a74e:	f023 0303 	bic.w	r3, r3, #3
 800a752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	689a      	ldr	r2, [r3, #8]
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	699b      	ldr	r3, [r3, #24]
 800a75c:	021b      	lsls	r3, r3, #8
 800a75e:	4313      	orrs	r3, r2
 800a760:	693a      	ldr	r2, [r7, #16]
 800a762:	4313      	orrs	r3, r2
 800a764:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a76c:	f023 030c 	bic.w	r3, r3, #12
 800a770:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a778:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a77c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	68da      	ldr	r2, [r3, #12]
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	69db      	ldr	r3, [r3, #28]
 800a786:	021b      	lsls	r3, r3, #8
 800a788:	4313      	orrs	r3, r2
 800a78a:	693a      	ldr	r2, [r7, #16]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	011a      	lsls	r2, r3, #4
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	6a1b      	ldr	r3, [r3, #32]
 800a79a:	031b      	lsls	r3, r3, #12
 800a79c:	4313      	orrs	r3, r2
 800a79e:	693a      	ldr	r2, [r7, #16]
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a7aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a7b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	685a      	ldr	r2, [r3, #4]
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	695b      	ldr	r3, [r3, #20]
 800a7bc:	011b      	lsls	r3, r3, #4
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	697a      	ldr	r2, [r7, #20]
 800a7cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	693a      	ldr	r2, [r7, #16]
 800a7d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	68fa      	ldr	r2, [r7, #12]
 800a7dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2201      	movs	r2, #1
 800a802:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2201      	movs	r2, #1
 800a80a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b084      	sub	sp, #16
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a828:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a830:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a838:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a840:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d110      	bne.n	800a86a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a848:	7bfb      	ldrb	r3, [r7, #15]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d102      	bne.n	800a854 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a84e:	7b7b      	ldrb	r3, [r7, #13]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d001      	beq.n	800a858 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a854:	2301      	movs	r3, #1
 800a856:	e069      	b.n	800a92c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2202      	movs	r2, #2
 800a85c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2202      	movs	r2, #2
 800a864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a868:	e031      	b.n	800a8ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	2b04      	cmp	r3, #4
 800a86e:	d110      	bne.n	800a892 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a870:	7bbb      	ldrb	r3, [r7, #14]
 800a872:	2b01      	cmp	r3, #1
 800a874:	d102      	bne.n	800a87c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a876:	7b3b      	ldrb	r3, [r7, #12]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d001      	beq.n	800a880 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e055      	b.n	800a92c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2202      	movs	r2, #2
 800a884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2202      	movs	r2, #2
 800a88c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a890:	e01d      	b.n	800a8ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a892:	7bfb      	ldrb	r3, [r7, #15]
 800a894:	2b01      	cmp	r3, #1
 800a896:	d108      	bne.n	800a8aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a898:	7bbb      	ldrb	r3, [r7, #14]
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	d105      	bne.n	800a8aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a89e:	7b7b      	ldrb	r3, [r7, #13]
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d102      	bne.n	800a8aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a8a4:	7b3b      	ldrb	r3, [r7, #12]
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d001      	beq.n	800a8ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e03e      	b.n	800a92c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2202      	movs	r2, #2
 800a8b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2202      	movs	r2, #2
 800a8ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2202      	movs	r2, #2
 800a8c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2202      	movs	r2, #2
 800a8ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d003      	beq.n	800a8dc <HAL_TIM_Encoder_Start+0xc4>
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2b04      	cmp	r3, #4
 800a8d8:	d008      	beq.n	800a8ec <HAL_TIM_Encoder_Start+0xd4>
 800a8da:	e00f      	b.n	800a8fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f000 fb43 	bl	800af70 <TIM_CCxChannelCmd>
      break;
 800a8ea:	e016      	b.n	800a91a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	2104      	movs	r1, #4
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f000 fb3b 	bl	800af70 <TIM_CCxChannelCmd>
      break;
 800a8fa:	e00e      	b.n	800a91a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	2201      	movs	r2, #1
 800a902:	2100      	movs	r1, #0
 800a904:	4618      	mov	r0, r3
 800a906:	f000 fb33 	bl	800af70 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2201      	movs	r2, #1
 800a910:	2104      	movs	r1, #4
 800a912:	4618      	mov	r0, r3
 800a914:	f000 fb2c 	bl	800af70 <TIM_CCxChannelCmd>
      break;
 800a918:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f042 0201 	orr.w	r2, r2, #1
 800a928:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a92a:	2300      	movs	r3, #0
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3710      	adds	r7, #16
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b086      	sub	sp, #24
 800a938:	af00      	add	r7, sp, #0
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a940:	2300      	movs	r3, #0
 800a942:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d101      	bne.n	800a952 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a94e:	2302      	movs	r3, #2
 800a950:	e0ae      	b.n	800aab0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2201      	movs	r2, #1
 800a956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2b0c      	cmp	r3, #12
 800a95e:	f200 809f 	bhi.w	800aaa0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a962:	a201      	add	r2, pc, #4	@ (adr r2, 800a968 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a968:	0800a99d 	.word	0x0800a99d
 800a96c:	0800aaa1 	.word	0x0800aaa1
 800a970:	0800aaa1 	.word	0x0800aaa1
 800a974:	0800aaa1 	.word	0x0800aaa1
 800a978:	0800a9dd 	.word	0x0800a9dd
 800a97c:	0800aaa1 	.word	0x0800aaa1
 800a980:	0800aaa1 	.word	0x0800aaa1
 800a984:	0800aaa1 	.word	0x0800aaa1
 800a988:	0800aa1f 	.word	0x0800aa1f
 800a98c:	0800aaa1 	.word	0x0800aaa1
 800a990:	0800aaa1 	.word	0x0800aaa1
 800a994:	0800aaa1 	.word	0x0800aaa1
 800a998:	0800aa5f 	.word	0x0800aa5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	68b9      	ldr	r1, [r7, #8]
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f000 f934 	bl	800ac10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	699a      	ldr	r2, [r3, #24]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f042 0208 	orr.w	r2, r2, #8
 800a9b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	699a      	ldr	r2, [r3, #24]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f022 0204 	bic.w	r2, r2, #4
 800a9c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6999      	ldr	r1, [r3, #24]
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	691a      	ldr	r2, [r3, #16]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	430a      	orrs	r2, r1
 800a9d8:	619a      	str	r2, [r3, #24]
      break;
 800a9da:	e064      	b.n	800aaa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	68b9      	ldr	r1, [r7, #8]
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f000 f984 	bl	800acf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	699a      	ldr	r2, [r3, #24]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	699a      	ldr	r2, [r3, #24]
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	6999      	ldr	r1, [r3, #24]
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	021a      	lsls	r2, r3, #8
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	430a      	orrs	r2, r1
 800aa1a:	619a      	str	r2, [r3, #24]
      break;
 800aa1c:	e043      	b.n	800aaa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	68b9      	ldr	r1, [r7, #8]
 800aa24:	4618      	mov	r0, r3
 800aa26:	f000 f9d9 	bl	800addc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	69da      	ldr	r2, [r3, #28]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f042 0208 	orr.w	r2, r2, #8
 800aa38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	69da      	ldr	r2, [r3, #28]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f022 0204 	bic.w	r2, r2, #4
 800aa48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	69d9      	ldr	r1, [r3, #28]
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	691a      	ldr	r2, [r3, #16]
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	430a      	orrs	r2, r1
 800aa5a:	61da      	str	r2, [r3, #28]
      break;
 800aa5c:	e023      	b.n	800aaa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	68b9      	ldr	r1, [r7, #8]
 800aa64:	4618      	mov	r0, r3
 800aa66:	f000 fa2d 	bl	800aec4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	69da      	ldr	r2, [r3, #28]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	69da      	ldr	r2, [r3, #28]
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	69d9      	ldr	r1, [r3, #28]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	691b      	ldr	r3, [r3, #16]
 800aa94:	021a      	lsls	r2, r3, #8
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	430a      	orrs	r2, r1
 800aa9c:	61da      	str	r2, [r3, #28]
      break;
 800aa9e:	e002      	b.n	800aaa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	75fb      	strb	r3, [r7, #23]
      break;
 800aaa4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aaae:	7dfb      	ldrb	r3, [r7, #23]
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	3718      	adds	r7, #24
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b085      	sub	sp, #20
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a46      	ldr	r2, [pc, #280]	@ (800abe4 <TIM_Base_SetConfig+0x12c>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d013      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aad6:	d00f      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4a43      	ldr	r2, [pc, #268]	@ (800abe8 <TIM_Base_SetConfig+0x130>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d00b      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	4a42      	ldr	r2, [pc, #264]	@ (800abec <TIM_Base_SetConfig+0x134>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d007      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	4a41      	ldr	r2, [pc, #260]	@ (800abf0 <TIM_Base_SetConfig+0x138>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d003      	beq.n	800aaf8 <TIM_Base_SetConfig+0x40>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a40      	ldr	r2, [pc, #256]	@ (800abf4 <TIM_Base_SetConfig+0x13c>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d108      	bne.n	800ab0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aafe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	4313      	orrs	r3, r2
 800ab08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	4a35      	ldr	r2, [pc, #212]	@ (800abe4 <TIM_Base_SetConfig+0x12c>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d02b      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab18:	d027      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4a32      	ldr	r2, [pc, #200]	@ (800abe8 <TIM_Base_SetConfig+0x130>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d023      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	4a31      	ldr	r2, [pc, #196]	@ (800abec <TIM_Base_SetConfig+0x134>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d01f      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a30      	ldr	r2, [pc, #192]	@ (800abf0 <TIM_Base_SetConfig+0x138>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d01b      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a2f      	ldr	r2, [pc, #188]	@ (800abf4 <TIM_Base_SetConfig+0x13c>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d017      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a2e      	ldr	r2, [pc, #184]	@ (800abf8 <TIM_Base_SetConfig+0x140>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d013      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a2d      	ldr	r2, [pc, #180]	@ (800abfc <TIM_Base_SetConfig+0x144>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d00f      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a2c      	ldr	r2, [pc, #176]	@ (800ac00 <TIM_Base_SetConfig+0x148>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d00b      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a2b      	ldr	r2, [pc, #172]	@ (800ac04 <TIM_Base_SetConfig+0x14c>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d007      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a2a      	ldr	r2, [pc, #168]	@ (800ac08 <TIM_Base_SetConfig+0x150>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d003      	beq.n	800ab6a <TIM_Base_SetConfig+0xb2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a29      	ldr	r2, [pc, #164]	@ (800ac0c <TIM_Base_SetConfig+0x154>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d108      	bne.n	800ab7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	68fa      	ldr	r2, [r7, #12]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	695b      	ldr	r3, [r3, #20]
 800ab86:	4313      	orrs	r3, r2
 800ab88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	689a      	ldr	r2, [r3, #8]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a10      	ldr	r2, [pc, #64]	@ (800abe4 <TIM_Base_SetConfig+0x12c>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d003      	beq.n	800abb0 <TIM_Base_SetConfig+0xf8>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a12      	ldr	r2, [pc, #72]	@ (800abf4 <TIM_Base_SetConfig+0x13c>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d103      	bne.n	800abb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	691a      	ldr	r2, [r3, #16]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2201      	movs	r2, #1
 800abbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	f003 0301 	and.w	r3, r3, #1
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d105      	bne.n	800abd6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	691b      	ldr	r3, [r3, #16]
 800abce:	f023 0201 	bic.w	r2, r3, #1
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	611a      	str	r2, [r3, #16]
  }
}
 800abd6:	bf00      	nop
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	40010000 	.word	0x40010000
 800abe8:	40000400 	.word	0x40000400
 800abec:	40000800 	.word	0x40000800
 800abf0:	40000c00 	.word	0x40000c00
 800abf4:	40010400 	.word	0x40010400
 800abf8:	40014000 	.word	0x40014000
 800abfc:	40014400 	.word	0x40014400
 800ac00:	40014800 	.word	0x40014800
 800ac04:	40001800 	.word	0x40001800
 800ac08:	40001c00 	.word	0x40001c00
 800ac0c:	40002000 	.word	0x40002000

0800ac10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b087      	sub	sp, #28
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6a1b      	ldr	r3, [r3, #32]
 800ac1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6a1b      	ldr	r3, [r3, #32]
 800ac24:	f023 0201 	bic.w	r2, r3, #1
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	699b      	ldr	r3, [r3, #24]
 800ac36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f023 0303 	bic.w	r3, r3, #3
 800ac46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	68fa      	ldr	r2, [r7, #12]
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	f023 0302 	bic.w	r3, r3, #2
 800ac58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	697a      	ldr	r2, [r7, #20]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a20      	ldr	r2, [pc, #128]	@ (800ace8 <TIM_OC1_SetConfig+0xd8>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d003      	beq.n	800ac74 <TIM_OC1_SetConfig+0x64>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a1f      	ldr	r2, [pc, #124]	@ (800acec <TIM_OC1_SetConfig+0xdc>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d10c      	bne.n	800ac8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	f023 0308 	bic.w	r3, r3, #8
 800ac7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	697a      	ldr	r2, [r7, #20]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	f023 0304 	bic.w	r3, r3, #4
 800ac8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	4a15      	ldr	r2, [pc, #84]	@ (800ace8 <TIM_OC1_SetConfig+0xd8>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d003      	beq.n	800ac9e <TIM_OC1_SetConfig+0x8e>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a14      	ldr	r2, [pc, #80]	@ (800acec <TIM_OC1_SetConfig+0xdc>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d111      	bne.n	800acc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800acac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	695b      	ldr	r3, [r3, #20]
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	4313      	orrs	r3, r2
 800acb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	699b      	ldr	r3, [r3, #24]
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	4313      	orrs	r3, r2
 800acc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	693a      	ldr	r2, [r7, #16]
 800acc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	68fa      	ldr	r2, [r7, #12]
 800accc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	685a      	ldr	r2, [r3, #4]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	697a      	ldr	r2, [r7, #20]
 800acda:	621a      	str	r2, [r3, #32]
}
 800acdc:	bf00      	nop
 800acde:	371c      	adds	r7, #28
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	40010000 	.word	0x40010000
 800acec:	40010400 	.word	0x40010400

0800acf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b087      	sub	sp, #28
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6a1b      	ldr	r3, [r3, #32]
 800ad04:	f023 0210 	bic.w	r2, r3, #16
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	699b      	ldr	r3, [r3, #24]
 800ad16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	021b      	lsls	r3, r3, #8
 800ad2e:	68fa      	ldr	r2, [r7, #12]
 800ad30:	4313      	orrs	r3, r2
 800ad32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	f023 0320 	bic.w	r3, r3, #32
 800ad3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	011b      	lsls	r3, r3, #4
 800ad42:	697a      	ldr	r2, [r7, #20]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a22      	ldr	r2, [pc, #136]	@ (800add4 <TIM_OC2_SetConfig+0xe4>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d003      	beq.n	800ad58 <TIM_OC2_SetConfig+0x68>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a21      	ldr	r2, [pc, #132]	@ (800add8 <TIM_OC2_SetConfig+0xe8>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d10d      	bne.n	800ad74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	68db      	ldr	r3, [r3, #12]
 800ad64:	011b      	lsls	r3, r3, #4
 800ad66:	697a      	ldr	r2, [r7, #20]
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a17      	ldr	r2, [pc, #92]	@ (800add4 <TIM_OC2_SetConfig+0xe4>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d003      	beq.n	800ad84 <TIM_OC2_SetConfig+0x94>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a16      	ldr	r2, [pc, #88]	@ (800add8 <TIM_OC2_SetConfig+0xe8>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d113      	bne.n	800adac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ad8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ad92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	695b      	ldr	r3, [r3, #20]
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	693a      	ldr	r2, [r7, #16]
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	699b      	ldr	r3, [r3, #24]
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	693a      	ldr	r2, [r7, #16]
 800ada8:	4313      	orrs	r3, r2
 800adaa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	693a      	ldr	r2, [r7, #16]
 800adb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	697a      	ldr	r2, [r7, #20]
 800adc4:	621a      	str	r2, [r3, #32]
}
 800adc6:	bf00      	nop
 800adc8:	371c      	adds	r7, #28
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr
 800add2:	bf00      	nop
 800add4:	40010000 	.word	0x40010000
 800add8:	40010400 	.word	0x40010400

0800addc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800addc:	b480      	push	{r7}
 800adde:	b087      	sub	sp, #28
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a1b      	ldr	r3, [r3, #32]
 800adea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a1b      	ldr	r3, [r3, #32]
 800adf0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	69db      	ldr	r3, [r3, #28]
 800ae02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f023 0303 	bic.w	r3, r3, #3
 800ae12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	68fa      	ldr	r2, [r7, #12]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ae24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	689b      	ldr	r3, [r3, #8]
 800ae2a:	021b      	lsls	r3, r3, #8
 800ae2c:	697a      	ldr	r2, [r7, #20]
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a21      	ldr	r2, [pc, #132]	@ (800aebc <TIM_OC3_SetConfig+0xe0>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d003      	beq.n	800ae42 <TIM_OC3_SetConfig+0x66>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a20      	ldr	r2, [pc, #128]	@ (800aec0 <TIM_OC3_SetConfig+0xe4>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d10d      	bne.n	800ae5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	021b      	lsls	r3, r3, #8
 800ae50:	697a      	ldr	r2, [r7, #20]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4a16      	ldr	r2, [pc, #88]	@ (800aebc <TIM_OC3_SetConfig+0xe0>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d003      	beq.n	800ae6e <TIM_OC3_SetConfig+0x92>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	4a15      	ldr	r2, [pc, #84]	@ (800aec0 <TIM_OC3_SetConfig+0xe4>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d113      	bne.n	800ae96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ae7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	695b      	ldr	r3, [r3, #20]
 800ae82:	011b      	lsls	r3, r3, #4
 800ae84:	693a      	ldr	r2, [r7, #16]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	699b      	ldr	r3, [r3, #24]
 800ae8e:	011b      	lsls	r3, r3, #4
 800ae90:	693a      	ldr	r2, [r7, #16]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	693a      	ldr	r2, [r7, #16]
 800ae9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	685a      	ldr	r2, [r3, #4]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	697a      	ldr	r2, [r7, #20]
 800aeae:	621a      	str	r2, [r3, #32]
}
 800aeb0:	bf00      	nop
 800aeb2:	371c      	adds	r7, #28
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr
 800aebc:	40010000 	.word	0x40010000
 800aec0:	40010400 	.word	0x40010400

0800aec4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b087      	sub	sp, #28
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6a1b      	ldr	r3, [r3, #32]
 800aed2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6a1b      	ldr	r3, [r3, #32]
 800aed8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	69db      	ldr	r3, [r3, #28]
 800aeea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aefa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	021b      	lsls	r3, r3, #8
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	4313      	orrs	r3, r2
 800af06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	031b      	lsls	r3, r3, #12
 800af16:	693a      	ldr	r2, [r7, #16]
 800af18:	4313      	orrs	r3, r2
 800af1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	4a12      	ldr	r2, [pc, #72]	@ (800af68 <TIM_OC4_SetConfig+0xa4>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d003      	beq.n	800af2c <TIM_OC4_SetConfig+0x68>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a11      	ldr	r2, [pc, #68]	@ (800af6c <TIM_OC4_SetConfig+0xa8>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d109      	bne.n	800af40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800af32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	695b      	ldr	r3, [r3, #20]
 800af38:	019b      	lsls	r3, r3, #6
 800af3a:	697a      	ldr	r2, [r7, #20]
 800af3c:	4313      	orrs	r3, r2
 800af3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	697a      	ldr	r2, [r7, #20]
 800af44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	685a      	ldr	r2, [r3, #4]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	621a      	str	r2, [r3, #32]
}
 800af5a:	bf00      	nop
 800af5c:	371c      	adds	r7, #28
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	40010000 	.word	0x40010000
 800af6c:	40010400 	.word	0x40010400

0800af70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800af70:	b480      	push	{r7}
 800af72:	b087      	sub	sp, #28
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	f003 031f 	and.w	r3, r3, #31
 800af82:	2201      	movs	r2, #1
 800af84:	fa02 f303 	lsl.w	r3, r2, r3
 800af88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	6a1a      	ldr	r2, [r3, #32]
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	43db      	mvns	r3, r3
 800af92:	401a      	ands	r2, r3
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6a1a      	ldr	r2, [r3, #32]
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	f003 031f 	and.w	r3, r3, #31
 800afa2:	6879      	ldr	r1, [r7, #4]
 800afa4:	fa01 f303 	lsl.w	r3, r1, r3
 800afa8:	431a      	orrs	r2, r3
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	621a      	str	r2, [r3, #32]
}
 800afae:	bf00      	nop
 800afb0:	371c      	adds	r7, #28
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr
	...

0800afbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800afbc:	b480      	push	{r7}
 800afbe:	b085      	sub	sp, #20
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d101      	bne.n	800afd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800afd0:	2302      	movs	r3, #2
 800afd2:	e05a      	b.n	800b08a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2202      	movs	r2, #2
 800afe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800affa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	68fa      	ldr	r2, [r7, #12]
 800b002:	4313      	orrs	r3, r2
 800b004:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4a21      	ldr	r2, [pc, #132]	@ (800b098 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d022      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b020:	d01d      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	4a1d      	ldr	r2, [pc, #116]	@ (800b09c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d018      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a1b      	ldr	r2, [pc, #108]	@ (800b0a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d013      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4a1a      	ldr	r2, [pc, #104]	@ (800b0a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d00e      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a18      	ldr	r2, [pc, #96]	@ (800b0a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d009      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4a17      	ldr	r2, [pc, #92]	@ (800b0ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d004      	beq.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	4a15      	ldr	r2, [pc, #84]	@ (800b0b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	d10c      	bne.n	800b078 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	68ba      	ldr	r2, [r7, #8]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	68ba      	ldr	r2, [r7, #8]
 800b076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2201      	movs	r2, #1
 800b07c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3714      	adds	r7, #20
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr
 800b096:	bf00      	nop
 800b098:	40010000 	.word	0x40010000
 800b09c:	40000400 	.word	0x40000400
 800b0a0:	40000800 	.word	0x40000800
 800b0a4:	40000c00 	.word	0x40000c00
 800b0a8:	40010400 	.word	0x40010400
 800b0ac:	40014000 	.word	0x40014000
 800b0b0:	40001800 	.word	0x40001800

0800b0b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d101      	bne.n	800b0c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	e042      	b.n	800b14c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0cc:	b2db      	uxtb	r3, r3
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d106      	bne.n	800b0e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f7f9 fdea 	bl	8004cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2224      	movs	r2, #36	@ 0x24
 800b0e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	68da      	ldr	r2, [r3, #12]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b0f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f000 fd69 	bl	800bbd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	691a      	ldr	r2, [r3, #16]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b10c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	695a      	ldr	r2, [r3, #20]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b11c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	68da      	ldr	r2, [r3, #12]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b12c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2200      	movs	r2, #0
 800b132:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2220      	movs	r2, #32
 800b138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2220      	movs	r2, #32
 800b140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2200      	movs	r2, #0
 800b148:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b14a:	2300      	movs	r3, #0
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3708      	adds	r7, #8
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}

0800b154 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b08a      	sub	sp, #40	@ 0x28
 800b158:	af02      	add	r7, sp, #8
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	603b      	str	r3, [r7, #0]
 800b160:	4613      	mov	r3, r2
 800b162:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b164:	2300      	movs	r3, #0
 800b166:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b16e:	b2db      	uxtb	r3, r3
 800b170:	2b20      	cmp	r3, #32
 800b172:	d175      	bne.n	800b260 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d002      	beq.n	800b180 <HAL_UART_Transmit+0x2c>
 800b17a:	88fb      	ldrh	r3, [r7, #6]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d101      	bne.n	800b184 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	e06e      	b.n	800b262 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	2200      	movs	r2, #0
 800b188:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2221      	movs	r2, #33	@ 0x21
 800b18e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b192:	f7fb fae5 	bl	8006760 <HAL_GetTick>
 800b196:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	88fa      	ldrh	r2, [r7, #6]
 800b19c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	88fa      	ldrh	r2, [r7, #6]
 800b1a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1ac:	d108      	bne.n	800b1c0 <HAL_UART_Transmit+0x6c>
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	691b      	ldr	r3, [r3, #16]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d104      	bne.n	800b1c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	61bb      	str	r3, [r7, #24]
 800b1be:	e003      	b.n	800b1c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b1c8:	e02e      	b.n	800b228 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	9300      	str	r3, [sp, #0]
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	2180      	movs	r1, #128	@ 0x80
 800b1d4:	68f8      	ldr	r0, [r7, #12]
 800b1d6:	f000 fb05 	bl	800b7e4 <UART_WaitOnFlagUntilTimeout>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d005      	beq.n	800b1ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2220      	movs	r2, #32
 800b1e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	e03a      	b.n	800b262 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800b1ec:	69fb      	ldr	r3, [r7, #28]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d10b      	bne.n	800b20a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	881b      	ldrh	r3, [r3, #0]
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b200:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	3302      	adds	r3, #2
 800b206:	61bb      	str	r3, [r7, #24]
 800b208:	e007      	b.n	800b21a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b20a:	69fb      	ldr	r3, [r7, #28]
 800b20c:	781a      	ldrb	r2, [r3, #0]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	3301      	adds	r3, #1
 800b218:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b21e:	b29b      	uxth	r3, r3
 800b220:	3b01      	subs	r3, #1
 800b222:	b29a      	uxth	r2, r3
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b22c:	b29b      	uxth	r3, r3
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1cb      	bne.n	800b1ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	2200      	movs	r2, #0
 800b23a:	2140      	movs	r1, #64	@ 0x40
 800b23c:	68f8      	ldr	r0, [r7, #12]
 800b23e:	f000 fad1 	bl	800b7e4 <UART_WaitOnFlagUntilTimeout>
 800b242:	4603      	mov	r3, r0
 800b244:	2b00      	cmp	r3, #0
 800b246:	d005      	beq.n	800b254 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2220      	movs	r2, #32
 800b24c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800b250:	2303      	movs	r3, #3
 800b252:	e006      	b.n	800b262 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2220      	movs	r2, #32
 800b258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800b25c:	2300      	movs	r3, #0
 800b25e:	e000      	b.n	800b262 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800b260:	2302      	movs	r3, #2
  }
}
 800b262:	4618      	mov	r0, r3
 800b264:	3720      	adds	r7, #32
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
	...

0800b26c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b0ba      	sub	sp, #232	@ 0xe8
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	695b      	ldr	r3, [r3, #20]
 800b28e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b292:	2300      	movs	r3, #0
 800b294:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b298:	2300      	movs	r3, #0
 800b29a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b29e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2a2:	f003 030f 	and.w	r3, r3, #15
 800b2a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b2aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10f      	bne.n	800b2d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b2b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2b6:	f003 0320 	and.w	r3, r3, #32
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d009      	beq.n	800b2d2 <HAL_UART_IRQHandler+0x66>
 800b2be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2c2:	f003 0320 	and.w	r3, r3, #32
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d003      	beq.n	800b2d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fbc2 	bl	800ba54 <UART_Receive_IT>
      return;
 800b2d0:	e25b      	b.n	800b78a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b2d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	f000 80de 	beq.w	800b498 <HAL_UART_IRQHandler+0x22c>
 800b2dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b2e0:	f003 0301 	and.w	r3, r3, #1
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d106      	bne.n	800b2f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b2e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f000 80d1 	beq.w	800b498 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b2f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2fa:	f003 0301 	and.w	r3, r3, #1
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00b      	beq.n	800b31a <HAL_UART_IRQHandler+0xae>
 800b302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d005      	beq.n	800b31a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b312:	f043 0201 	orr.w	r2, r3, #1
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b31a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b31e:	f003 0304 	and.w	r3, r3, #4
 800b322:	2b00      	cmp	r3, #0
 800b324:	d00b      	beq.n	800b33e <HAL_UART_IRQHandler+0xd2>
 800b326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b32a:	f003 0301 	and.w	r3, r3, #1
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d005      	beq.n	800b33e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b336:	f043 0202 	orr.w	r2, r3, #2
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b33e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b342:	f003 0302 	and.w	r3, r3, #2
 800b346:	2b00      	cmp	r3, #0
 800b348:	d00b      	beq.n	800b362 <HAL_UART_IRQHandler+0xf6>
 800b34a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b34e:	f003 0301 	and.w	r3, r3, #1
 800b352:	2b00      	cmp	r3, #0
 800b354:	d005      	beq.n	800b362 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b35a:	f043 0204 	orr.w	r2, r3, #4
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b366:	f003 0308 	and.w	r3, r3, #8
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d011      	beq.n	800b392 <HAL_UART_IRQHandler+0x126>
 800b36e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b372:	f003 0320 	and.w	r3, r3, #32
 800b376:	2b00      	cmp	r3, #0
 800b378:	d105      	bne.n	800b386 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b37a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b37e:	f003 0301 	and.w	r3, r3, #1
 800b382:	2b00      	cmp	r3, #0
 800b384:	d005      	beq.n	800b392 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b38a:	f043 0208 	orr.w	r2, r3, #8
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b396:	2b00      	cmp	r3, #0
 800b398:	f000 81f2 	beq.w	800b780 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b39c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3a0:	f003 0320 	and.w	r3, r3, #32
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d008      	beq.n	800b3ba <HAL_UART_IRQHandler+0x14e>
 800b3a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3ac:	f003 0320 	and.w	r3, r3, #32
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 fb4d 	bl	800ba54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	695b      	ldr	r3, [r3, #20]
 800b3c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3c4:	2b40      	cmp	r3, #64	@ 0x40
 800b3c6:	bf0c      	ite	eq
 800b3c8:	2301      	moveq	r3, #1
 800b3ca:	2300      	movne	r3, #0
 800b3cc:	b2db      	uxtb	r3, r3
 800b3ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3d6:	f003 0308 	and.w	r3, r3, #8
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d103      	bne.n	800b3e6 <HAL_UART_IRQHandler+0x17a>
 800b3de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d04f      	beq.n	800b486 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f000 fa55 	bl	800b896 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	695b      	ldr	r3, [r3, #20]
 800b3f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3f6:	2b40      	cmp	r3, #64	@ 0x40
 800b3f8:	d141      	bne.n	800b47e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	3314      	adds	r3, #20
 800b400:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b404:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b408:	e853 3f00 	ldrex	r3, [r3]
 800b40c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b410:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b418:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	3314      	adds	r3, #20
 800b422:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b426:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b42a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b42e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b432:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b436:	e841 2300 	strex	r3, r2, [r1]
 800b43a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b43e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d1d9      	bne.n	800b3fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d013      	beq.n	800b476 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b452:	4a7e      	ldr	r2, [pc, #504]	@ (800b64c <HAL_UART_IRQHandler+0x3e0>)
 800b454:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b45a:	4618      	mov	r0, r3
 800b45c:	f7fb fff0 	bl	8007440 <HAL_DMA_Abort_IT>
 800b460:	4603      	mov	r3, r0
 800b462:	2b00      	cmp	r3, #0
 800b464:	d016      	beq.n	800b494 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b46a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b470:	4610      	mov	r0, r2
 800b472:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b474:	e00e      	b.n	800b494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f99e 	bl	800b7b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b47c:	e00a      	b.n	800b494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 f99a 	bl	800b7b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b484:	e006      	b.n	800b494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 f996 	bl	800b7b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b492:	e175      	b.n	800b780 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b494:	bf00      	nop
    return;
 800b496:	e173      	b.n	800b780 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	f040 814f 	bne.w	800b740 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b4a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4a6:	f003 0310 	and.w	r3, r3, #16
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	f000 8148 	beq.w	800b740 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b4b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4b4:	f003 0310 	and.w	r3, r3, #16
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	f000 8141 	beq.w	800b740 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b4be:	2300      	movs	r3, #0
 800b4c0:	60bb      	str	r3, [r7, #8]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	60bb      	str	r3, [r7, #8]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	60bb      	str	r3, [r7, #8]
 800b4d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	695b      	ldr	r3, [r3, #20]
 800b4da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4de:	2b40      	cmp	r3, #64	@ 0x40
 800b4e0:	f040 80b6 	bne.w	800b650 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b4f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f000 8145 	beq.w	800b784 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b4fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b502:	429a      	cmp	r2, r3
 800b504:	f080 813e 	bcs.w	800b784 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b50e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b514:	69db      	ldr	r3, [r3, #28]
 800b516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b51a:	f000 8088 	beq.w	800b62e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	330c      	adds	r3, #12
 800b524:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b528:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b52c:	e853 3f00 	ldrex	r3, [r3]
 800b530:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b534:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b53c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	330c      	adds	r3, #12
 800b546:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b54a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b54e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b552:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b556:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b55a:	e841 2300 	strex	r3, r2, [r1]
 800b55e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b562:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b566:	2b00      	cmp	r3, #0
 800b568:	d1d9      	bne.n	800b51e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	3314      	adds	r3, #20
 800b570:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b572:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b574:	e853 3f00 	ldrex	r3, [r3]
 800b578:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b57a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b57c:	f023 0301 	bic.w	r3, r3, #1
 800b580:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	3314      	adds	r3, #20
 800b58a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b58e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b592:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b594:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b596:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b59a:	e841 2300 	strex	r3, r2, [r1]
 800b59e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b5a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d1e1      	bne.n	800b56a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3314      	adds	r3, #20
 800b5ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5b0:	e853 3f00 	ldrex	r3, [r3]
 800b5b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b5b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	3314      	adds	r3, #20
 800b5c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b5ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b5cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b5d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b5d2:	e841 2300 	strex	r3, r2, [r1]
 800b5d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b5d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d1e3      	bne.n	800b5a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2220      	movs	r2, #32
 800b5e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	330c      	adds	r3, #12
 800b5f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5f6:	e853 3f00 	ldrex	r3, [r3]
 800b5fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b5fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5fe:	f023 0310 	bic.w	r3, r3, #16
 800b602:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	330c      	adds	r3, #12
 800b60c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b610:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b612:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b614:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b616:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b618:	e841 2300 	strex	r3, r2, [r1]
 800b61c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b61e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b620:	2b00      	cmp	r3, #0
 800b622:	d1e3      	bne.n	800b5ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b628:	4618      	mov	r0, r3
 800b62a:	f7fb fe99 	bl	8007360 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2202      	movs	r2, #2
 800b632:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	1ad3      	subs	r3, r2, r3
 800b640:	b29b      	uxth	r3, r3
 800b642:	4619      	mov	r1, r3
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f8c1 	bl	800b7cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b64a:	e09b      	b.n	800b784 <HAL_UART_IRQHandler+0x518>
 800b64c:	0800b95d 	.word	0x0800b95d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b658:	b29b      	uxth	r3, r3
 800b65a:	1ad3      	subs	r3, r2, r3
 800b65c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b664:	b29b      	uxth	r3, r3
 800b666:	2b00      	cmp	r3, #0
 800b668:	f000 808e 	beq.w	800b788 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b66c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b670:	2b00      	cmp	r3, #0
 800b672:	f000 8089 	beq.w	800b788 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	330c      	adds	r3, #12
 800b67c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b680:	e853 3f00 	ldrex	r3, [r3]
 800b684:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b68c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	330c      	adds	r3, #12
 800b696:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b69a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b69c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b69e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6a2:	e841 2300 	strex	r3, r2, [r1]
 800b6a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b6a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d1e3      	bne.n	800b676 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	3314      	adds	r3, #20
 800b6b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b8:	e853 3f00 	ldrex	r3, [r3]
 800b6bc:	623b      	str	r3, [r7, #32]
   return(result);
 800b6be:	6a3b      	ldr	r3, [r7, #32]
 800b6c0:	f023 0301 	bic.w	r3, r3, #1
 800b6c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	3314      	adds	r3, #20
 800b6ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b6d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b6d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6da:	e841 2300 	strex	r3, r2, [r1]
 800b6de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d1e3      	bne.n	800b6ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2220      	movs	r2, #32
 800b6ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	330c      	adds	r3, #12
 800b6fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	e853 3f00 	ldrex	r3, [r3]
 800b702:	60fb      	str	r3, [r7, #12]
   return(result);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f023 0310 	bic.w	r3, r3, #16
 800b70a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	330c      	adds	r3, #12
 800b714:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b718:	61fa      	str	r2, [r7, #28]
 800b71a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b71c:	69b9      	ldr	r1, [r7, #24]
 800b71e:	69fa      	ldr	r2, [r7, #28]
 800b720:	e841 2300 	strex	r3, r2, [r1]
 800b724:	617b      	str	r3, [r7, #20]
   return(result);
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d1e3      	bne.n	800b6f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2202      	movs	r2, #2
 800b730:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b732:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b736:	4619      	mov	r1, r3
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f000 f847 	bl	800b7cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b73e:	e023      	b.n	800b788 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d009      	beq.n	800b760 <HAL_UART_IRQHandler+0x4f4>
 800b74c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b750:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b754:	2b00      	cmp	r3, #0
 800b756:	d003      	beq.n	800b760 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f913 	bl	800b984 <UART_Transmit_IT>
    return;
 800b75e:	e014      	b.n	800b78a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d00e      	beq.n	800b78a <HAL_UART_IRQHandler+0x51e>
 800b76c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b774:	2b00      	cmp	r3, #0
 800b776:	d008      	beq.n	800b78a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f000 f953 	bl	800ba24 <UART_EndTransmit_IT>
    return;
 800b77e:	e004      	b.n	800b78a <HAL_UART_IRQHandler+0x51e>
    return;
 800b780:	bf00      	nop
 800b782:	e002      	b.n	800b78a <HAL_UART_IRQHandler+0x51e>
      return;
 800b784:	bf00      	nop
 800b786:	e000      	b.n	800b78a <HAL_UART_IRQHandler+0x51e>
      return;
 800b788:	bf00      	nop
  }
}
 800b78a:	37e8      	adds	r7, #232	@ 0xe8
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b790:	b480      	push	{r7}
 800b792:	b083      	sub	sp, #12
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b7ac:	bf00      	nop
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b7d8:	bf00      	nop
 800b7da:	370c      	adds	r7, #12
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e2:	4770      	bx	lr

0800b7e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b086      	sub	sp, #24
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	603b      	str	r3, [r7, #0]
 800b7f0:	4613      	mov	r3, r2
 800b7f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7f4:	e03b      	b.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7f6:	6a3b      	ldr	r3, [r7, #32]
 800b7f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7fc:	d037      	beq.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7fe:	f7fa ffaf 	bl	8006760 <HAL_GetTick>
 800b802:	4602      	mov	r2, r0
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	1ad3      	subs	r3, r2, r3
 800b808:	6a3a      	ldr	r2, [r7, #32]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d302      	bcc.n	800b814 <UART_WaitOnFlagUntilTimeout+0x30>
 800b80e:	6a3b      	ldr	r3, [r7, #32]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d101      	bne.n	800b818 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b814:	2303      	movs	r3, #3
 800b816:	e03a      	b.n	800b88e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	68db      	ldr	r3, [r3, #12]
 800b81e:	f003 0304 	and.w	r3, r3, #4
 800b822:	2b00      	cmp	r3, #0
 800b824:	d023      	beq.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	2b80      	cmp	r3, #128	@ 0x80
 800b82a:	d020      	beq.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	2b40      	cmp	r3, #64	@ 0x40
 800b830:	d01d      	beq.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 0308 	and.w	r3, r3, #8
 800b83c:	2b08      	cmp	r3, #8
 800b83e:	d116      	bne.n	800b86e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b840:	2300      	movs	r3, #0
 800b842:	617b      	str	r3, [r7, #20]
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	617b      	str	r3, [r7, #20]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	617b      	str	r3, [r7, #20]
 800b854:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b856:	68f8      	ldr	r0, [r7, #12]
 800b858:	f000 f81d 	bl	800b896 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2208      	movs	r2, #8
 800b860:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2200      	movs	r2, #0
 800b866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b86a:	2301      	movs	r3, #1
 800b86c:	e00f      	b.n	800b88e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	4013      	ands	r3, r2
 800b878:	68ba      	ldr	r2, [r7, #8]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	bf0c      	ite	eq
 800b87e:	2301      	moveq	r3, #1
 800b880:	2300      	movne	r3, #0
 800b882:	b2db      	uxtb	r3, r3
 800b884:	461a      	mov	r2, r3
 800b886:	79fb      	ldrb	r3, [r7, #7]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d0b4      	beq.n	800b7f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b88c:	2300      	movs	r3, #0
}
 800b88e:	4618      	mov	r0, r3
 800b890:	3718      	adds	r7, #24
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}

0800b896 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b896:	b480      	push	{r7}
 800b898:	b095      	sub	sp, #84	@ 0x54
 800b89a:	af00      	add	r7, sp, #0
 800b89c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	330c      	adds	r3, #12
 800b8a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a8:	e853 3f00 	ldrex	r3, [r3]
 800b8ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	330c      	adds	r3, #12
 800b8bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b8be:	643a      	str	r2, [r7, #64]	@ 0x40
 800b8c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b8c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b8c6:	e841 2300 	strex	r3, r2, [r1]
 800b8ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d1e5      	bne.n	800b89e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	3314      	adds	r3, #20
 800b8d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8da:	6a3b      	ldr	r3, [r7, #32]
 800b8dc:	e853 3f00 	ldrex	r3, [r3]
 800b8e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	f023 0301 	bic.w	r3, r3, #1
 800b8e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	3314      	adds	r3, #20
 800b8f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8fa:	e841 2300 	strex	r3, r2, [r1]
 800b8fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b902:	2b00      	cmp	r3, #0
 800b904:	d1e5      	bne.n	800b8d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d119      	bne.n	800b942 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	330c      	adds	r3, #12
 800b914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	e853 3f00 	ldrex	r3, [r3]
 800b91c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	f023 0310 	bic.w	r3, r3, #16
 800b924:	647b      	str	r3, [r7, #68]	@ 0x44
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	330c      	adds	r3, #12
 800b92c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b92e:	61ba      	str	r2, [r7, #24]
 800b930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b932:	6979      	ldr	r1, [r7, #20]
 800b934:	69ba      	ldr	r2, [r7, #24]
 800b936:	e841 2300 	strex	r3, r2, [r1]
 800b93a:	613b      	str	r3, [r7, #16]
   return(result);
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1e5      	bne.n	800b90e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2220      	movs	r2, #32
 800b946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2200      	movs	r2, #0
 800b94e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b950:	bf00      	nop
 800b952:	3754      	adds	r7, #84	@ 0x54
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b968:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2200      	movs	r2, #0
 800b96e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f7ff ff1e 	bl	800b7b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b97c:	bf00      	nop
 800b97e:	3710      	adds	r7, #16
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b984:	b480      	push	{r7}
 800b986:	b085      	sub	sp, #20
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b992:	b2db      	uxtb	r3, r3
 800b994:	2b21      	cmp	r3, #33	@ 0x21
 800b996:	d13e      	bne.n	800ba16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9a0:	d114      	bne.n	800b9cc <UART_Transmit_IT+0x48>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	691b      	ldr	r3, [r3, #16]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d110      	bne.n	800b9cc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6a1b      	ldr	r3, [r3, #32]
 800b9ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	881b      	ldrh	r3, [r3, #0]
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b9be:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6a1b      	ldr	r3, [r3, #32]
 800b9c4:	1c9a      	adds	r2, r3, #2
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	621a      	str	r2, [r3, #32]
 800b9ca:	e008      	b.n	800b9de <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6a1b      	ldr	r3, [r3, #32]
 800b9d0:	1c59      	adds	r1, r3, #1
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	6211      	str	r1, [r2, #32]
 800b9d6:	781a      	ldrb	r2, [r3, #0]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	4619      	mov	r1, r3
 800b9ec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10f      	bne.n	800ba12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	68da      	ldr	r2, [r3, #12]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ba00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	68da      	ldr	r2, [r3, #12]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ba10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ba12:	2300      	movs	r3, #0
 800ba14:	e000      	b.n	800ba18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ba16:	2302      	movs	r3, #2
  }
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3714      	adds	r7, #20
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr

0800ba24 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b082      	sub	sp, #8
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	68da      	ldr	r2, [r3, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba3a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2220      	movs	r2, #32
 800ba40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f7ff fea3 	bl	800b790 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba4a:	2300      	movs	r3, #0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3708      	adds	r7, #8
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}

0800ba54 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b08c      	sub	sp, #48	@ 0x30
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ba62:	b2db      	uxtb	r3, r3
 800ba64:	2b22      	cmp	r3, #34	@ 0x22
 800ba66:	f040 80ae 	bne.w	800bbc6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba72:	d117      	bne.n	800baa4 <UART_Receive_IT+0x50>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	691b      	ldr	r3, [r3, #16]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d113      	bne.n	800baa4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba84:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba92:	b29a      	uxth	r2, r3
 800ba94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba9c:	1c9a      	adds	r2, r3, #2
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	629a      	str	r2, [r3, #40]	@ 0x28
 800baa2:	e026      	b.n	800baf2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800baaa:	2300      	movs	r3, #0
 800baac:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bab6:	d007      	beq.n	800bac8 <UART_Receive_IT+0x74>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	689b      	ldr	r3, [r3, #8]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d10a      	bne.n	800bad6 <UART_Receive_IT+0x82>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	691b      	ldr	r3, [r3, #16]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d106      	bne.n	800bad6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bad2:	701a      	strb	r2, [r3, #0]
 800bad4:	e008      	b.n	800bae8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	685b      	ldr	r3, [r3, #4]
 800badc:	b2db      	uxtb	r3, r3
 800bade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bae2:	b2da      	uxtb	r2, r3
 800bae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baec:	1c5a      	adds	r2, r3, #1
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	3b01      	subs	r3, #1
 800bafa:	b29b      	uxth	r3, r3
 800bafc:	687a      	ldr	r2, [r7, #4]
 800bafe:	4619      	mov	r1, r3
 800bb00:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d15d      	bne.n	800bbc2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	68da      	ldr	r2, [r3, #12]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f022 0220 	bic.w	r2, r2, #32
 800bb14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	68da      	ldr	r2, [r3, #12]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bb24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	695a      	ldr	r2, [r3, #20]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f022 0201 	bic.w	r2, r2, #1
 800bb34:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2220      	movs	r2, #32
 800bb3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2200      	movs	r2, #0
 800bb42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d135      	bne.n	800bbb8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	330c      	adds	r3, #12
 800bb58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	e853 3f00 	ldrex	r3, [r3]
 800bb60:	613b      	str	r3, [r7, #16]
   return(result);
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	f023 0310 	bic.w	r3, r3, #16
 800bb68:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	330c      	adds	r3, #12
 800bb70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb72:	623a      	str	r2, [r7, #32]
 800bb74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb76:	69f9      	ldr	r1, [r7, #28]
 800bb78:	6a3a      	ldr	r2, [r7, #32]
 800bb7a:	e841 2300 	strex	r3, r2, [r1]
 800bb7e:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb80:	69bb      	ldr	r3, [r7, #24]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1e5      	bne.n	800bb52 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f003 0310 	and.w	r3, r3, #16
 800bb90:	2b10      	cmp	r3, #16
 800bb92:	d10a      	bne.n	800bbaa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb94:	2300      	movs	r3, #0
 800bb96:	60fb      	str	r3, [r7, #12]
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	60fb      	str	r3, [r7, #12]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	60fb      	str	r3, [r7, #12]
 800bba8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bbae:	4619      	mov	r1, r3
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f7ff fe0b 	bl	800b7cc <HAL_UARTEx_RxEventCallback>
 800bbb6:	e002      	b.n	800bbbe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f7ff fdf3 	bl	800b7a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	e002      	b.n	800bbc8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	e000      	b.n	800bbc8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bbc6:	2302      	movs	r3, #2
  }
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3730      	adds	r7, #48	@ 0x30
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bbd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bbd4:	b0c0      	sub	sp, #256	@ 0x100
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bbdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	691b      	ldr	r3, [r3, #16]
 800bbe4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bbe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbec:	68d9      	ldr	r1, [r3, #12]
 800bbee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	ea40 0301 	orr.w	r3, r0, r1
 800bbf8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bbfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbfe:	689a      	ldr	r2, [r3, #8]
 800bc00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc04:	691b      	ldr	r3, [r3, #16]
 800bc06:	431a      	orrs	r2, r3
 800bc08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc0c:	695b      	ldr	r3, [r3, #20]
 800bc0e:	431a      	orrs	r2, r3
 800bc10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc14:	69db      	ldr	r3, [r3, #28]
 800bc16:	4313      	orrs	r3, r2
 800bc18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bc1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68db      	ldr	r3, [r3, #12]
 800bc24:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800bc28:	f021 010c 	bic.w	r1, r1, #12
 800bc2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bc36:	430b      	orrs	r3, r1
 800bc38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bc3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	695b      	ldr	r3, [r3, #20]
 800bc42:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800bc46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc4a:	6999      	ldr	r1, [r3, #24]
 800bc4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc50:	681a      	ldr	r2, [r3, #0]
 800bc52:	ea40 0301 	orr.w	r3, r0, r1
 800bc56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc5c:	681a      	ldr	r2, [r3, #0]
 800bc5e:	4b8f      	ldr	r3, [pc, #572]	@ (800be9c <UART_SetConfig+0x2cc>)
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d005      	beq.n	800bc70 <UART_SetConfig+0xa0>
 800bc64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc68:	681a      	ldr	r2, [r3, #0]
 800bc6a:	4b8d      	ldr	r3, [pc, #564]	@ (800bea0 <UART_SetConfig+0x2d0>)
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d104      	bne.n	800bc7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc70:	f7fd ff32 	bl	8009ad8 <HAL_RCC_GetPCLK2Freq>
 800bc74:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800bc78:	e003      	b.n	800bc82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc7a:	f7fd ff19 	bl	8009ab0 <HAL_RCC_GetPCLK1Freq>
 800bc7e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc86:	69db      	ldr	r3, [r3, #28]
 800bc88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc8c:	f040 810c 	bne.w	800bea8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bc90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bc94:	2200      	movs	r2, #0
 800bc96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bc9a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800bc9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bca2:	4622      	mov	r2, r4
 800bca4:	462b      	mov	r3, r5
 800bca6:	1891      	adds	r1, r2, r2
 800bca8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bcaa:	415b      	adcs	r3, r3
 800bcac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bcae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bcb2:	4621      	mov	r1, r4
 800bcb4:	eb12 0801 	adds.w	r8, r2, r1
 800bcb8:	4629      	mov	r1, r5
 800bcba:	eb43 0901 	adc.w	r9, r3, r1
 800bcbe:	f04f 0200 	mov.w	r2, #0
 800bcc2:	f04f 0300 	mov.w	r3, #0
 800bcc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bcca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bcce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bcd2:	4690      	mov	r8, r2
 800bcd4:	4699      	mov	r9, r3
 800bcd6:	4623      	mov	r3, r4
 800bcd8:	eb18 0303 	adds.w	r3, r8, r3
 800bcdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bce0:	462b      	mov	r3, r5
 800bce2:	eb49 0303 	adc.w	r3, r9, r3
 800bce6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bcea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bcf6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bcfa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bcfe:	460b      	mov	r3, r1
 800bd00:	18db      	adds	r3, r3, r3
 800bd02:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd04:	4613      	mov	r3, r2
 800bd06:	eb42 0303 	adc.w	r3, r2, r3
 800bd0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bd10:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bd14:	f7f4 ffd8 	bl	8000cc8 <__aeabi_uldivmod>
 800bd18:	4602      	mov	r2, r0
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4b61      	ldr	r3, [pc, #388]	@ (800bea4 <UART_SetConfig+0x2d4>)
 800bd1e:	fba3 2302 	umull	r2, r3, r3, r2
 800bd22:	095b      	lsrs	r3, r3, #5
 800bd24:	011c      	lsls	r4, r3, #4
 800bd26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bd30:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bd34:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bd38:	4642      	mov	r2, r8
 800bd3a:	464b      	mov	r3, r9
 800bd3c:	1891      	adds	r1, r2, r2
 800bd3e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bd40:	415b      	adcs	r3, r3
 800bd42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bd48:	4641      	mov	r1, r8
 800bd4a:	eb12 0a01 	adds.w	sl, r2, r1
 800bd4e:	4649      	mov	r1, r9
 800bd50:	eb43 0b01 	adc.w	fp, r3, r1
 800bd54:	f04f 0200 	mov.w	r2, #0
 800bd58:	f04f 0300 	mov.w	r3, #0
 800bd5c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bd60:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bd64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd68:	4692      	mov	sl, r2
 800bd6a:	469b      	mov	fp, r3
 800bd6c:	4643      	mov	r3, r8
 800bd6e:	eb1a 0303 	adds.w	r3, sl, r3
 800bd72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bd76:	464b      	mov	r3, r9
 800bd78:	eb4b 0303 	adc.w	r3, fp, r3
 800bd7c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bd80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	2200      	movs	r2, #0
 800bd88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bd8c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bd90:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bd94:	460b      	mov	r3, r1
 800bd96:	18db      	adds	r3, r3, r3
 800bd98:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	eb42 0303 	adc.w	r3, r2, r3
 800bda0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bda2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bda6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bdaa:	f7f4 ff8d 	bl	8000cc8 <__aeabi_uldivmod>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	4611      	mov	r1, r2
 800bdb4:	4b3b      	ldr	r3, [pc, #236]	@ (800bea4 <UART_SetConfig+0x2d4>)
 800bdb6:	fba3 2301 	umull	r2, r3, r3, r1
 800bdba:	095b      	lsrs	r3, r3, #5
 800bdbc:	2264      	movs	r2, #100	@ 0x64
 800bdbe:	fb02 f303 	mul.w	r3, r2, r3
 800bdc2:	1acb      	subs	r3, r1, r3
 800bdc4:	00db      	lsls	r3, r3, #3
 800bdc6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bdca:	4b36      	ldr	r3, [pc, #216]	@ (800bea4 <UART_SetConfig+0x2d4>)
 800bdcc:	fba3 2302 	umull	r2, r3, r3, r2
 800bdd0:	095b      	lsrs	r3, r3, #5
 800bdd2:	005b      	lsls	r3, r3, #1
 800bdd4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bdd8:	441c      	add	r4, r3
 800bdda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bdde:	2200      	movs	r2, #0
 800bde0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bde4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bde8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bdec:	4642      	mov	r2, r8
 800bdee:	464b      	mov	r3, r9
 800bdf0:	1891      	adds	r1, r2, r2
 800bdf2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bdf4:	415b      	adcs	r3, r3
 800bdf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bdf8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bdfc:	4641      	mov	r1, r8
 800bdfe:	1851      	adds	r1, r2, r1
 800be00:	6339      	str	r1, [r7, #48]	@ 0x30
 800be02:	4649      	mov	r1, r9
 800be04:	414b      	adcs	r3, r1
 800be06:	637b      	str	r3, [r7, #52]	@ 0x34
 800be08:	f04f 0200 	mov.w	r2, #0
 800be0c:	f04f 0300 	mov.w	r3, #0
 800be10:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800be14:	4659      	mov	r1, fp
 800be16:	00cb      	lsls	r3, r1, #3
 800be18:	4651      	mov	r1, sl
 800be1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be1e:	4651      	mov	r1, sl
 800be20:	00ca      	lsls	r2, r1, #3
 800be22:	4610      	mov	r0, r2
 800be24:	4619      	mov	r1, r3
 800be26:	4603      	mov	r3, r0
 800be28:	4642      	mov	r2, r8
 800be2a:	189b      	adds	r3, r3, r2
 800be2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800be30:	464b      	mov	r3, r9
 800be32:	460a      	mov	r2, r1
 800be34:	eb42 0303 	adc.w	r3, r2, r3
 800be38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800be3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be40:	685b      	ldr	r3, [r3, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be48:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800be4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800be50:	460b      	mov	r3, r1
 800be52:	18db      	adds	r3, r3, r3
 800be54:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be56:	4613      	mov	r3, r2
 800be58:	eb42 0303 	adc.w	r3, r2, r3
 800be5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800be62:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800be66:	f7f4 ff2f 	bl	8000cc8 <__aeabi_uldivmod>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	4b0d      	ldr	r3, [pc, #52]	@ (800bea4 <UART_SetConfig+0x2d4>)
 800be70:	fba3 1302 	umull	r1, r3, r3, r2
 800be74:	095b      	lsrs	r3, r3, #5
 800be76:	2164      	movs	r1, #100	@ 0x64
 800be78:	fb01 f303 	mul.w	r3, r1, r3
 800be7c:	1ad3      	subs	r3, r2, r3
 800be7e:	00db      	lsls	r3, r3, #3
 800be80:	3332      	adds	r3, #50	@ 0x32
 800be82:	4a08      	ldr	r2, [pc, #32]	@ (800bea4 <UART_SetConfig+0x2d4>)
 800be84:	fba2 2303 	umull	r2, r3, r2, r3
 800be88:	095b      	lsrs	r3, r3, #5
 800be8a:	f003 0207 	and.w	r2, r3, #7
 800be8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4422      	add	r2, r4
 800be96:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800be98:	e106      	b.n	800c0a8 <UART_SetConfig+0x4d8>
 800be9a:	bf00      	nop
 800be9c:	40011000 	.word	0x40011000
 800bea0:	40011400 	.word	0x40011400
 800bea4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bea8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800beac:	2200      	movs	r2, #0
 800beae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800beb2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800beb6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800beba:	4642      	mov	r2, r8
 800bebc:	464b      	mov	r3, r9
 800bebe:	1891      	adds	r1, r2, r2
 800bec0:	6239      	str	r1, [r7, #32]
 800bec2:	415b      	adcs	r3, r3
 800bec4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bec6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800beca:	4641      	mov	r1, r8
 800becc:	1854      	adds	r4, r2, r1
 800bece:	4649      	mov	r1, r9
 800bed0:	eb43 0501 	adc.w	r5, r3, r1
 800bed4:	f04f 0200 	mov.w	r2, #0
 800bed8:	f04f 0300 	mov.w	r3, #0
 800bedc:	00eb      	lsls	r3, r5, #3
 800bede:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bee2:	00e2      	lsls	r2, r4, #3
 800bee4:	4614      	mov	r4, r2
 800bee6:	461d      	mov	r5, r3
 800bee8:	4643      	mov	r3, r8
 800beea:	18e3      	adds	r3, r4, r3
 800beec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bef0:	464b      	mov	r3, r9
 800bef2:	eb45 0303 	adc.w	r3, r5, r3
 800bef6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800befa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bf06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bf0a:	f04f 0200 	mov.w	r2, #0
 800bf0e:	f04f 0300 	mov.w	r3, #0
 800bf12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800bf16:	4629      	mov	r1, r5
 800bf18:	008b      	lsls	r3, r1, #2
 800bf1a:	4621      	mov	r1, r4
 800bf1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf20:	4621      	mov	r1, r4
 800bf22:	008a      	lsls	r2, r1, #2
 800bf24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800bf28:	f7f4 fece 	bl	8000cc8 <__aeabi_uldivmod>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	460b      	mov	r3, r1
 800bf30:	4b60      	ldr	r3, [pc, #384]	@ (800c0b4 <UART_SetConfig+0x4e4>)
 800bf32:	fba3 2302 	umull	r2, r3, r3, r2
 800bf36:	095b      	lsrs	r3, r3, #5
 800bf38:	011c      	lsls	r4, r3, #4
 800bf3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bf44:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800bf48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800bf4c:	4642      	mov	r2, r8
 800bf4e:	464b      	mov	r3, r9
 800bf50:	1891      	adds	r1, r2, r2
 800bf52:	61b9      	str	r1, [r7, #24]
 800bf54:	415b      	adcs	r3, r3
 800bf56:	61fb      	str	r3, [r7, #28]
 800bf58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bf5c:	4641      	mov	r1, r8
 800bf5e:	1851      	adds	r1, r2, r1
 800bf60:	6139      	str	r1, [r7, #16]
 800bf62:	4649      	mov	r1, r9
 800bf64:	414b      	adcs	r3, r1
 800bf66:	617b      	str	r3, [r7, #20]
 800bf68:	f04f 0200 	mov.w	r2, #0
 800bf6c:	f04f 0300 	mov.w	r3, #0
 800bf70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bf74:	4659      	mov	r1, fp
 800bf76:	00cb      	lsls	r3, r1, #3
 800bf78:	4651      	mov	r1, sl
 800bf7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf7e:	4651      	mov	r1, sl
 800bf80:	00ca      	lsls	r2, r1, #3
 800bf82:	4610      	mov	r0, r2
 800bf84:	4619      	mov	r1, r3
 800bf86:	4603      	mov	r3, r0
 800bf88:	4642      	mov	r2, r8
 800bf8a:	189b      	adds	r3, r3, r2
 800bf8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf90:	464b      	mov	r3, r9
 800bf92:	460a      	mov	r2, r1
 800bf94:	eb42 0303 	adc.w	r3, r2, r3
 800bf98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bfa0:	685b      	ldr	r3, [r3, #4]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bfa6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800bfa8:	f04f 0200 	mov.w	r2, #0
 800bfac:	f04f 0300 	mov.w	r3, #0
 800bfb0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800bfb4:	4649      	mov	r1, r9
 800bfb6:	008b      	lsls	r3, r1, #2
 800bfb8:	4641      	mov	r1, r8
 800bfba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bfbe:	4641      	mov	r1, r8
 800bfc0:	008a      	lsls	r2, r1, #2
 800bfc2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800bfc6:	f7f4 fe7f 	bl	8000cc8 <__aeabi_uldivmod>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	460b      	mov	r3, r1
 800bfce:	4611      	mov	r1, r2
 800bfd0:	4b38      	ldr	r3, [pc, #224]	@ (800c0b4 <UART_SetConfig+0x4e4>)
 800bfd2:	fba3 2301 	umull	r2, r3, r3, r1
 800bfd6:	095b      	lsrs	r3, r3, #5
 800bfd8:	2264      	movs	r2, #100	@ 0x64
 800bfda:	fb02 f303 	mul.w	r3, r2, r3
 800bfde:	1acb      	subs	r3, r1, r3
 800bfe0:	011b      	lsls	r3, r3, #4
 800bfe2:	3332      	adds	r3, #50	@ 0x32
 800bfe4:	4a33      	ldr	r2, [pc, #204]	@ (800c0b4 <UART_SetConfig+0x4e4>)
 800bfe6:	fba2 2303 	umull	r2, r3, r2, r3
 800bfea:	095b      	lsrs	r3, r3, #5
 800bfec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bff0:	441c      	add	r4, r3
 800bff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bff6:	2200      	movs	r2, #0
 800bff8:	673b      	str	r3, [r7, #112]	@ 0x70
 800bffa:	677a      	str	r2, [r7, #116]	@ 0x74
 800bffc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c000:	4642      	mov	r2, r8
 800c002:	464b      	mov	r3, r9
 800c004:	1891      	adds	r1, r2, r2
 800c006:	60b9      	str	r1, [r7, #8]
 800c008:	415b      	adcs	r3, r3
 800c00a:	60fb      	str	r3, [r7, #12]
 800c00c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c010:	4641      	mov	r1, r8
 800c012:	1851      	adds	r1, r2, r1
 800c014:	6039      	str	r1, [r7, #0]
 800c016:	4649      	mov	r1, r9
 800c018:	414b      	adcs	r3, r1
 800c01a:	607b      	str	r3, [r7, #4]
 800c01c:	f04f 0200 	mov.w	r2, #0
 800c020:	f04f 0300 	mov.w	r3, #0
 800c024:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c028:	4659      	mov	r1, fp
 800c02a:	00cb      	lsls	r3, r1, #3
 800c02c:	4651      	mov	r1, sl
 800c02e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c032:	4651      	mov	r1, sl
 800c034:	00ca      	lsls	r2, r1, #3
 800c036:	4610      	mov	r0, r2
 800c038:	4619      	mov	r1, r3
 800c03a:	4603      	mov	r3, r0
 800c03c:	4642      	mov	r2, r8
 800c03e:	189b      	adds	r3, r3, r2
 800c040:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c042:	464b      	mov	r3, r9
 800c044:	460a      	mov	r2, r1
 800c046:	eb42 0303 	adc.w	r3, r2, r3
 800c04a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	2200      	movs	r2, #0
 800c054:	663b      	str	r3, [r7, #96]	@ 0x60
 800c056:	667a      	str	r2, [r7, #100]	@ 0x64
 800c058:	f04f 0200 	mov.w	r2, #0
 800c05c:	f04f 0300 	mov.w	r3, #0
 800c060:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c064:	4649      	mov	r1, r9
 800c066:	008b      	lsls	r3, r1, #2
 800c068:	4641      	mov	r1, r8
 800c06a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c06e:	4641      	mov	r1, r8
 800c070:	008a      	lsls	r2, r1, #2
 800c072:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c076:	f7f4 fe27 	bl	8000cc8 <__aeabi_uldivmod>
 800c07a:	4602      	mov	r2, r0
 800c07c:	460b      	mov	r3, r1
 800c07e:	4b0d      	ldr	r3, [pc, #52]	@ (800c0b4 <UART_SetConfig+0x4e4>)
 800c080:	fba3 1302 	umull	r1, r3, r3, r2
 800c084:	095b      	lsrs	r3, r3, #5
 800c086:	2164      	movs	r1, #100	@ 0x64
 800c088:	fb01 f303 	mul.w	r3, r1, r3
 800c08c:	1ad3      	subs	r3, r2, r3
 800c08e:	011b      	lsls	r3, r3, #4
 800c090:	3332      	adds	r3, #50	@ 0x32
 800c092:	4a08      	ldr	r2, [pc, #32]	@ (800c0b4 <UART_SetConfig+0x4e4>)
 800c094:	fba2 2303 	umull	r2, r3, r2, r3
 800c098:	095b      	lsrs	r3, r3, #5
 800c09a:	f003 020f 	and.w	r2, r3, #15
 800c09e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4422      	add	r2, r4
 800c0a6:	609a      	str	r2, [r3, #8]
}
 800c0a8:	bf00      	nop
 800c0aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c0b4:	51eb851f 	.word	0x51eb851f

0800c0b8 <TCS3472_SelectSensor>:
    .yellow_min_ratio_g_to_b = 150, // G must be 1.5x greater than B
    .yellow_r_g_diff_percent = 80   // R and G must be within 20% of each other
};


void TCS3472_SelectSensor(uint8_t channel) {
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b082      	sub	sp, #8
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	4603      	mov	r3, r0
 800c0c0:	71fb      	strb	r3, [r7, #7]
    i2c_mux_select(&mux, channel);
 800c0c2:	79fb      	ldrb	r3, [r7, #7]
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	4805      	ldr	r0, [pc, #20]	@ (800c0dc <TCS3472_SelectSensor+0x24>)
 800c0c8:	f7f9 fcf4 	bl	8005ab4 <i2c_mux_select>
    HAL_Delay(2); // Small delay for mux to stabilize
 800c0cc:	2002      	movs	r0, #2
 800c0ce:	f7fa fb53 	bl	8006778 <HAL_Delay>
}
 800c0d2:	bf00      	nop
 800c0d4:	3708      	adds	r7, #8
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}
 800c0da:	bf00      	nop
 800c0dc:	20000054 	.word	0x20000054

0800c0e0 <TCS3472_Init>:



/* Initialize TCS3472 sensor */
uint8_t TCS3472_Init(void)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
    /* Check if sensor is responding */
    uint8_t id = TCS3472_GetID();
 800c0e6:	f000 f81a 	bl	800c11e <TCS3472_GetID>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	71fb      	strb	r3, [r7, #7]
    if (id != 0x44 && id != 0x4D) {
 800c0ee:	79fb      	ldrb	r3, [r7, #7]
 800c0f0:	2b44      	cmp	r3, #68	@ 0x44
 800c0f2:	d004      	beq.n	800c0fe <TCS3472_Init+0x1e>
 800c0f4:	79fb      	ldrb	r3, [r7, #7]
 800c0f6:	2b4d      	cmp	r3, #77	@ 0x4d
 800c0f8:	d001      	beq.n	800c0fe <TCS3472_Init+0x1e>
        return HAL_ERROR;  // Sensor not detected
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	e00b      	b.n	800c116 <TCS3472_Init+0x36>
    }

    /* Power ON the device */
    TCS3472_Enable();
 800c0fe:	f000 f816 	bl	800c12e <TCS3472_Enable>

    /* Set integration time (1 = 2.4ms, 255 = 614.4ms) */
    TCS3472_SetIntegrationTime(0x00);  // Minimum integration time (2.4ms) for fast readings
 800c102:	2000      	movs	r0, #0
 800c104:	f000 f822 	bl	800c14c <TCS3472_SetIntegrationTime>

    /* Set gain (0 = 1x, 1 = 4x, 2 = 16x, 3 = 60x) */
    TCS3472_SetGain(3);  // 60x gain for better contrast in color detection
 800c108:	2003      	movs	r0, #3
 800c10a:	f000 f82d 	bl	800c168 <TCS3472_SetGain>

    /* Wait for a moment for the sensor to stabilize */
    HAL_Delay(50);
 800c10e:	2032      	movs	r0, #50	@ 0x32
 800c110:	f7fa fb32 	bl	8006778 <HAL_Delay>

    return HAL_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	3708      	adds	r7, #8
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}

0800c11e <TCS3472_GetID>:

/* Get device ID */
uint8_t TCS3472_GetID(void)
{
 800c11e:	b580      	push	{r7, lr}
 800c120:	af00      	add	r7, sp, #0
    return TCS3472_Read8(TCS3472_REG_ID);
 800c122:	2012      	movs	r0, #18
 800c124:	f000 fb68 	bl	800c7f8 <TCS3472_Read8>
 800c128:	4603      	mov	r3, r0
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	bd80      	pop	{r7, pc}

0800c12e <TCS3472_Enable>:

/* Enable the device */
void TCS3472_Enable(void)
{
 800c12e:	b580      	push	{r7, lr}
 800c130:	af00      	add	r7, sp, #0
    /* Power ON */
    TCS3472_Write(TCS3472_REG_ENABLE, TCS3472_ENABLE_PON);
 800c132:	2101      	movs	r1, #1
 800c134:	2000      	movs	r0, #0
 800c136:	f000 fb41 	bl	800c7bc <TCS3472_Write>
    HAL_Delay(3);  // Wait 2.4ms for power-up
 800c13a:	2003      	movs	r0, #3
 800c13c:	f7fa fb1c 	bl	8006778 <HAL_Delay>

    /* Enable RGBC sensor */
    TCS3472_Write(TCS3472_REG_ENABLE, TCS3472_ENABLE_PON | TCS3472_ENABLE_AEN);
 800c140:	2103      	movs	r1, #3
 800c142:	2000      	movs	r0, #0
 800c144:	f000 fb3a 	bl	800c7bc <TCS3472_Write>
}
 800c148:	bf00      	nop
 800c14a:	bd80      	pop	{r7, pc}

0800c14c <TCS3472_SetIntegrationTime>:
    TCS3472_Write(TCS3472_REG_ENABLE, val & ~(TCS3472_ENABLE_PON | TCS3472_ENABLE_AEN));
}

/* Set integration time */
void TCS3472_SetIntegrationTime(uint8_t time)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
 800c152:	4603      	mov	r3, r0
 800c154:	71fb      	strb	r3, [r7, #7]
    /* Write integration time to the register */
    TCS3472_Write(TCS3472_REG_ATIME, time);
 800c156:	79fb      	ldrb	r3, [r7, #7]
 800c158:	4619      	mov	r1, r3
 800c15a:	2001      	movs	r0, #1
 800c15c:	f000 fb2e 	bl	800c7bc <TCS3472_Write>
}
 800c160:	bf00      	nop
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}

0800c168 <TCS3472_SetGain>:

/* Set gain */
void TCS3472_SetGain(uint8_t gain)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b082      	sub	sp, #8
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	4603      	mov	r3, r0
 800c170:	71fb      	strb	r3, [r7, #7]
    /* Check if gain is valid (0-3) */
    if (gain > 3) gain = 3;
 800c172:	79fb      	ldrb	r3, [r7, #7]
 800c174:	2b03      	cmp	r3, #3
 800c176:	d901      	bls.n	800c17c <TCS3472_SetGain+0x14>
 800c178:	2303      	movs	r3, #3
 800c17a:	71fb      	strb	r3, [r7, #7]

    /* Write gain to the register */
    TCS3472_Write(TCS3472_REG_CONTROL, gain);
 800c17c:	79fb      	ldrb	r3, [r7, #7]
 800c17e:	4619      	mov	r1, r3
 800c180:	200f      	movs	r0, #15
 800c182:	f000 fb1b 	bl	800c7bc <TCS3472_Write>
}
 800c186:	bf00      	nop
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}

0800c18e <TCS3472_GetRGBC>:

/* Get RGB and Clear values */
void TCS3472_GetRGBC(uint16_t *r, uint16_t *g, uint16_t *b, uint16_t *c)
{
 800c18e:	b580      	push	{r7, lr}
 800c190:	b084      	sub	sp, #16
 800c192:	af00      	add	r7, sp, #0
 800c194:	60f8      	str	r0, [r7, #12]
 800c196:	60b9      	str	r1, [r7, #8]
 800c198:	607a      	str	r2, [r7, #4]
 800c19a:	603b      	str	r3, [r7, #0]
    /* Wait for data to be valid */
    while (!(TCS3472_Read8(TCS3472_REG_STATUS) & 0x01));
 800c19c:	bf00      	nop
 800c19e:	2013      	movs	r0, #19
 800c1a0:	f000 fb2a 	bl	800c7f8 <TCS3472_Read8>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	f003 0301 	and.w	r3, r3, #1
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d0f7      	beq.n	800c19e <TCS3472_GetRGBC+0x10>

    /* Read all values */
    *c = TCS3472_Read16(TCS3472_REG_CDATAL);
 800c1ae:	2014      	movs	r0, #20
 800c1b0:	f000 fb46 	bl	800c840 <TCS3472_Read16>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	461a      	mov	r2, r3
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	801a      	strh	r2, [r3, #0]
    *r = TCS3472_Read16(TCS3472_REG_RDATAL);
 800c1bc:	2016      	movs	r0, #22
 800c1be:	f000 fb3f 	bl	800c840 <TCS3472_Read16>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	801a      	strh	r2, [r3, #0]
    *g = TCS3472_Read16(TCS3472_REG_GDATAL);
 800c1ca:	2018      	movs	r0, #24
 800c1cc:	f000 fb38 	bl	800c840 <TCS3472_Read16>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	801a      	strh	r2, [r3, #0]
    *b = TCS3472_Read16(TCS3472_REG_BDATAL);
 800c1d8:	201a      	movs	r0, #26
 800c1da:	f000 fb31 	bl	800c840 <TCS3472_Read16>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	801a      	strh	r2, [r3, #0]
}
 800c1e6:	bf00      	nop
 800c1e8:	3710      	adds	r7, #16
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
	...

0800c1f0 <TCS3472_DetectLineColor>:

/* Detect line color based on RGB values */
Color TCS3472_DetectLineColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c)
{
 800c1f0:	b490      	push	{r4, r7}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	4611      	mov	r1, r2
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	4623      	mov	r3, r4
 800c200:	80fb      	strh	r3, [r7, #6]
 800c202:	4603      	mov	r3, r0
 800c204:	80bb      	strh	r3, [r7, #4]
 800c206:	460b      	mov	r3, r1
 800c208:	807b      	strh	r3, [r7, #2]
 800c20a:	4613      	mov	r3, r2
 800c20c:	803b      	strh	r3, [r7, #0]
    /* If overall brightness is very low, it's black (background) */
    if (c < color_config.black_threshold) {
 800c20e:	4b2e      	ldr	r3, [pc, #184]	@ (800c2c8 <TCS3472_DetectLineColor+0xd8>)
 800c210:	881b      	ldrh	r3, [r3, #0]
 800c212:	883a      	ldrh	r2, [r7, #0]
 800c214:	429a      	cmp	r2, r3
 800c216:	d201      	bcs.n	800c21c <TCS3472_DetectLineColor+0x2c>
        return BLACK;
 800c218:	2305      	movs	r3, #5
 800c21a:	e04f      	b.n	800c2bc <TCS3472_DetectLineColor+0xcc>
    }

    /* If overall brightness is high, check if it's white or green */
    if (c > color_config.white_threshold) {
 800c21c:	4b2a      	ldr	r3, [pc, #168]	@ (800c2c8 <TCS3472_DetectLineColor+0xd8>)
 800c21e:	885b      	ldrh	r3, [r3, #2]
 800c220:	883a      	ldrh	r2, [r7, #0]
 800c222:	429a      	cmp	r2, r3
 800c224:	d949      	bls.n	800c2ba <TCS3472_DetectLineColor+0xca>
        /* Calculate green-to-red ratio (multiplied by 100 to avoid floating point) */
        uint16_t g_to_r_ratio = 0;
 800c226:	2300      	movs	r3, #0
 800c228:	81fb      	strh	r3, [r7, #14]

        /* Avoid division by zero */
        if (r > 10) {
 800c22a:	88fb      	ldrh	r3, [r7, #6]
 800c22c:	2b0a      	cmp	r3, #10
 800c22e:	d907      	bls.n	800c240 <TCS3472_DetectLineColor+0x50>
            g_to_r_ratio = (g * 100) / r;
 800c230:	88bb      	ldrh	r3, [r7, #4]
 800c232:	2264      	movs	r2, #100	@ 0x64
 800c234:	fb03 f202 	mul.w	r2, r3, r2
 800c238:	88fb      	ldrh	r3, [r7, #6]
 800c23a:	fb92 f3f3 	sdiv	r3, r2, r3
 800c23e:	81fb      	strh	r3, [r7, #14]
        }

        /* If green is significantly higher than red, it's green */
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800c240:	4b21      	ldr	r3, [pc, #132]	@ (800c2c8 <TCS3472_DetectLineColor+0xd8>)
 800c242:	889b      	ldrh	r3, [r3, #4]
 800c244:	89fa      	ldrh	r2, [r7, #14]
 800c246:	429a      	cmp	r2, r3
 800c248:	d30e      	bcc.n	800c268 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800c24a:	4b1f      	ldr	r3, [pc, #124]	@ (800c2c8 <TCS3472_DetectLineColor+0xd8>)
 800c24c:	88db      	ldrh	r3, [r3, #6]
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800c24e:	89fa      	ldrh	r2, [r7, #14]
 800c250:	429a      	cmp	r2, r3
 800c252:	d809      	bhi.n	800c268 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800c254:	88ba      	ldrh	r2, [r7, #4]
 800c256:	88fb      	ldrh	r3, [r7, #6]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d905      	bls.n	800c268 <TCS3472_DetectLineColor+0x78>
            g > r && g > b) {
 800c25c:	88ba      	ldrh	r2, [r7, #4]
 800c25e:	887b      	ldrh	r3, [r7, #2]
 800c260:	429a      	cmp	r2, r3
 800c262:	d901      	bls.n	800c268 <TCS3472_DetectLineColor+0x78>
            return GREEN;
 800c264:	2301      	movs	r3, #1
 800c266:	e029      	b.n	800c2bc <TCS3472_DetectLineColor+0xcc>
        }

        /* If all colors are relatively balanced and bright, it's white */
        if (r > 500 && g > 500 && b > 500 &&
 800c268:	88fb      	ldrh	r3, [r7, #6]
 800c26a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c26e:	d924      	bls.n	800c2ba <TCS3472_DetectLineColor+0xca>
 800c270:	88bb      	ldrh	r3, [r7, #4]
 800c272:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c276:	d920      	bls.n	800c2ba <TCS3472_DetectLineColor+0xca>
 800c278:	887b      	ldrh	r3, [r7, #2]
 800c27a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c27e:	d91c      	bls.n	800c2ba <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800c280:	88fb      	ldrh	r3, [r7, #6]
 800c282:	2264      	movs	r2, #100	@ 0x64
 800c284:	fb03 f202 	mul.w	r2, r3, r2
 800c288:	883b      	ldrh	r3, [r7, #0]
 800c28a:	fb92 f3f3 	sdiv	r3, r2, r3
        if (r > 500 && g > 500 && b > 500 &&
 800c28e:	2b14      	cmp	r3, #20
 800c290:	dd13      	ble.n	800c2ba <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800c292:	88bb      	ldrh	r3, [r7, #4]
 800c294:	2264      	movs	r2, #100	@ 0x64
 800c296:	fb03 f202 	mul.w	r2, r3, r2
 800c29a:	883b      	ldrh	r3, [r7, #0]
 800c29c:	fb92 f3f3 	sdiv	r3, r2, r3
 800c2a0:	2b14      	cmp	r3, #20
 800c2a2:	dd0a      	ble.n	800c2ba <TCS3472_DetectLineColor+0xca>
 800c2a4:	887b      	ldrh	r3, [r7, #2]
 800c2a6:	2264      	movs	r2, #100	@ 0x64
 800c2a8:	fb03 f202 	mul.w	r2, r3, r2
 800c2ac:	883b      	ldrh	r3, [r7, #0]
 800c2ae:	fb92 f3f3 	sdiv	r3, r2, r3
 800c2b2:	2b14      	cmp	r3, #20
 800c2b4:	dd01      	ble.n	800c2ba <TCS3472_DetectLineColor+0xca>
            return WHITE;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	e000      	b.n	800c2bc <TCS3472_DetectLineColor+0xcc>
        }
    }

    /* If we can't identify the color */
    return COLOR_UNKNOWN;
 800c2ba:	2300      	movs	r3, #0
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3710      	adds	r7, #16
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bc90      	pop	{r4, r7}
 800c2c4:	4770      	bx	lr
 800c2c6:	bf00      	nop
 800c2c8:	200000a0 	.word	0x200000a0
 800c2cc:	00000000 	.word	0x00000000

0800c2d0 <TCS3472_CalibrateColors>:

/* Calibration function - to be called during setup or when a button is pressed */
void TCS3472_CalibrateColors(void)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b098      	sub	sp, #96	@ 0x60
 800c2d4:	af00      	add	r7, sp, #0
    //char buffer[100];
    uint16_t r, g, b, c;
    uint16_t black_readings[5] = {0};
 800c2d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c2da:	2200      	movs	r2, #0
 800c2dc:	601a      	str	r2, [r3, #0]
 800c2de:	605a      	str	r2, [r3, #4]
 800c2e0:	811a      	strh	r2, [r3, #8]
    uint16_t white_readings[5] = {0};
 800c2e2:	f107 031c 	add.w	r3, r7, #28
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	601a      	str	r2, [r3, #0]
 800c2ea:	605a      	str	r2, [r3, #4]
 800c2ec:	811a      	strh	r2, [r3, #8]
    uint16_t green_readings_r[5] = {0};
 800c2ee:	f107 0310 	add.w	r3, r7, #16
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	601a      	str	r2, [r3, #0]
 800c2f6:	605a      	str	r2, [r3, #4]
 800c2f8:	811a      	strh	r2, [r3, #8]
    uint16_t green_readings_g[5] = {0};
 800c2fa:	1d3b      	adds	r3, r7, #4
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	601a      	str	r2, [r3, #0]
 800c300:	605a      	str	r2, [r3, #4]
 800c302:	811a      	strh	r2, [r3, #8]

    /* Send calibration instructions */
//    sprintf(buffer, "Starting calibration sequence...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800c304:	f7f9 fe42 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c308:	48bd      	ldr	r0, [pc, #756]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c30a:	f7f9 fe71 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c30e:	2219      	movs	r2, #25
 800c310:	2102      	movs	r1, #2
 800c312:	48bc      	ldr	r0, [pc, #752]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c314:	f7f9 fe42 	bl	8005f9c <display_message>


    /* 1. Calibrate BLACK background */
//    sprintf(buffer, "Place sensor over BLACK surface and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_message("Black", 2, 40);
 800c318:	2228      	movs	r2, #40	@ 0x28
 800c31a:	2102      	movs	r1, #2
 800c31c:	48ba      	ldr	r0, [pc, #744]	@ (800c608 <TCS3472_CalibrateColors+0x338>)
 800c31e:	f7f9 fe3d 	bl	8005f9c <display_message>
    display_message("Press OK to Start", 2, 52);
 800c322:	2234      	movs	r2, #52	@ 0x34
 800c324:	2102      	movs	r1, #2
 800c326:	48b9      	ldr	r0, [pc, #740]	@ (800c60c <TCS3472_CalibrateColors+0x33c>)
 800c328:	f7f9 fe38 	bl	8005f9c <display_message>
    while(okbtncount == prevokbtncount){
 800c32c:	bf00      	nop
 800c32e:	4bb8      	ldr	r3, [pc, #736]	@ (800c610 <TCS3472_CalibrateColors+0x340>)
 800c330:	681a      	ldr	r2, [r3, #0]
 800c332:	4bb8      	ldr	r3, [pc, #736]	@ (800c614 <TCS3472_CalibrateColors+0x344>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	429a      	cmp	r2, r3
 800c338:	d0f9      	beq.n	800c32e <TCS3472_CalibrateColors+0x5e>

    }

	Reset_buttons();
 800c33a:	f7f5 fab3 	bl	80018a4 <Reset_buttons>

	display_clear();
 800c33e:	f7f9 fe25 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c342:	48af      	ldr	r0, [pc, #700]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c344:	f7f9 fe54 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c348:	2219      	movs	r2, #25
 800c34a:	2102      	movs	r1, #2
 800c34c:	48ad      	ldr	r0, [pc, #692]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c34e:	f7f9 fe25 	bl	8005f9c <display_message>
	display_message("Black", 2, 40);
 800c352:	2228      	movs	r2, #40	@ 0x28
 800c354:	2102      	movs	r1, #2
 800c356:	48ac      	ldr	r0, [pc, #688]	@ (800c608 <TCS3472_CalibrateColors+0x338>)
 800c358:	f7f9 fe20 	bl	8005f9c <display_message>
	display_message("Calibrating...", 2, 52);
 800c35c:	2234      	movs	r2, #52	@ 0x34
 800c35e:	2102      	movs	r1, #2
 800c360:	48ad      	ldr	r0, [pc, #692]	@ (800c618 <TCS3472_CalibrateColors+0x348>)
 800c362:	f7f9 fe1b 	bl	8005f9c <display_message>

	HAL_Delay(1000);
 800c366:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c36a:	f7fa fa05 	bl	8006778 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800c36e:	2001      	movs	r0, #1
 800c370:	f7ff fea2 	bl	800c0b8 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800c374:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c378:	f7fa f9fe 	bl	8006778 <HAL_Delay>
    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

    /* Take 5 readings of black background */
    for (int i = 0; i < 5; i++) {
 800c37c:	2300      	movs	r3, #0
 800c37e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c380:	e016      	b.n	800c3b0 <TCS3472_CalibrateColors+0xe0>
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800c382:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800c386:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c38a:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800c38e:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800c392:	f7ff fefc 	bl	800c18e <TCS3472_GetRGBC>
        black_readings[i] = c;
 800c396:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800c398:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c39a:	005b      	lsls	r3, r3, #1
 800c39c:	3360      	adds	r3, #96	@ 0x60
 800c39e:	443b      	add	r3, r7
 800c3a0:	f823 2c38 	strh.w	r2, [r3, #-56]
        HAL_Delay(50);
 800c3a4:	2032      	movs	r0, #50	@ 0x32
 800c3a6:	f7fa f9e7 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800c3aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c3b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3b2:	2b04      	cmp	r3, #4
 800c3b4:	dde5      	ble.n	800c382 <TCS3472_CalibrateColors+0xb2>
    }

    /* Calculate average */
    uint32_t black_sum = 0;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    for (int i = 0; i < 5; i++) {
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	657b      	str	r3, [r7, #84]	@ 0x54
 800c3be:	e00c      	b.n	800c3da <TCS3472_CalibrateColors+0x10a>
        black_sum += black_readings[i];
 800c3c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	3360      	adds	r3, #96	@ 0x60
 800c3c6:	443b      	add	r3, r7
 800c3c8:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3d0:	4413      	add	r3, r2
 800c3d2:	65bb      	str	r3, [r7, #88]	@ 0x58
    for (int i = 0; i < 5; i++) {
 800c3d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c3da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3dc:	2b04      	cmp	r3, #4
 800c3de:	ddef      	ble.n	800c3c0 <TCS3472_CalibrateColors+0xf0>
    }
    color_config.black_threshold = (black_sum / 5) * 1.5; // 50% margin
 800c3e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3e2:	4a8e      	ldr	r2, [pc, #568]	@ (800c61c <TCS3472_CalibrateColors+0x34c>)
 800c3e4:	fba2 2303 	umull	r2, r3, r2, r3
 800c3e8:	089b      	lsrs	r3, r3, #2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7f4 f8aa 	bl	8000544 <__aeabi_ui2d>
 800c3f0:	f04f 0200 	mov.w	r2, #0
 800c3f4:	4b8a      	ldr	r3, [pc, #552]	@ (800c620 <TCS3472_CalibrateColors+0x350>)
 800c3f6:	f7f4 f91f 	bl	8000638 <__aeabi_dmul>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4610      	mov	r0, r2
 800c400:	4619      	mov	r1, r3
 800c402:	f7f4 fbf1 	bl	8000be8 <__aeabi_d2uiz>
 800c406:	4603      	mov	r3, r0
 800c408:	b29a      	uxth	r2, r3
 800c40a:	4b86      	ldr	r3, [pc, #536]	@ (800c624 <TCS3472_CalibrateColors+0x354>)
 800c40c:	801a      	strh	r2, [r3, #0]

//    sprintf(buffer, "BLACK calibrated: threshold = %d\r\n", color_config.black_threshold);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800c40e:	f7f9 fdbd 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c412:	487b      	ldr	r0, [pc, #492]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c414:	f7f9 fdec 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c418:	2219      	movs	r2, #25
 800c41a:	2102      	movs	r1, #2
 800c41c:	4879      	ldr	r0, [pc, #484]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c41e:	f7f9 fdbd 	bl	8005f9c <display_message>
	display_message("Black", 2, 40);
 800c422:	2228      	movs	r2, #40	@ 0x28
 800c424:	2102      	movs	r1, #2
 800c426:	4878      	ldr	r0, [pc, #480]	@ (800c608 <TCS3472_CalibrateColors+0x338>)
 800c428:	f7f9 fdb8 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 52);
 800c42c:	2234      	movs	r2, #52	@ 0x34
 800c42e:	2102      	movs	r1, #2
 800c430:	487d      	ldr	r0, [pc, #500]	@ (800c628 <TCS3472_CalibrateColors+0x358>)
 800c432:	f7f9 fdb3 	bl	8005f9c <display_message>
    HAL_Delay(2000);
 800c436:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800c43a:	f7fa f99d 	bl	8006778 <HAL_Delay>

    /* 2. Calibrate WHITE line */
//    sprintf(buffer, "Place sensor over WHITE line and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

    display_clear();
 800c43e:	f7f9 fda5 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c442:	486f      	ldr	r0, [pc, #444]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c444:	f7f9 fdd4 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c448:	2219      	movs	r2, #25
 800c44a:	2102      	movs	r1, #2
 800c44c:	486d      	ldr	r0, [pc, #436]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c44e:	f7f9 fda5 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800c452:	2228      	movs	r2, #40	@ 0x28
 800c454:	2102      	movs	r1, #2
 800c456:	4875      	ldr	r0, [pc, #468]	@ (800c62c <TCS3472_CalibrateColors+0x35c>)
 800c458:	f7f9 fda0 	bl	8005f9c <display_message>
	display_message("Press OK to Start", 2, 52);
 800c45c:	2234      	movs	r2, #52	@ 0x34
 800c45e:	2102      	movs	r1, #2
 800c460:	486a      	ldr	r0, [pc, #424]	@ (800c60c <TCS3472_CalibrateColors+0x33c>)
 800c462:	f7f9 fd9b 	bl	8005f9c <display_message>
	while(okbtncount == prevokbtncount);
 800c466:	bf00      	nop
 800c468:	4b69      	ldr	r3, [pc, #420]	@ (800c610 <TCS3472_CalibrateColors+0x340>)
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	4b69      	ldr	r3, [pc, #420]	@ (800c614 <TCS3472_CalibrateColors+0x344>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	429a      	cmp	r2, r3
 800c472:	d0f9      	beq.n	800c468 <TCS3472_CalibrateColors+0x198>
	Reset_buttons();
 800c474:	f7f5 fa16 	bl	80018a4 <Reset_buttons>

	display_clear();
 800c478:	f7f9 fd88 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c47c:	4860      	ldr	r0, [pc, #384]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c47e:	f7f9 fdb7 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c482:	2219      	movs	r2, #25
 800c484:	2102      	movs	r1, #2
 800c486:	485f      	ldr	r0, [pc, #380]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c488:	f7f9 fd88 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800c48c:	2228      	movs	r2, #40	@ 0x28
 800c48e:	2102      	movs	r1, #2
 800c490:	4866      	ldr	r0, [pc, #408]	@ (800c62c <TCS3472_CalibrateColors+0x35c>)
 800c492:	f7f9 fd83 	bl	8005f9c <display_message>
	display_message("Calibrating...", 2, 52);
 800c496:	2234      	movs	r2, #52	@ 0x34
 800c498:	2102      	movs	r1, #2
 800c49a:	485f      	ldr	r0, [pc, #380]	@ (800c618 <TCS3472_CalibrateColors+0x348>)
 800c49c:	f7f9 fd7e 	bl	8005f9c <display_message>

	HAL_Delay(1000);
 800c4a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c4a4:	f7fa f968 	bl	8006778 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800c4a8:	2001      	movs	r0, #1
 800c4aa:	f7ff fe05 	bl	800c0b8 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800c4ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c4b2:	f7fa f961 	bl	8006778 <HAL_Delay>
    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

    /* Take 5 readings of white line */
    for (int i = 0; i < 5; i++) {
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4ba:	e016      	b.n	800c4ea <TCS3472_CalibrateColors+0x21a>
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800c4bc:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800c4c0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c4c4:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800c4c8:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800c4cc:	f7ff fe5f 	bl	800c18e <TCS3472_GetRGBC>
        white_readings[i] = c;
 800c4d0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800c4d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4d4:	005b      	lsls	r3, r3, #1
 800c4d6:	3360      	adds	r3, #96	@ 0x60
 800c4d8:	443b      	add	r3, r7
 800c4da:	f823 2c44 	strh.w	r2, [r3, #-68]
        HAL_Delay(50);
 800c4de:	2032      	movs	r0, #50	@ 0x32
 800c4e0:	f7fa f94a 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800c4e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4ec:	2b04      	cmp	r3, #4
 800c4ee:	dde5      	ble.n	800c4bc <TCS3472_CalibrateColors+0x1ec>
    }

    /* Calculate average */
    uint32_t white_sum = 0;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 0; i < 5; i++) {
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4f8:	e00c      	b.n	800c514 <TCS3472_CalibrateColors+0x244>
        white_sum += white_readings[i];
 800c4fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4fc:	005b      	lsls	r3, r3, #1
 800c4fe:	3360      	adds	r3, #96	@ 0x60
 800c500:	443b      	add	r3, r7
 800c502:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 800c506:	461a      	mov	r2, r3
 800c508:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c50a:	4413      	add	r3, r2
 800c50c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 0; i < 5; i++) {
 800c50e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c510:	3301      	adds	r3, #1
 800c512:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c516:	2b04      	cmp	r3, #4
 800c518:	ddef      	ble.n	800c4fa <TCS3472_CalibrateColors+0x22a>
    }
    color_config.white_threshold = (white_sum / 5) * 0.8; // 20% margin
 800c51a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c51c:	4a3f      	ldr	r2, [pc, #252]	@ (800c61c <TCS3472_CalibrateColors+0x34c>)
 800c51e:	fba2 2303 	umull	r2, r3, r2, r3
 800c522:	089b      	lsrs	r3, r3, #2
 800c524:	4618      	mov	r0, r3
 800c526:	f7f4 f80d 	bl	8000544 <__aeabi_ui2d>
 800c52a:	a333      	add	r3, pc, #204	@ (adr r3, 800c5f8 <TCS3472_CalibrateColors+0x328>)
 800c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c530:	f7f4 f882 	bl	8000638 <__aeabi_dmul>
 800c534:	4602      	mov	r2, r0
 800c536:	460b      	mov	r3, r1
 800c538:	4610      	mov	r0, r2
 800c53a:	4619      	mov	r1, r3
 800c53c:	f7f4 fb54 	bl	8000be8 <__aeabi_d2uiz>
 800c540:	4603      	mov	r3, r0
 800c542:	b29a      	uxth	r2, r3
 800c544:	4b37      	ldr	r3, [pc, #220]	@ (800c624 <TCS3472_CalibrateColors+0x354>)
 800c546:	805a      	strh	r2, [r3, #2]

//    sprintf(buffer, "WHITE calibrated: threshold = %d\r\n", color_config.white_threshold);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800c548:	f7f9 fd20 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c54c:	482c      	ldr	r0, [pc, #176]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c54e:	f7f9 fd4f 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c552:	2219      	movs	r2, #25
 800c554:	2102      	movs	r1, #2
 800c556:	482b      	ldr	r0, [pc, #172]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c558:	f7f9 fd20 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800c55c:	2228      	movs	r2, #40	@ 0x28
 800c55e:	2102      	movs	r1, #2
 800c560:	4832      	ldr	r0, [pc, #200]	@ (800c62c <TCS3472_CalibrateColors+0x35c>)
 800c562:	f7f9 fd1b 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 52);
 800c566:	2234      	movs	r2, #52	@ 0x34
 800c568:	2102      	movs	r1, #2
 800c56a:	482f      	ldr	r0, [pc, #188]	@ (800c628 <TCS3472_CalibrateColors+0x358>)
 800c56c:	f7f9 fd16 	bl	8005f9c <display_message>
	HAL_Delay(2000);
 800c570:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800c574:	f7fa f900 	bl	8006778 <HAL_Delay>
    //AL_Delay(1000);

    /* 3. Calibrate GREEN line */
//    sprintf(buffer, "Place sensor over GREEN line and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800c578:	f7f9 fd08 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c57c:	4820      	ldr	r0, [pc, #128]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c57e:	f7f9 fd37 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c582:	2219      	movs	r2, #25
 800c584:	2102      	movs	r1, #2
 800c586:	481f      	ldr	r0, [pc, #124]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c588:	f7f9 fd08 	bl	8005f9c <display_message>
	display_message("Green", 2, 40);
 800c58c:	2228      	movs	r2, #40	@ 0x28
 800c58e:	2102      	movs	r1, #2
 800c590:	4827      	ldr	r0, [pc, #156]	@ (800c630 <TCS3472_CalibrateColors+0x360>)
 800c592:	f7f9 fd03 	bl	8005f9c <display_message>
	display_message("Press OK to Start", 2, 52);
 800c596:	2234      	movs	r2, #52	@ 0x34
 800c598:	2102      	movs	r1, #2
 800c59a:	481c      	ldr	r0, [pc, #112]	@ (800c60c <TCS3472_CalibrateColors+0x33c>)
 800c59c:	f7f9 fcfe 	bl	8005f9c <display_message>
	while(okbtncount == prevokbtncount);
 800c5a0:	bf00      	nop
 800c5a2:	4b1b      	ldr	r3, [pc, #108]	@ (800c610 <TCS3472_CalibrateColors+0x340>)
 800c5a4:	681a      	ldr	r2, [r3, #0]
 800c5a6:	4b1b      	ldr	r3, [pc, #108]	@ (800c614 <TCS3472_CalibrateColors+0x344>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d0f9      	beq.n	800c5a2 <TCS3472_CalibrateColors+0x2d2>
	Reset_buttons();
 800c5ae:	f7f5 f979 	bl	80018a4 <Reset_buttons>

	display_clear();
 800c5b2:	f7f9 fceb 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c5b6:	4812      	ldr	r0, [pc, #72]	@ (800c600 <TCS3472_CalibrateColors+0x330>)
 800c5b8:	f7f9 fd1a 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c5bc:	2219      	movs	r2, #25
 800c5be:	2102      	movs	r1, #2
 800c5c0:	4810      	ldr	r0, [pc, #64]	@ (800c604 <TCS3472_CalibrateColors+0x334>)
 800c5c2:	f7f9 fceb 	bl	8005f9c <display_message>
	display_message("Green", 2, 40);
 800c5c6:	2228      	movs	r2, #40	@ 0x28
 800c5c8:	2102      	movs	r1, #2
 800c5ca:	4819      	ldr	r0, [pc, #100]	@ (800c630 <TCS3472_CalibrateColors+0x360>)
 800c5cc:	f7f9 fce6 	bl	8005f9c <display_message>
	display_message("Calibrating...", 2, 52);
 800c5d0:	2234      	movs	r2, #52	@ 0x34
 800c5d2:	2102      	movs	r1, #2
 800c5d4:	4810      	ldr	r0, [pc, #64]	@ (800c618 <TCS3472_CalibrateColors+0x348>)
 800c5d6:	f7f9 fce1 	bl	8005f9c <display_message>

    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

	HAL_Delay(1000);
 800c5da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c5de:	f7fa f8cb 	bl	8006778 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800c5e2:	2001      	movs	r0, #1
 800c5e4:	f7ff fd68 	bl	800c0b8 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800c5e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c5ec:	f7fa f8c4 	bl	8006778 <HAL_Delay>

    /* Take 5 readings of green line */
    for (int i = 0; i < 5; i++) {
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5f4:	e03c      	b.n	800c670 <TCS3472_CalibrateColors+0x3a0>
 800c5f6:	bf00      	nop
 800c5f8:	9999999a 	.word	0x9999999a
 800c5fc:	3fe99999 	.word	0x3fe99999
 800c600:	0800fd80 	.word	0x0800fd80
 800c604:	0800fd8c 	.word	0x0800fd8c
 800c608:	0800fda0 	.word	0x0800fda0
 800c60c:	0800fda8 	.word	0x0800fda8
 800c610:	200002b8 	.word	0x200002b8
 800c614:	200002bc 	.word	0x200002bc
 800c618:	0800fdbc 	.word	0x0800fdbc
 800c61c:	cccccccd 	.word	0xcccccccd
 800c620:	3ff80000 	.word	0x3ff80000
 800c624:	200000a0 	.word	0x200000a0
 800c628:	0800fdcc 	.word	0x0800fdcc
 800c62c:	0800fdd8 	.word	0x0800fdd8
 800c630:	0800fde0 	.word	0x0800fde0
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800c634:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800c638:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c63c:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800c640:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800c644:	f7ff fda3 	bl	800c18e <TCS3472_GetRGBC>
        green_readings_r[i] = r;
 800c648:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800c64a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c64c:	005b      	lsls	r3, r3, #1
 800c64e:	3360      	adds	r3, #96	@ 0x60
 800c650:	443b      	add	r3, r7
 800c652:	f823 2c50 	strh.w	r2, [r3, #-80]
        green_readings_g[i] = g;
 800c656:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c65a:	005b      	lsls	r3, r3, #1
 800c65c:	3360      	adds	r3, #96	@ 0x60
 800c65e:	443b      	add	r3, r7
 800c660:	f823 2c5c 	strh.w	r2, [r3, #-92]
        HAL_Delay(50);
 800c664:	2032      	movs	r0, #50	@ 0x32
 800c666:	f7fa f887 	bl	8006778 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800c66a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c66c:	3301      	adds	r3, #1
 800c66e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c672:	2b04      	cmp	r3, #4
 800c674:	ddde      	ble.n	800c634 <TCS3472_CalibrateColors+0x364>
    }

    /* Calculate average G/R ratio */
    uint32_t g_r_ratio_sum = 0;
 800c676:	2300      	movs	r3, #0
 800c678:	643b      	str	r3, [r7, #64]	@ 0x40
    for (int i = 0; i < 5; i++) {
 800c67a:	2300      	movs	r3, #0
 800c67c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c67e:	e020      	b.n	800c6c2 <TCS3472_CalibrateColors+0x3f2>
        if (green_readings_r[i] > 10) { // Avoid division by zero
 800c680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c682:	005b      	lsls	r3, r3, #1
 800c684:	3360      	adds	r3, #96	@ 0x60
 800c686:	443b      	add	r3, r7
 800c688:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 800c68c:	2b0a      	cmp	r3, #10
 800c68e:	d915      	bls.n	800c6bc <TCS3472_CalibrateColors+0x3ec>
            g_r_ratio_sum += (green_readings_g[i] * 100) / green_readings_r[i];
 800c690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c692:	005b      	lsls	r3, r3, #1
 800c694:	3360      	adds	r3, #96	@ 0x60
 800c696:	443b      	add	r3, r7
 800c698:	f833 3c5c 	ldrh.w	r3, [r3, #-92]
 800c69c:	461a      	mov	r2, r3
 800c69e:	2364      	movs	r3, #100	@ 0x64
 800c6a0:	fb03 f202 	mul.w	r2, r3, r2
 800c6a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6a6:	005b      	lsls	r3, r3, #1
 800c6a8:	3360      	adds	r3, #96	@ 0x60
 800c6aa:	443b      	add	r3, r7
 800c6ac:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 800c6b0:	fb92 f3f3 	sdiv	r3, r2, r3
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6b8:	4413      	add	r3, r2
 800c6ba:	643b      	str	r3, [r7, #64]	@ 0x40
    for (int i = 0; i < 5; i++) {
 800c6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6be:	3301      	adds	r3, #1
 800c6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c6c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6c4:	2b04      	cmp	r3, #4
 800c6c6:	dddb      	ble.n	800c680 <TCS3472_CalibrateColors+0x3b0>
        }
    }
    uint16_t avg_g_r_ratio = g_r_ratio_sum / 5;
 800c6c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6ca:	4a35      	ldr	r2, [pc, #212]	@ (800c7a0 <TCS3472_CalibrateColors+0x4d0>)
 800c6cc:	fba2 2303 	umull	r2, r3, r2, r3
 800c6d0:	089b      	lsrs	r3, r3, #2
 800c6d2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* Set min and max with 10% margin on each side */
    color_config.green_ratio_min = avg_g_r_ratio * 0.9;
 800c6d4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f7f3 ff44 	bl	8000564 <__aeabi_i2d>
 800c6dc:	a32c      	add	r3, pc, #176	@ (adr r3, 800c790 <TCS3472_CalibrateColors+0x4c0>)
 800c6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e2:	f7f3 ffa9 	bl	8000638 <__aeabi_dmul>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4610      	mov	r0, r2
 800c6ec:	4619      	mov	r1, r3
 800c6ee:	f7f4 fa7b 	bl	8000be8 <__aeabi_d2uiz>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	b29a      	uxth	r2, r3
 800c6f6:	4b2b      	ldr	r3, [pc, #172]	@ (800c7a4 <TCS3472_CalibrateColors+0x4d4>)
 800c6f8:	809a      	strh	r2, [r3, #4]
    color_config.green_ratio_max = avg_g_r_ratio * 1.1;
 800c6fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f7f3 ff31 	bl	8000564 <__aeabi_i2d>
 800c702:	a325      	add	r3, pc, #148	@ (adr r3, 800c798 <TCS3472_CalibrateColors+0x4c8>)
 800c704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c708:	f7f3 ff96 	bl	8000638 <__aeabi_dmul>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	4610      	mov	r0, r2
 800c712:	4619      	mov	r1, r3
 800c714:	f7f4 fa68 	bl	8000be8 <__aeabi_d2uiz>
 800c718:	4603      	mov	r3, r0
 800c71a:	b29a      	uxth	r2, r3
 800c71c:	4b21      	ldr	r3, [pc, #132]	@ (800c7a4 <TCS3472_CalibrateColors+0x4d4>)
 800c71e:	80da      	strh	r2, [r3, #6]

//    sprintf(buffer, "GREEN calibrated: G/R ratio range = %d-%d\r\n",
//            color_config.green_ratio_min, color_config.green_ratio_max);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800c720:	f7f9 fc34 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c724:	4820      	ldr	r0, [pc, #128]	@ (800c7a8 <TCS3472_CalibrateColors+0x4d8>)
 800c726:	f7f9 fc63 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c72a:	2219      	movs	r2, #25
 800c72c:	2102      	movs	r1, #2
 800c72e:	481f      	ldr	r0, [pc, #124]	@ (800c7ac <TCS3472_CalibrateColors+0x4dc>)
 800c730:	f7f9 fc34 	bl	8005f9c <display_message>
	display_message("Green", 2, 40);
 800c734:	2228      	movs	r2, #40	@ 0x28
 800c736:	2102      	movs	r1, #2
 800c738:	481d      	ldr	r0, [pc, #116]	@ (800c7b0 <TCS3472_CalibrateColors+0x4e0>)
 800c73a:	f7f9 fc2f 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 52);
 800c73e:	2234      	movs	r2, #52	@ 0x34
 800c740:	2102      	movs	r1, #2
 800c742:	481c      	ldr	r0, [pc, #112]	@ (800c7b4 <TCS3472_CalibrateColors+0x4e4>)
 800c744:	f7f9 fc2a 	bl	8005f9c <display_message>
	HAL_Delay(2000);
 800c748:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800c74c:	f7fa f814 	bl	8006778 <HAL_Delay>

    /* Mark as calibrated */
    color_config.is_calibrated = 1;
 800c750:	4b14      	ldr	r3, [pc, #80]	@ (800c7a4 <TCS3472_CalibrateColors+0x4d4>)
 800c752:	2201      	movs	r2, #1
 800c754:	721a      	strb	r2, [r3, #8]

//    sprintf(buffer, "Calibration complete!\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);

    display_clear();
 800c756:	f7f9 fc19 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800c75a:	4813      	ldr	r0, [pc, #76]	@ (800c7a8 <TCS3472_CalibrateColors+0x4d8>)
 800c75c:	f7f9 fc48 	bl	8005ff0 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800c760:	2219      	movs	r2, #25
 800c762:	2102      	movs	r1, #2
 800c764:	4811      	ldr	r0, [pc, #68]	@ (800c7ac <TCS3472_CalibrateColors+0x4dc>)
 800c766:	f7f9 fc19 	bl	8005f9c <display_message>
	display_message("All lines", 2, 40);
 800c76a:	2228      	movs	r2, #40	@ 0x28
 800c76c:	2102      	movs	r1, #2
 800c76e:	4812      	ldr	r0, [pc, #72]	@ (800c7b8 <TCS3472_CalibrateColors+0x4e8>)
 800c770:	f7f9 fc14 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 52);
 800c774:	2234      	movs	r2, #52	@ 0x34
 800c776:	2102      	movs	r1, #2
 800c778:	480e      	ldr	r0, [pc, #56]	@ (800c7b4 <TCS3472_CalibrateColors+0x4e4>)
 800c77a:	f7f9 fc0f 	bl	8005f9c <display_message>
	HAL_Delay(5000);
 800c77e:	f241 3088 	movw	r0, #5000	@ 0x1388
 800c782:	f7f9 fff9 	bl	8006778 <HAL_Delay>
}
 800c786:	bf00      	nop
 800c788:	3760      	adds	r7, #96	@ 0x60
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	cccccccd 	.word	0xcccccccd
 800c794:	3feccccc 	.word	0x3feccccc
 800c798:	9999999a 	.word	0x9999999a
 800c79c:	3ff19999 	.word	0x3ff19999
 800c7a0:	cccccccd 	.word	0xcccccccd
 800c7a4:	200000a0 	.word	0x200000a0
 800c7a8:	0800fd80 	.word	0x0800fd80
 800c7ac:	0800fd8c 	.word	0x0800fd8c
 800c7b0:	0800fde0 	.word	0x0800fde0
 800c7b4:	0800fdcc 	.word	0x0800fdcc
 800c7b8:	0800fde8 	.word	0x0800fde8

0800c7bc <TCS3472_Write>:

/* Write a byte to the TCS3472 register */
void TCS3472_Write(uint8_t reg, uint8_t value)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b086      	sub	sp, #24
 800c7c0:	af02      	add	r7, sp, #8
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	460a      	mov	r2, r1
 800c7c6:	71fb      	strb	r3, [r7, #7]
 800c7c8:	4613      	mov	r3, r2
 800c7ca:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
    data[0] = TCS3472_COMMAND_BIT | reg;
 800c7cc:	79fb      	ldrb	r3, [r7, #7]
 800c7ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 800c7d6:	79bb      	ldrb	r3, [r7, #6]
 800c7d8:	737b      	strb	r3, [r7, #13]

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, data, 2, 100);
 800c7da:	f107 020c 	add.w	r2, r7, #12
 800c7de:	2364      	movs	r3, #100	@ 0x64
 800c7e0:	9300      	str	r3, [sp, #0]
 800c7e2:	2302      	movs	r3, #2
 800c7e4:	2152      	movs	r1, #82	@ 0x52
 800c7e6:	4803      	ldr	r0, [pc, #12]	@ (800c7f4 <TCS3472_Write+0x38>)
 800c7e8:	f7fb fb92 	bl	8007f10 <HAL_I2C_Master_Transmit>
}
 800c7ec:	bf00      	nop
 800c7ee:	3710      	adds	r7, #16
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}
 800c7f4:	20000348 	.word	0x20000348

0800c7f8 <TCS3472_Read8>:

/* Read 8-bit value from TCS3472 register */
uint8_t TCS3472_Read8(uint8_t reg)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af02      	add	r7, sp, #8
 800c7fe:	4603      	mov	r3, r0
 800c800:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800c802:	79fb      	ldrb	r3, [r7, #7]
 800c804:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c808:	b2db      	uxtb	r3, r3
 800c80a:	73fb      	strb	r3, [r7, #15]
    uint8_t value;

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800c80c:	f107 020f 	add.w	r2, r7, #15
 800c810:	2364      	movs	r3, #100	@ 0x64
 800c812:	9300      	str	r3, [sp, #0]
 800c814:	2301      	movs	r3, #1
 800c816:	2152      	movs	r1, #82	@ 0x52
 800c818:	4808      	ldr	r0, [pc, #32]	@ (800c83c <TCS3472_Read8+0x44>)
 800c81a:	f7fb fb79 	bl	8007f10 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, &value, 1, 100);
 800c81e:	f107 020e 	add.w	r2, r7, #14
 800c822:	2364      	movs	r3, #100	@ 0x64
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	2301      	movs	r3, #1
 800c828:	2152      	movs	r1, #82	@ 0x52
 800c82a:	4804      	ldr	r0, [pc, #16]	@ (800c83c <TCS3472_Read8+0x44>)
 800c82c:	f7fb fc6e 	bl	800810c <HAL_I2C_Master_Receive>

    return value;
 800c830:	7bbb      	ldrb	r3, [r7, #14]
}
 800c832:	4618      	mov	r0, r3
 800c834:	3710      	adds	r7, #16
 800c836:	46bd      	mov	sp, r7
 800c838:	bd80      	pop	{r7, pc}
 800c83a:	bf00      	nop
 800c83c:	20000348 	.word	0x20000348

0800c840 <TCS3472_Read16>:

/* Read 16-bit value from TCS3472 register */
uint16_t TCS3472_Read16(uint8_t reg)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b086      	sub	sp, #24
 800c844:	af02      	add	r7, sp, #8
 800c846:	4603      	mov	r3, r0
 800c848:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800c84a:	79fb      	ldrb	r3, [r7, #7]
 800c84c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c850:	b2db      	uxtb	r3, r3
 800c852:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800c854:	f107 020f 	add.w	r2, r7, #15
 800c858:	2364      	movs	r3, #100	@ 0x64
 800c85a:	9300      	str	r3, [sp, #0]
 800c85c:	2301      	movs	r3, #1
 800c85e:	2152      	movs	r1, #82	@ 0x52
 800c860:	480c      	ldr	r0, [pc, #48]	@ (800c894 <TCS3472_Read16+0x54>)
 800c862:	f7fb fb55 	bl	8007f10 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, data, 2, 100);
 800c866:	f107 020c 	add.w	r2, r7, #12
 800c86a:	2364      	movs	r3, #100	@ 0x64
 800c86c:	9300      	str	r3, [sp, #0]
 800c86e:	2302      	movs	r3, #2
 800c870:	2152      	movs	r1, #82	@ 0x52
 800c872:	4808      	ldr	r0, [pc, #32]	@ (800c894 <TCS3472_Read16+0x54>)
 800c874:	f7fb fc4a 	bl	800810c <HAL_I2C_Master_Receive>

    return (data[1] << 8) | data[0];
 800c878:	7b7b      	ldrb	r3, [r7, #13]
 800c87a:	b21b      	sxth	r3, r3
 800c87c:	021b      	lsls	r3, r3, #8
 800c87e:	b21a      	sxth	r2, r3
 800c880:	7b3b      	ldrb	r3, [r7, #12]
 800c882:	b21b      	sxth	r3, r3
 800c884:	4313      	orrs	r3, r2
 800c886:	b21b      	sxth	r3, r3
 800c888:	b29b      	uxth	r3, r3
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3710      	adds	r7, #16
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}
 800c892:	bf00      	nop
 800c894:	20000348 	.word	0x20000348

0800c898 <TCS3472_DetectObjectColor>:

/* This function is called when a HAL error occurs */


/* Detect object color based on RGB values */
Color TCS3472_DetectObjectColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c) {
 800c898:	b590      	push	{r4, r7, lr}
 800c89a:	b09f      	sub	sp, #124	@ 0x7c
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	4604      	mov	r4, r0
 800c8a0:	4608      	mov	r0, r1
 800c8a2:	4611      	mov	r1, r2
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	4623      	mov	r3, r4
 800c8a8:	80fb      	strh	r3, [r7, #6]
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	80bb      	strh	r3, [r7, #4]
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	807b      	strh	r3, [r7, #2]
 800c8b2:	4613      	mov	r3, r2
 800c8b4:	803b      	strh	r3, [r7, #0]
	char msg[100];
    /* Avoid division by zero */
    if (r < 10) r = 10;
 800c8b6:	88fb      	ldrh	r3, [r7, #6]
 800c8b8:	2b09      	cmp	r3, #9
 800c8ba:	d801      	bhi.n	800c8c0 <TCS3472_DetectObjectColor+0x28>
 800c8bc:	230a      	movs	r3, #10
 800c8be:	80fb      	strh	r3, [r7, #6]
    if (g < 10) g = 10;
 800c8c0:	88bb      	ldrh	r3, [r7, #4]
 800c8c2:	2b09      	cmp	r3, #9
 800c8c4:	d801      	bhi.n	800c8ca <TCS3472_DetectObjectColor+0x32>
 800c8c6:	230a      	movs	r3, #10
 800c8c8:	80bb      	strh	r3, [r7, #4]
    if (b < 10) b = 10;
 800c8ca:	887b      	ldrh	r3, [r7, #2]
 800c8cc:	2b09      	cmp	r3, #9
 800c8ce:	d801      	bhi.n	800c8d4 <TCS3472_DetectObjectColor+0x3c>
 800c8d0:	230a      	movs	r3, #10
 800c8d2:	807b      	strh	r3, [r7, #2]

    /* Calculate ratios (multiplied by 100 to avoid floating point) */
    uint16_t r_to_g_ratio = (r * 100) / g;
 800c8d4:	88fb      	ldrh	r3, [r7, #6]
 800c8d6:	2264      	movs	r2, #100	@ 0x64
 800c8d8:	fb03 f202 	mul.w	r2, r3, r2
 800c8dc:	88bb      	ldrh	r3, [r7, #4]
 800c8de:	fb92 f3f3 	sdiv	r3, r2, r3
 800c8e2:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    uint16_t r_to_b_ratio = (r * 100) / b;
 800c8e6:	88fb      	ldrh	r3, [r7, #6]
 800c8e8:	2264      	movs	r2, #100	@ 0x64
 800c8ea:	fb03 f202 	mul.w	r2, r3, r2
 800c8ee:	887b      	ldrh	r3, [r7, #2]
 800c8f0:	fb92 f3f3 	sdiv	r3, r2, r3
 800c8f4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    uint16_t g_to_b_ratio = (g * 100) / b;
 800c8f8:	88bb      	ldrh	r3, [r7, #4]
 800c8fa:	2264      	movs	r2, #100	@ 0x64
 800c8fc:	fb03 f202 	mul.w	r2, r3, r2
 800c900:	887b      	ldrh	r3, [r7, #2]
 800c902:	fb92 f3f3 	sdiv	r3, r2, r3
 800c906:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    uint16_t b_to_r_ratio = (b * 100) / r;
 800c90a:	887b      	ldrh	r3, [r7, #2]
 800c90c:	2264      	movs	r2, #100	@ 0x64
 800c90e:	fb03 f202 	mul.w	r2, r3, r2
 800c912:	88fb      	ldrh	r3, [r7, #6]
 800c914:	fb92 f3f3 	sdiv	r3, r2, r3
 800c918:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t b_to_g_ratio = (b * 100) / g;
 800c91c:	887b      	ldrh	r3, [r7, #2]
 800c91e:	2264      	movs	r2, #100	@ 0x64
 800c920:	fb03 f202 	mul.w	r2, r3, r2
 800c924:	88bb      	ldrh	r3, [r7, #4]
 800c926:	fb92 f3f3 	sdiv	r3, r2, r3
 800c92a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    /* Calculate how close R and G are to each other as a percentage */
    uint16_t r_g_similarity;
    if (r > g) {
 800c92e:	88fa      	ldrh	r2, [r7, #6]
 800c930:	88bb      	ldrh	r3, [r7, #4]
 800c932:	429a      	cmp	r2, r3
 800c934:	d909      	bls.n	800c94a <TCS3472_DetectObjectColor+0xb2>
        r_g_similarity = (g * 100) / r;
 800c936:	88bb      	ldrh	r3, [r7, #4]
 800c938:	2264      	movs	r2, #100	@ 0x64
 800c93a:	fb03 f202 	mul.w	r2, r3, r2
 800c93e:	88fb      	ldrh	r3, [r7, #6]
 800c940:	fb92 f3f3 	sdiv	r3, r2, r3
 800c944:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 800c948:	e008      	b.n	800c95c <TCS3472_DetectObjectColor+0xc4>
    } else {
        r_g_similarity = (r * 100) / g;
 800c94a:	88fb      	ldrh	r3, [r7, #6]
 800c94c:	2264      	movs	r2, #100	@ 0x64
 800c94e:	fb03 f202 	mul.w	r2, r3, r2
 800c952:	88bb      	ldrh	r3, [r7, #4]
 800c954:	fb92 f3f3 	sdiv	r3, r2, r3
 800c958:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
            r_to_g_ratio, r_to_b_ratio, g_to_b_ratio, b_to_r_ratio, b_to_g_ratio, r_g_similarity);
    HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
    */

    /* White detection */
    if (c > object_color_config.white_min_c &&
 800c95c:	4b5f      	ldr	r3, [pc, #380]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800c95e:	881b      	ldrh	r3, [r3, #0]
 800c960:	883a      	ldrh	r2, [r7, #0]
 800c962:	429a      	cmp	r2, r3
 800c964:	d933      	bls.n	800c9ce <TCS3472_DetectObjectColor+0x136>
 800c966:	88fb      	ldrh	r3, [r7, #6]
 800c968:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c96c:	d92f      	bls.n	800c9ce <TCS3472_DetectObjectColor+0x136>
        r > 1000 && g > 1000 && b > 1000 &&
 800c96e:	88bb      	ldrh	r3, [r7, #4]
 800c970:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c974:	d92b      	bls.n	800c9ce <TCS3472_DetectObjectColor+0x136>
 800c976:	887b      	ldrh	r3, [r7, #2]
 800c978:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c97c:	d927      	bls.n	800c9ce <TCS3472_DetectObjectColor+0x136>
 800c97e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800c982:	2b50      	cmp	r3, #80	@ 0x50
 800c984:	d923      	bls.n	800c9ce <TCS3472_DetectObjectColor+0x136>
        r_g_similarity > 80 && /* R and G within 20% of each other */
        (b * 100) / ((r + g) / 2) > 80) { /* B is at least 80% of average of R and G */
 800c986:	887b      	ldrh	r3, [r7, #2]
 800c988:	2264      	movs	r2, #100	@ 0x64
 800c98a:	fb03 f202 	mul.w	r2, r3, r2
 800c98e:	88f9      	ldrh	r1, [r7, #6]
 800c990:	88bb      	ldrh	r3, [r7, #4]
 800c992:	440b      	add	r3, r1
 800c994:	0fd9      	lsrs	r1, r3, #31
 800c996:	440b      	add	r3, r1
 800c998:	105b      	asrs	r3, r3, #1
 800c99a:	fb92 f3f3 	sdiv	r3, r2, r3
        r_g_similarity > 80 && /* R and G within 20% of each other */
 800c99e:	2b50      	cmp	r3, #80	@ 0x50
 800c9a0:	dd15      	ble.n	800c9ce <TCS3472_DetectObjectColor+0x136>
    	sprintf(msg, "WHITE\r\n");
 800c9a2:	f107 0308 	add.w	r3, r7, #8
 800c9a6:	494e      	ldr	r1, [pc, #312]	@ (800cae0 <TCS3472_DetectObjectColor+0x248>)
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f000 ff25 	bl	800d7f8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800c9ae:	f107 0308 	add.w	r3, r7, #8
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	f7f3 fc7c 	bl	80002b0 <strlen>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	b29a      	uxth	r2, r3
 800c9bc:	f107 0108 	add.w	r1, r7, #8
 800c9c0:	f04f 33ff 	mov.w	r3, #4294967295
 800c9c4:	4847      	ldr	r0, [pc, #284]	@ (800cae4 <TCS3472_DetectObjectColor+0x24c>)
 800c9c6:	f7fe fbc5 	bl	800b154 <HAL_UART_Transmit>
        return WHITE;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	e081      	b.n	800cad2 <TCS3472_DetectObjectColor+0x23a>
    }

    /* Red detection */
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800c9ce:	4b43      	ldr	r3, [pc, #268]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800c9d0:	885b      	ldrh	r3, [r3, #2]
 800c9d2:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d91b      	bls.n	800ca12 <TCS3472_DetectObjectColor+0x17a>
        r_to_b_ratio > object_color_config.red_min_ratio_r_to_b) {
 800c9da:	4b40      	ldr	r3, [pc, #256]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800c9dc:	889b      	ldrh	r3, [r3, #4]
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800c9de:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d915      	bls.n	800ca12 <TCS3472_DetectObjectColor+0x17a>
    	sprintf(msg, "RED\r\n");
 800c9e6:	f107 0308 	add.w	r3, r7, #8
 800c9ea:	493f      	ldr	r1, [pc, #252]	@ (800cae8 <TCS3472_DetectObjectColor+0x250>)
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f000 ff03 	bl	800d7f8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800c9f2:	f107 0308 	add.w	r3, r7, #8
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7f3 fc5a 	bl	80002b0 <strlen>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	b29a      	uxth	r2, r3
 800ca00:	f107 0108 	add.w	r1, r7, #8
 800ca04:	f04f 33ff 	mov.w	r3, #4294967295
 800ca08:	4836      	ldr	r0, [pc, #216]	@ (800cae4 <TCS3472_DetectObjectColor+0x24c>)
 800ca0a:	f7fe fba3 	bl	800b154 <HAL_UART_Transmit>
        return RED;
 800ca0e:	2304      	movs	r3, #4
 800ca10:	e05f      	b.n	800cad2 <TCS3472_DetectObjectColor+0x23a>
    }

    /* Blue detection */
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800ca12:	4b32      	ldr	r3, [pc, #200]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800ca14:	88db      	ldrh	r3, [r3, #6]
 800ca16:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	d91b      	bls.n	800ca56 <TCS3472_DetectObjectColor+0x1be>
        b_to_g_ratio > object_color_config.blue_min_ratio_b_to_g) {
 800ca1e:	4b2f      	ldr	r3, [pc, #188]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800ca20:	891b      	ldrh	r3, [r3, #8]
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800ca22:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d915      	bls.n	800ca56 <TCS3472_DetectObjectColor+0x1be>
    	sprintf(msg, "BLUE\r\n");
 800ca2a:	f107 0308 	add.w	r3, r7, #8
 800ca2e:	492f      	ldr	r1, [pc, #188]	@ (800caec <TCS3472_DetectObjectColor+0x254>)
 800ca30:	4618      	mov	r0, r3
 800ca32:	f000 fee1 	bl	800d7f8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800ca36:	f107 0308 	add.w	r3, r7, #8
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7f3 fc38 	bl	80002b0 <strlen>
 800ca40:	4603      	mov	r3, r0
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	f107 0108 	add.w	r1, r7, #8
 800ca48:	f04f 33ff 	mov.w	r3, #4294967295
 800ca4c:	4825      	ldr	r0, [pc, #148]	@ (800cae4 <TCS3472_DetectObjectColor+0x24c>)
 800ca4e:	f7fe fb81 	bl	800b154 <HAL_UART_Transmit>
        return BLUE;
 800ca52:	2303      	movs	r3, #3
 800ca54:	e03d      	b.n	800cad2 <TCS3472_DetectObjectColor+0x23a>
    }

    /* Yellow-Orange detection */
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800ca56:	4b21      	ldr	r3, [pc, #132]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800ca58:	895b      	ldrh	r3, [r3, #10]
 800ca5a:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d922      	bls.n	800caa8 <TCS3472_DetectObjectColor+0x210>
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800ca62:	4b1e      	ldr	r3, [pc, #120]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800ca64:	899b      	ldrh	r3, [r3, #12]
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800ca66:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d91c      	bls.n	800caa8 <TCS3472_DetectObjectColor+0x210>
        r_g_similarity > object_color_config.yellow_r_g_diff_percent) {
 800ca6e:	4b1b      	ldr	r3, [pc, #108]	@ (800cadc <TCS3472_DetectObjectColor+0x244>)
 800ca70:	7b9b      	ldrb	r3, [r3, #14]
 800ca72:	461a      	mov	r2, r3
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800ca74:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d915      	bls.n	800caa8 <TCS3472_DetectObjectColor+0x210>
    	sprintf(msg, "YELLOW\r\n");
 800ca7c:	f107 0308 	add.w	r3, r7, #8
 800ca80:	491b      	ldr	r1, [pc, #108]	@ (800caf0 <TCS3472_DetectObjectColor+0x258>)
 800ca82:	4618      	mov	r0, r3
 800ca84:	f000 feb8 	bl	800d7f8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800ca88:	f107 0308 	add.w	r3, r7, #8
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f7f3 fc0f 	bl	80002b0 <strlen>
 800ca92:	4603      	mov	r3, r0
 800ca94:	b29a      	uxth	r2, r3
 800ca96:	f107 0108 	add.w	r1, r7, #8
 800ca9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ca9e:	4811      	ldr	r0, [pc, #68]	@ (800cae4 <TCS3472_DetectObjectColor+0x24c>)
 800caa0:	f7fe fb58 	bl	800b154 <HAL_UART_Transmit>
        return YELLOW;
 800caa4:	2302      	movs	r3, #2
 800caa6:	e014      	b.n	800cad2 <TCS3472_DetectObjectColor+0x23a>
    }

    /* If we can't identify the color */
    sprintf(msg, "UNKNOWN\r\n");
 800caa8:	f107 0308 	add.w	r3, r7, #8
 800caac:	4911      	ldr	r1, [pc, #68]	@ (800caf4 <TCS3472_DetectObjectColor+0x25c>)
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 fea2 	bl	800d7f8 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800cab4:	f107 0308 	add.w	r3, r7, #8
 800cab8:	4618      	mov	r0, r3
 800caba:	f7f3 fbf9 	bl	80002b0 <strlen>
 800cabe:	4603      	mov	r3, r0
 800cac0:	b29a      	uxth	r2, r3
 800cac2:	f107 0108 	add.w	r1, r7, #8
 800cac6:	f04f 33ff 	mov.w	r3, #4294967295
 800caca:	4806      	ldr	r0, [pc, #24]	@ (800cae4 <TCS3472_DetectObjectColor+0x24c>)
 800cacc:	f7fe fb42 	bl	800b154 <HAL_UART_Transmit>
    return UNKNOWN;
 800cad0:	2306      	movs	r3, #6

}
 800cad2:	4618      	mov	r0, r3
 800cad4:	377c      	adds	r7, #124	@ 0x7c
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd90      	pop	{r4, r7, pc}
 800cada:	bf00      	nop
 800cadc:	200000ac 	.word	0x200000ac
 800cae0:	0800fdf4 	.word	0x0800fdf4
 800cae4:	20000510 	.word	0x20000510
 800cae8:	0800fdfc 	.word	0x0800fdfc
 800caec:	0800fe04 	.word	0x0800fe04
 800caf0:	0800fe0c 	.word	0x0800fe0c
 800caf4:	0800fe18 	.word	0x0800fe18

0800caf8 <TCS3472_CalibrateObjectColors>:



/* Calibration function for object colors - with multiple readings */
/* Calibration function for object colors - simplified version */
void TCS3472_CalibrateObjectColors(void) {
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b082      	sub	sp, #8
 800cafc:	af00      	add	r7, sp, #0

    /* Send calibration instructions */
//    sprintf(buffer, "Starting object color calibration sequence...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

    display_clear();
 800cafe:	f7f9 fa45 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800cb02:	4845      	ldr	r0, [pc, #276]	@ (800cc18 <TCS3472_CalibrateObjectColors+0x120>)
 800cb04:	f7f9 fa74 	bl	8005ff0 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800cb08:	2219      	movs	r2, #25
 800cb0a:	2102      	movs	r1, #2
 800cb0c:	4843      	ldr	r0, [pc, #268]	@ (800cc1c <TCS3472_CalibrateObjectColors+0x124>)
 800cb0e:	f7f9 fa45 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800cb12:	2228      	movs	r2, #40	@ 0x28
 800cb14:	2102      	movs	r1, #2
 800cb16:	4842      	ldr	r0, [pc, #264]	@ (800cc20 <TCS3472_CalibrateObjectColors+0x128>)
 800cb18:	f7f9 fa40 	bl	8005f9c <display_message>
	display_message("Press OK to Start", 2, 52);
 800cb1c:	2234      	movs	r2, #52	@ 0x34
 800cb1e:	2102      	movs	r1, #2
 800cb20:	4840      	ldr	r0, [pc, #256]	@ (800cc24 <TCS3472_CalibrateObjectColors+0x12c>)
 800cb22:	f7f9 fa3b 	bl	8005f9c <display_message>
	while(okbtncount == prevokbtncount);
 800cb26:	bf00      	nop
 800cb28:	4b3f      	ldr	r3, [pc, #252]	@ (800cc28 <TCS3472_CalibrateObjectColors+0x130>)
 800cb2a:	681a      	ldr	r2, [r3, #0]
 800cb2c:	4b3f      	ldr	r3, [pc, #252]	@ (800cc2c <TCS3472_CalibrateObjectColors+0x134>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	429a      	cmp	r2, r3
 800cb32:	d0f9      	beq.n	800cb28 <TCS3472_CalibrateObjectColors+0x30>
	Reset_buttons();
 800cb34:	f7f4 feb6 	bl	80018a4 <Reset_buttons>

	display_clear();
 800cb38:	f7f9 fa28 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800cb3c:	4836      	ldr	r0, [pc, #216]	@ (800cc18 <TCS3472_CalibrateObjectColors+0x120>)
 800cb3e:	f7f9 fa57 	bl	8005ff0 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800cb42:	2219      	movs	r2, #25
 800cb44:	2102      	movs	r1, #2
 800cb46:	4835      	ldr	r0, [pc, #212]	@ (800cc1c <TCS3472_CalibrateObjectColors+0x124>)
 800cb48:	f7f9 fa28 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800cb4c:	2228      	movs	r2, #40	@ 0x28
 800cb4e:	2102      	movs	r1, #2
 800cb50:	4833      	ldr	r0, [pc, #204]	@ (800cc20 <TCS3472_CalibrateObjectColors+0x128>)
 800cb52:	f7f9 fa23 	bl	8005f9c <display_message>
	display_message("Calibrating...", 2, 52);
 800cb56:	2234      	movs	r2, #52	@ 0x34
 800cb58:	2102      	movs	r1, #2
 800cb5a:	4835      	ldr	r0, [pc, #212]	@ (800cc30 <TCS3472_CalibrateObjectColors+0x138>)
 800cb5c:	f7f9 fa1e 	bl	8005f9c <display_message>

	HAL_Delay(1000);
 800cb60:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800cb64:	f7f9 fe08 	bl	8006778 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800cb68:	2002      	movs	r0, #2
 800cb6a:	f7ff faa5 	bl	800c0b8 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800cb6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800cb72:	f7f9 fe01 	bl	8006778 <HAL_Delay>
//    sprintf(buffer, "Place sensor over WHITE object and wait 5 seconds...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(5000);

    /* Take reading of white object */
    TCS3472_GetRGBC(&r, &g, &b, &c);
 800cb76:	463b      	mov	r3, r7
 800cb78:	1cba      	adds	r2, r7, #2
 800cb7a:	1d39      	adds	r1, r7, #4
 800cb7c:	1db8      	adds	r0, r7, #6
 800cb7e:	f7ff fb06 	bl	800c18e <TCS3472_GetRGBC>
    object_color_config.white_min_c = c * 0.8; // 20% margin
 800cb82:	883b      	ldrh	r3, [r7, #0]
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7f3 fced 	bl	8000564 <__aeabi_i2d>
 800cb8a:	a321      	add	r3, pc, #132	@ (adr r3, 800cc10 <TCS3472_CalibrateObjectColors+0x118>)
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	f7f3 fd52 	bl	8000638 <__aeabi_dmul>
 800cb94:	4602      	mov	r2, r0
 800cb96:	460b      	mov	r3, r1
 800cb98:	4610      	mov	r0, r2
 800cb9a:	4619      	mov	r1, r3
 800cb9c:	f7f4 f824 	bl	8000be8 <__aeabi_d2uiz>
 800cba0:	4603      	mov	r3, r0
 800cba2:	b29a      	uxth	r2, r3
 800cba4:	4b23      	ldr	r3, [pc, #140]	@ (800cc34 <TCS3472_CalibrateObjectColors+0x13c>)
 800cba6:	801a      	strh	r2, [r3, #0]

//    sprintf(buffer, "WHITE calibrated: min_c = %d | R:%d G:%d B:%d C:%d\r\n",
//            object_color_config.white_min_c, r, g, b, c);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);
    display_clear();
 800cba8:	f7f9 f9f0 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800cbac:	481a      	ldr	r0, [pc, #104]	@ (800cc18 <TCS3472_CalibrateObjectColors+0x120>)
 800cbae:	f7f9 fa1f 	bl	8005ff0 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800cbb2:	2219      	movs	r2, #25
 800cbb4:	2102      	movs	r1, #2
 800cbb6:	4819      	ldr	r0, [pc, #100]	@ (800cc1c <TCS3472_CalibrateObjectColors+0x124>)
 800cbb8:	f7f9 f9f0 	bl	8005f9c <display_message>
	display_message("White", 2, 40);
 800cbbc:	2228      	movs	r2, #40	@ 0x28
 800cbbe:	2102      	movs	r1, #2
 800cbc0:	4817      	ldr	r0, [pc, #92]	@ (800cc20 <TCS3472_CalibrateObjectColors+0x128>)
 800cbc2:	f7f9 f9eb 	bl	8005f9c <display_message>
	display_message("Calibrated.", 2, 52);
 800cbc6:	2234      	movs	r2, #52	@ 0x34
 800cbc8:	2102      	movs	r1, #2
 800cbca:	481b      	ldr	r0, [pc, #108]	@ (800cc38 <TCS3472_CalibrateObjectColors+0x140>)
 800cbcc:	f7f9 f9e6 	bl	8005f9c <display_message>
	HAL_Delay(2000);
 800cbd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800cbd4:	f7f9 fdd0 	bl	8006778 <HAL_Delay>

//    sprintf(buffer, "Object color calibration complete!\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);

	display_clear();
 800cbd8:	f7f9 f9d8 	bl	8005f8c <display_clear>
	display_headding("Calibration");
 800cbdc:	480e      	ldr	r0, [pc, #56]	@ (800cc18 <TCS3472_CalibrateObjectColors+0x120>)
 800cbde:	f7f9 fa07 	bl	8005ff0 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800cbe2:	2219      	movs	r2, #25
 800cbe4:	2102      	movs	r1, #2
 800cbe6:	480d      	ldr	r0, [pc, #52]	@ (800cc1c <TCS3472_CalibrateObjectColors+0x124>)
 800cbe8:	f7f9 f9d8 	bl	8005f9c <display_message>
	display_message("Calibration", 2, 40);
 800cbec:	2228      	movs	r2, #40	@ 0x28
 800cbee:	2102      	movs	r1, #2
 800cbf0:	4809      	ldr	r0, [pc, #36]	@ (800cc18 <TCS3472_CalibrateObjectColors+0x120>)
 800cbf2:	f7f9 f9d3 	bl	8005f9c <display_message>
	display_message("Completed.", 2, 52);
 800cbf6:	2234      	movs	r2, #52	@ 0x34
 800cbf8:	2102      	movs	r1, #2
 800cbfa:	4810      	ldr	r0, [pc, #64]	@ (800cc3c <TCS3472_CalibrateObjectColors+0x144>)
 800cbfc:	f7f9 f9ce 	bl	8005f9c <display_message>
	HAL_Delay(2000);
 800cc00:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800cc04:	f7f9 fdb8 	bl	8006778 <HAL_Delay>

    /* Note: Red and Blue calibration requires more complex processing
       and is purposely left out. We'll use predefined values instead. */
}
 800cc08:	bf00      	nop
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}
 800cc10:	9999999a 	.word	0x9999999a
 800cc14:	3fe99999 	.word	0x3fe99999
 800cc18:	0800fd80 	.word	0x0800fd80
 800cc1c:	0800fe24 	.word	0x0800fe24
 800cc20:	0800fdd8 	.word	0x0800fdd8
 800cc24:	0800fda8 	.word	0x0800fda8
 800cc28:	200002b8 	.word	0x200002b8
 800cc2c:	200002bc 	.word	0x200002bc
 800cc30:	0800fdbc 	.word	0x0800fdbc
 800cc34:	200000ac 	.word	0x200000ac
 800cc38:	0800fdcc 	.word	0x0800fdcc
 800cc3c:	0800fe38 	.word	0x0800fe38

0800cc40 <TCS3472_InitAll>:




/* Initialize both TCS3472 color sensors */
uint8_t TCS3472_InitAll(void) {
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b09a      	sub	sp, #104	@ 0x68
 800cc44:	af00      	add	r7, sp, #0
    uint8_t status = HAL_OK;
 800cc46:	2300      	movs	r3, #0
 800cc48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    char msg[100];

    /* Initialize line sensor */
    TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800cc4c:	2001      	movs	r0, #1
 800cc4e:	f7ff fa33 	bl	800c0b8 <TCS3472_SelectSensor>
    if (TCS3472_Init() != HAL_OK) {
 800cc52:	f7ff fa45 	bl	800c0e0 <TCS3472_Init>
 800cc56:	4603      	mov	r3, r0
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d014      	beq.n	800cc86 <TCS3472_InitAll+0x46>
        sprintf(msg, "Line sensor (TCS3472) initialization failed!\r\n");
 800cc5c:	463b      	mov	r3, r7
 800cc5e:	492c      	ldr	r1, [pc, #176]	@ (800cd10 <TCS3472_InitAll+0xd0>)
 800cc60:	4618      	mov	r0, r3
 800cc62:	f000 fdc9 	bl	800d7f8 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800cc66:	463b      	mov	r3, r7
 800cc68:	4618      	mov	r0, r3
 800cc6a:	f7f3 fb21 	bl	80002b0 <strlen>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	4639      	mov	r1, r7
 800cc74:	f04f 33ff 	mov.w	r3, #4294967295
 800cc78:	4826      	ldr	r0, [pc, #152]	@ (800cd14 <TCS3472_InitAll+0xd4>)
 800cc7a:	f7fe fa6b 	bl	800b154 <HAL_UART_Transmit>
        status = HAL_ERROR;
 800cc7e:	2301      	movs	r3, #1
 800cc80:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cc84:	e010      	b.n	800cca8 <TCS3472_InitAll+0x68>
    } else {
        sprintf(msg, "Line sensor (TCS3472) initialized successfully!\r\n");
 800cc86:	463b      	mov	r3, r7
 800cc88:	4923      	ldr	r1, [pc, #140]	@ (800cd18 <TCS3472_InitAll+0xd8>)
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f000 fdb4 	bl	800d7f8 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800cc90:	463b      	mov	r3, r7
 800cc92:	4618      	mov	r0, r3
 800cc94:	f7f3 fb0c 	bl	80002b0 <strlen>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	b29a      	uxth	r2, r3
 800cc9c:	4639      	mov	r1, r7
 800cc9e:	f04f 33ff 	mov.w	r3, #4294967295
 800cca2:	481c      	ldr	r0, [pc, #112]	@ (800cd14 <TCS3472_InitAll+0xd4>)
 800cca4:	f7fe fa56 	bl	800b154 <HAL_UART_Transmit>
    }

    /* Initialize object sensor */
    TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800cca8:	2002      	movs	r0, #2
 800ccaa:	f7ff fa05 	bl	800c0b8 <TCS3472_SelectSensor>
    if (TCS3472_Init() != HAL_OK) {
 800ccae:	f7ff fa17 	bl	800c0e0 <TCS3472_Init>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d014      	beq.n	800cce2 <TCS3472_InitAll+0xa2>
        sprintf(msg, "Object sensor (TCS3472) initialization failed!\r\n");
 800ccb8:	463b      	mov	r3, r7
 800ccba:	4918      	ldr	r1, [pc, #96]	@ (800cd1c <TCS3472_InitAll+0xdc>)
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f000 fd9b 	bl	800d7f8 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800ccc2:	463b      	mov	r3, r7
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7f3 faf3 	bl	80002b0 <strlen>
 800ccca:	4603      	mov	r3, r0
 800cccc:	b29a      	uxth	r2, r3
 800ccce:	4639      	mov	r1, r7
 800ccd0:	f04f 33ff 	mov.w	r3, #4294967295
 800ccd4:	480f      	ldr	r0, [pc, #60]	@ (800cd14 <TCS3472_InitAll+0xd4>)
 800ccd6:	f7fe fa3d 	bl	800b154 <HAL_UART_Transmit>
        status = HAL_ERROR;
 800ccda:	2301      	movs	r3, #1
 800ccdc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cce0:	e010      	b.n	800cd04 <TCS3472_InitAll+0xc4>
    } else {
        sprintf(msg, "Object sensor (TCS3472) initialized successfully!\r\n");
 800cce2:	463b      	mov	r3, r7
 800cce4:	490e      	ldr	r1, [pc, #56]	@ (800cd20 <TCS3472_InitAll+0xe0>)
 800cce6:	4618      	mov	r0, r3
 800cce8:	f000 fd86 	bl	800d7f8 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800ccec:	463b      	mov	r3, r7
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f7f3 fade 	bl	80002b0 <strlen>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	b29a      	uxth	r2, r3
 800ccf8:	4639      	mov	r1, r7
 800ccfa:	f04f 33ff 	mov.w	r3, #4294967295
 800ccfe:	4805      	ldr	r0, [pc, #20]	@ (800cd14 <TCS3472_InitAll+0xd4>)
 800cd00:	f7fe fa28 	bl	800b154 <HAL_UART_Transmit>
    }

    return status;
 800cd04:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3768      	adds	r7, #104	@ 0x68
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}
 800cd10:	0800fe44 	.word	0x0800fe44
 800cd14:	20000510 	.word	0x20000510
 800cd18:	0800fe74 	.word	0x0800fe74
 800cd1c:	0800fea8 	.word	0x0800fea8
 800cd20:	0800fedc 	.word	0x0800fedc

0800cd24 <init_color_sensors>:


void init_color_sensors(){
 800cd24:	b580      	push	{r7, lr}
 800cd26:	af00      	add	r7, sp, #0
	if (TCS3472_InitAll() != HAL_OK) {
 800cd28:	f7ff ff8a 	bl	800cc40 <TCS3472_InitAll>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d001      	beq.n	800cd36 <init_color_sensors+0x12>
		Error_Handler();
 800cd32:	f7f5 fe5b 	bl	80029ec <Error_Handler>
	}
}
 800cd36:	bf00      	nop
 800cd38:	bd80      	pop	{r7, pc}

0800cd3a <caliberate_color_sensors>:


void caliberate_color_sensors(){
 800cd3a:	b580      	push	{r7, lr}
 800cd3c:	af00      	add	r7, sp, #0
	/* Run calibration routine for line sensor */
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800cd3e:	2001      	movs	r0, #1
 800cd40:	f7ff f9ba 	bl	800c0b8 <TCS3472_SelectSensor>
	TCS3472_CalibrateColors();
 800cd44:	f7ff fac4 	bl	800c2d0 <TCS3472_CalibrateColors>

	/* Run simplified calibration for object sensor (just for white) */
	Arm_color_calibration_position();
 800cd48:	f7f4 fb40 	bl	80013cc <Arm_color_calibration_position>
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800cd4c:	2002      	movs	r0, #2
 800cd4e:	f7ff f9b3 	bl	800c0b8 <TCS3472_SelectSensor>
	TCS3472_CalibrateObjectColors();
 800cd52:	f7ff fed1 	bl	800caf8 <TCS3472_CalibrateObjectColors>
	return_home();
 800cd56:	f7f4 fb1b 	bl	8001390 <return_home>
}
 800cd5a:	bf00      	nop
 800cd5c:	bd80      	pop	{r7, pc}

0800cd5e <__cvt>:
 800cd5e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd62:	ec57 6b10 	vmov	r6, r7, d0
 800cd66:	2f00      	cmp	r7, #0
 800cd68:	460c      	mov	r4, r1
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	463b      	mov	r3, r7
 800cd6e:	bfbb      	ittet	lt
 800cd70:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cd74:	461f      	movlt	r7, r3
 800cd76:	2300      	movge	r3, #0
 800cd78:	232d      	movlt	r3, #45	@ 0x2d
 800cd7a:	700b      	strb	r3, [r1, #0]
 800cd7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd7e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cd82:	4691      	mov	r9, r2
 800cd84:	f023 0820 	bic.w	r8, r3, #32
 800cd88:	bfbc      	itt	lt
 800cd8a:	4632      	movlt	r2, r6
 800cd8c:	4616      	movlt	r6, r2
 800cd8e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd92:	d005      	beq.n	800cda0 <__cvt+0x42>
 800cd94:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd98:	d100      	bne.n	800cd9c <__cvt+0x3e>
 800cd9a:	3401      	adds	r4, #1
 800cd9c:	2102      	movs	r1, #2
 800cd9e:	e000      	b.n	800cda2 <__cvt+0x44>
 800cda0:	2103      	movs	r1, #3
 800cda2:	ab03      	add	r3, sp, #12
 800cda4:	9301      	str	r3, [sp, #4]
 800cda6:	ab02      	add	r3, sp, #8
 800cda8:	9300      	str	r3, [sp, #0]
 800cdaa:	ec47 6b10 	vmov	d0, r6, r7
 800cdae:	4653      	mov	r3, sl
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	f000 feb1 	bl	800db18 <_dtoa_r>
 800cdb6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cdba:	4605      	mov	r5, r0
 800cdbc:	d119      	bne.n	800cdf2 <__cvt+0x94>
 800cdbe:	f019 0f01 	tst.w	r9, #1
 800cdc2:	d00e      	beq.n	800cde2 <__cvt+0x84>
 800cdc4:	eb00 0904 	add.w	r9, r0, r4
 800cdc8:	2200      	movs	r2, #0
 800cdca:	2300      	movs	r3, #0
 800cdcc:	4630      	mov	r0, r6
 800cdce:	4639      	mov	r1, r7
 800cdd0:	f7f3 fe9a 	bl	8000b08 <__aeabi_dcmpeq>
 800cdd4:	b108      	cbz	r0, 800cdda <__cvt+0x7c>
 800cdd6:	f8cd 900c 	str.w	r9, [sp, #12]
 800cdda:	2230      	movs	r2, #48	@ 0x30
 800cddc:	9b03      	ldr	r3, [sp, #12]
 800cdde:	454b      	cmp	r3, r9
 800cde0:	d31e      	bcc.n	800ce20 <__cvt+0xc2>
 800cde2:	9b03      	ldr	r3, [sp, #12]
 800cde4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cde6:	1b5b      	subs	r3, r3, r5
 800cde8:	4628      	mov	r0, r5
 800cdea:	6013      	str	r3, [r2, #0]
 800cdec:	b004      	add	sp, #16
 800cdee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cdf6:	eb00 0904 	add.w	r9, r0, r4
 800cdfa:	d1e5      	bne.n	800cdc8 <__cvt+0x6a>
 800cdfc:	7803      	ldrb	r3, [r0, #0]
 800cdfe:	2b30      	cmp	r3, #48	@ 0x30
 800ce00:	d10a      	bne.n	800ce18 <__cvt+0xba>
 800ce02:	2200      	movs	r2, #0
 800ce04:	2300      	movs	r3, #0
 800ce06:	4630      	mov	r0, r6
 800ce08:	4639      	mov	r1, r7
 800ce0a:	f7f3 fe7d 	bl	8000b08 <__aeabi_dcmpeq>
 800ce0e:	b918      	cbnz	r0, 800ce18 <__cvt+0xba>
 800ce10:	f1c4 0401 	rsb	r4, r4, #1
 800ce14:	f8ca 4000 	str.w	r4, [sl]
 800ce18:	f8da 3000 	ldr.w	r3, [sl]
 800ce1c:	4499      	add	r9, r3
 800ce1e:	e7d3      	b.n	800cdc8 <__cvt+0x6a>
 800ce20:	1c59      	adds	r1, r3, #1
 800ce22:	9103      	str	r1, [sp, #12]
 800ce24:	701a      	strb	r2, [r3, #0]
 800ce26:	e7d9      	b.n	800cddc <__cvt+0x7e>

0800ce28 <__exponent>:
 800ce28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce2a:	2900      	cmp	r1, #0
 800ce2c:	bfba      	itte	lt
 800ce2e:	4249      	neglt	r1, r1
 800ce30:	232d      	movlt	r3, #45	@ 0x2d
 800ce32:	232b      	movge	r3, #43	@ 0x2b
 800ce34:	2909      	cmp	r1, #9
 800ce36:	7002      	strb	r2, [r0, #0]
 800ce38:	7043      	strb	r3, [r0, #1]
 800ce3a:	dd29      	ble.n	800ce90 <__exponent+0x68>
 800ce3c:	f10d 0307 	add.w	r3, sp, #7
 800ce40:	461d      	mov	r5, r3
 800ce42:	270a      	movs	r7, #10
 800ce44:	461a      	mov	r2, r3
 800ce46:	fbb1 f6f7 	udiv	r6, r1, r7
 800ce4a:	fb07 1416 	mls	r4, r7, r6, r1
 800ce4e:	3430      	adds	r4, #48	@ 0x30
 800ce50:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ce54:	460c      	mov	r4, r1
 800ce56:	2c63      	cmp	r4, #99	@ 0x63
 800ce58:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce5c:	4631      	mov	r1, r6
 800ce5e:	dcf1      	bgt.n	800ce44 <__exponent+0x1c>
 800ce60:	3130      	adds	r1, #48	@ 0x30
 800ce62:	1e94      	subs	r4, r2, #2
 800ce64:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce68:	1c41      	adds	r1, r0, #1
 800ce6a:	4623      	mov	r3, r4
 800ce6c:	42ab      	cmp	r3, r5
 800ce6e:	d30a      	bcc.n	800ce86 <__exponent+0x5e>
 800ce70:	f10d 0309 	add.w	r3, sp, #9
 800ce74:	1a9b      	subs	r3, r3, r2
 800ce76:	42ac      	cmp	r4, r5
 800ce78:	bf88      	it	hi
 800ce7a:	2300      	movhi	r3, #0
 800ce7c:	3302      	adds	r3, #2
 800ce7e:	4403      	add	r3, r0
 800ce80:	1a18      	subs	r0, r3, r0
 800ce82:	b003      	add	sp, #12
 800ce84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce86:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce8a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce8e:	e7ed      	b.n	800ce6c <__exponent+0x44>
 800ce90:	2330      	movs	r3, #48	@ 0x30
 800ce92:	3130      	adds	r1, #48	@ 0x30
 800ce94:	7083      	strb	r3, [r0, #2]
 800ce96:	70c1      	strb	r1, [r0, #3]
 800ce98:	1d03      	adds	r3, r0, #4
 800ce9a:	e7f1      	b.n	800ce80 <__exponent+0x58>

0800ce9c <_printf_float>:
 800ce9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea0:	b08d      	sub	sp, #52	@ 0x34
 800cea2:	460c      	mov	r4, r1
 800cea4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cea8:	4616      	mov	r6, r2
 800ceaa:	461f      	mov	r7, r3
 800ceac:	4605      	mov	r5, r0
 800ceae:	f000 fd23 	bl	800d8f8 <_localeconv_r>
 800ceb2:	6803      	ldr	r3, [r0, #0]
 800ceb4:	9304      	str	r3, [sp, #16]
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	f7f3 f9fa 	bl	80002b0 <strlen>
 800cebc:	2300      	movs	r3, #0
 800cebe:	930a      	str	r3, [sp, #40]	@ 0x28
 800cec0:	f8d8 3000 	ldr.w	r3, [r8]
 800cec4:	9005      	str	r0, [sp, #20]
 800cec6:	3307      	adds	r3, #7
 800cec8:	f023 0307 	bic.w	r3, r3, #7
 800cecc:	f103 0208 	add.w	r2, r3, #8
 800ced0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ced4:	f8d4 b000 	ldr.w	fp, [r4]
 800ced8:	f8c8 2000 	str.w	r2, [r8]
 800cedc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cee0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cee4:	9307      	str	r3, [sp, #28]
 800cee6:	f8cd 8018 	str.w	r8, [sp, #24]
 800ceea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ceee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cef2:	4b9c      	ldr	r3, [pc, #624]	@ (800d164 <_printf_float+0x2c8>)
 800cef4:	f04f 32ff 	mov.w	r2, #4294967295
 800cef8:	f7f3 fe38 	bl	8000b6c <__aeabi_dcmpun>
 800cefc:	bb70      	cbnz	r0, 800cf5c <_printf_float+0xc0>
 800cefe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf02:	4b98      	ldr	r3, [pc, #608]	@ (800d164 <_printf_float+0x2c8>)
 800cf04:	f04f 32ff 	mov.w	r2, #4294967295
 800cf08:	f7f3 fe12 	bl	8000b30 <__aeabi_dcmple>
 800cf0c:	bb30      	cbnz	r0, 800cf5c <_printf_float+0xc0>
 800cf0e:	2200      	movs	r2, #0
 800cf10:	2300      	movs	r3, #0
 800cf12:	4640      	mov	r0, r8
 800cf14:	4649      	mov	r1, r9
 800cf16:	f7f3 fe01 	bl	8000b1c <__aeabi_dcmplt>
 800cf1a:	b110      	cbz	r0, 800cf22 <_printf_float+0x86>
 800cf1c:	232d      	movs	r3, #45	@ 0x2d
 800cf1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf22:	4a91      	ldr	r2, [pc, #580]	@ (800d168 <_printf_float+0x2cc>)
 800cf24:	4b91      	ldr	r3, [pc, #580]	@ (800d16c <_printf_float+0x2d0>)
 800cf26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cf2a:	bf8c      	ite	hi
 800cf2c:	4690      	movhi	r8, r2
 800cf2e:	4698      	movls	r8, r3
 800cf30:	2303      	movs	r3, #3
 800cf32:	6123      	str	r3, [r4, #16]
 800cf34:	f02b 0304 	bic.w	r3, fp, #4
 800cf38:	6023      	str	r3, [r4, #0]
 800cf3a:	f04f 0900 	mov.w	r9, #0
 800cf3e:	9700      	str	r7, [sp, #0]
 800cf40:	4633      	mov	r3, r6
 800cf42:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cf44:	4621      	mov	r1, r4
 800cf46:	4628      	mov	r0, r5
 800cf48:	f000 f9d2 	bl	800d2f0 <_printf_common>
 800cf4c:	3001      	adds	r0, #1
 800cf4e:	f040 808d 	bne.w	800d06c <_printf_float+0x1d0>
 800cf52:	f04f 30ff 	mov.w	r0, #4294967295
 800cf56:	b00d      	add	sp, #52	@ 0x34
 800cf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5c:	4642      	mov	r2, r8
 800cf5e:	464b      	mov	r3, r9
 800cf60:	4640      	mov	r0, r8
 800cf62:	4649      	mov	r1, r9
 800cf64:	f7f3 fe02 	bl	8000b6c <__aeabi_dcmpun>
 800cf68:	b140      	cbz	r0, 800cf7c <_printf_float+0xe0>
 800cf6a:	464b      	mov	r3, r9
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	bfbc      	itt	lt
 800cf70:	232d      	movlt	r3, #45	@ 0x2d
 800cf72:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf76:	4a7e      	ldr	r2, [pc, #504]	@ (800d170 <_printf_float+0x2d4>)
 800cf78:	4b7e      	ldr	r3, [pc, #504]	@ (800d174 <_printf_float+0x2d8>)
 800cf7a:	e7d4      	b.n	800cf26 <_printf_float+0x8a>
 800cf7c:	6863      	ldr	r3, [r4, #4]
 800cf7e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cf82:	9206      	str	r2, [sp, #24]
 800cf84:	1c5a      	adds	r2, r3, #1
 800cf86:	d13b      	bne.n	800d000 <_printf_float+0x164>
 800cf88:	2306      	movs	r3, #6
 800cf8a:	6063      	str	r3, [r4, #4]
 800cf8c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cf90:	2300      	movs	r3, #0
 800cf92:	6022      	str	r2, [r4, #0]
 800cf94:	9303      	str	r3, [sp, #12]
 800cf96:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf98:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cf9c:	ab09      	add	r3, sp, #36	@ 0x24
 800cf9e:	9300      	str	r3, [sp, #0]
 800cfa0:	6861      	ldr	r1, [r4, #4]
 800cfa2:	ec49 8b10 	vmov	d0, r8, r9
 800cfa6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cfaa:	4628      	mov	r0, r5
 800cfac:	f7ff fed7 	bl	800cd5e <__cvt>
 800cfb0:	9b06      	ldr	r3, [sp, #24]
 800cfb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cfb4:	2b47      	cmp	r3, #71	@ 0x47
 800cfb6:	4680      	mov	r8, r0
 800cfb8:	d129      	bne.n	800d00e <_printf_float+0x172>
 800cfba:	1cc8      	adds	r0, r1, #3
 800cfbc:	db02      	blt.n	800cfc4 <_printf_float+0x128>
 800cfbe:	6863      	ldr	r3, [r4, #4]
 800cfc0:	4299      	cmp	r1, r3
 800cfc2:	dd41      	ble.n	800d048 <_printf_float+0x1ac>
 800cfc4:	f1aa 0a02 	sub.w	sl, sl, #2
 800cfc8:	fa5f fa8a 	uxtb.w	sl, sl
 800cfcc:	3901      	subs	r1, #1
 800cfce:	4652      	mov	r2, sl
 800cfd0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cfd4:	9109      	str	r1, [sp, #36]	@ 0x24
 800cfd6:	f7ff ff27 	bl	800ce28 <__exponent>
 800cfda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfdc:	1813      	adds	r3, r2, r0
 800cfde:	2a01      	cmp	r2, #1
 800cfe0:	4681      	mov	r9, r0
 800cfe2:	6123      	str	r3, [r4, #16]
 800cfe4:	dc02      	bgt.n	800cfec <_printf_float+0x150>
 800cfe6:	6822      	ldr	r2, [r4, #0]
 800cfe8:	07d2      	lsls	r2, r2, #31
 800cfea:	d501      	bpl.n	800cff0 <_printf_float+0x154>
 800cfec:	3301      	adds	r3, #1
 800cfee:	6123      	str	r3, [r4, #16]
 800cff0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d0a2      	beq.n	800cf3e <_printf_float+0xa2>
 800cff8:	232d      	movs	r3, #45	@ 0x2d
 800cffa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cffe:	e79e      	b.n	800cf3e <_printf_float+0xa2>
 800d000:	9a06      	ldr	r2, [sp, #24]
 800d002:	2a47      	cmp	r2, #71	@ 0x47
 800d004:	d1c2      	bne.n	800cf8c <_printf_float+0xf0>
 800d006:	2b00      	cmp	r3, #0
 800d008:	d1c0      	bne.n	800cf8c <_printf_float+0xf0>
 800d00a:	2301      	movs	r3, #1
 800d00c:	e7bd      	b.n	800cf8a <_printf_float+0xee>
 800d00e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d012:	d9db      	bls.n	800cfcc <_printf_float+0x130>
 800d014:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d018:	d118      	bne.n	800d04c <_printf_float+0x1b0>
 800d01a:	2900      	cmp	r1, #0
 800d01c:	6863      	ldr	r3, [r4, #4]
 800d01e:	dd0b      	ble.n	800d038 <_printf_float+0x19c>
 800d020:	6121      	str	r1, [r4, #16]
 800d022:	b913      	cbnz	r3, 800d02a <_printf_float+0x18e>
 800d024:	6822      	ldr	r2, [r4, #0]
 800d026:	07d0      	lsls	r0, r2, #31
 800d028:	d502      	bpl.n	800d030 <_printf_float+0x194>
 800d02a:	3301      	adds	r3, #1
 800d02c:	440b      	add	r3, r1
 800d02e:	6123      	str	r3, [r4, #16]
 800d030:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d032:	f04f 0900 	mov.w	r9, #0
 800d036:	e7db      	b.n	800cff0 <_printf_float+0x154>
 800d038:	b913      	cbnz	r3, 800d040 <_printf_float+0x1a4>
 800d03a:	6822      	ldr	r2, [r4, #0]
 800d03c:	07d2      	lsls	r2, r2, #31
 800d03e:	d501      	bpl.n	800d044 <_printf_float+0x1a8>
 800d040:	3302      	adds	r3, #2
 800d042:	e7f4      	b.n	800d02e <_printf_float+0x192>
 800d044:	2301      	movs	r3, #1
 800d046:	e7f2      	b.n	800d02e <_printf_float+0x192>
 800d048:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d04c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d04e:	4299      	cmp	r1, r3
 800d050:	db05      	blt.n	800d05e <_printf_float+0x1c2>
 800d052:	6823      	ldr	r3, [r4, #0]
 800d054:	6121      	str	r1, [r4, #16]
 800d056:	07d8      	lsls	r0, r3, #31
 800d058:	d5ea      	bpl.n	800d030 <_printf_float+0x194>
 800d05a:	1c4b      	adds	r3, r1, #1
 800d05c:	e7e7      	b.n	800d02e <_printf_float+0x192>
 800d05e:	2900      	cmp	r1, #0
 800d060:	bfd4      	ite	le
 800d062:	f1c1 0202 	rsble	r2, r1, #2
 800d066:	2201      	movgt	r2, #1
 800d068:	4413      	add	r3, r2
 800d06a:	e7e0      	b.n	800d02e <_printf_float+0x192>
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	055a      	lsls	r2, r3, #21
 800d070:	d407      	bmi.n	800d082 <_printf_float+0x1e6>
 800d072:	6923      	ldr	r3, [r4, #16]
 800d074:	4642      	mov	r2, r8
 800d076:	4631      	mov	r1, r6
 800d078:	4628      	mov	r0, r5
 800d07a:	47b8      	blx	r7
 800d07c:	3001      	adds	r0, #1
 800d07e:	d12b      	bne.n	800d0d8 <_printf_float+0x23c>
 800d080:	e767      	b.n	800cf52 <_printf_float+0xb6>
 800d082:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d086:	f240 80dd 	bls.w	800d244 <_printf_float+0x3a8>
 800d08a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d08e:	2200      	movs	r2, #0
 800d090:	2300      	movs	r3, #0
 800d092:	f7f3 fd39 	bl	8000b08 <__aeabi_dcmpeq>
 800d096:	2800      	cmp	r0, #0
 800d098:	d033      	beq.n	800d102 <_printf_float+0x266>
 800d09a:	4a37      	ldr	r2, [pc, #220]	@ (800d178 <_printf_float+0x2dc>)
 800d09c:	2301      	movs	r3, #1
 800d09e:	4631      	mov	r1, r6
 800d0a0:	4628      	mov	r0, r5
 800d0a2:	47b8      	blx	r7
 800d0a4:	3001      	adds	r0, #1
 800d0a6:	f43f af54 	beq.w	800cf52 <_printf_float+0xb6>
 800d0aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d0ae:	4543      	cmp	r3, r8
 800d0b0:	db02      	blt.n	800d0b8 <_printf_float+0x21c>
 800d0b2:	6823      	ldr	r3, [r4, #0]
 800d0b4:	07d8      	lsls	r0, r3, #31
 800d0b6:	d50f      	bpl.n	800d0d8 <_printf_float+0x23c>
 800d0b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0bc:	4631      	mov	r1, r6
 800d0be:	4628      	mov	r0, r5
 800d0c0:	47b8      	blx	r7
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	f43f af45 	beq.w	800cf52 <_printf_float+0xb6>
 800d0c8:	f04f 0900 	mov.w	r9, #0
 800d0cc:	f108 38ff 	add.w	r8, r8, #4294967295
 800d0d0:	f104 0a1a 	add.w	sl, r4, #26
 800d0d4:	45c8      	cmp	r8, r9
 800d0d6:	dc09      	bgt.n	800d0ec <_printf_float+0x250>
 800d0d8:	6823      	ldr	r3, [r4, #0]
 800d0da:	079b      	lsls	r3, r3, #30
 800d0dc:	f100 8103 	bmi.w	800d2e6 <_printf_float+0x44a>
 800d0e0:	68e0      	ldr	r0, [r4, #12]
 800d0e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0e4:	4298      	cmp	r0, r3
 800d0e6:	bfb8      	it	lt
 800d0e8:	4618      	movlt	r0, r3
 800d0ea:	e734      	b.n	800cf56 <_printf_float+0xba>
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	4652      	mov	r2, sl
 800d0f0:	4631      	mov	r1, r6
 800d0f2:	4628      	mov	r0, r5
 800d0f4:	47b8      	blx	r7
 800d0f6:	3001      	adds	r0, #1
 800d0f8:	f43f af2b 	beq.w	800cf52 <_printf_float+0xb6>
 800d0fc:	f109 0901 	add.w	r9, r9, #1
 800d100:	e7e8      	b.n	800d0d4 <_printf_float+0x238>
 800d102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d104:	2b00      	cmp	r3, #0
 800d106:	dc39      	bgt.n	800d17c <_printf_float+0x2e0>
 800d108:	4a1b      	ldr	r2, [pc, #108]	@ (800d178 <_printf_float+0x2dc>)
 800d10a:	2301      	movs	r3, #1
 800d10c:	4631      	mov	r1, r6
 800d10e:	4628      	mov	r0, r5
 800d110:	47b8      	blx	r7
 800d112:	3001      	adds	r0, #1
 800d114:	f43f af1d 	beq.w	800cf52 <_printf_float+0xb6>
 800d118:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d11c:	ea59 0303 	orrs.w	r3, r9, r3
 800d120:	d102      	bne.n	800d128 <_printf_float+0x28c>
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	07d9      	lsls	r1, r3, #31
 800d126:	d5d7      	bpl.n	800d0d8 <_printf_float+0x23c>
 800d128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d12c:	4631      	mov	r1, r6
 800d12e:	4628      	mov	r0, r5
 800d130:	47b8      	blx	r7
 800d132:	3001      	adds	r0, #1
 800d134:	f43f af0d 	beq.w	800cf52 <_printf_float+0xb6>
 800d138:	f04f 0a00 	mov.w	sl, #0
 800d13c:	f104 0b1a 	add.w	fp, r4, #26
 800d140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d142:	425b      	negs	r3, r3
 800d144:	4553      	cmp	r3, sl
 800d146:	dc01      	bgt.n	800d14c <_printf_float+0x2b0>
 800d148:	464b      	mov	r3, r9
 800d14a:	e793      	b.n	800d074 <_printf_float+0x1d8>
 800d14c:	2301      	movs	r3, #1
 800d14e:	465a      	mov	r2, fp
 800d150:	4631      	mov	r1, r6
 800d152:	4628      	mov	r0, r5
 800d154:	47b8      	blx	r7
 800d156:	3001      	adds	r0, #1
 800d158:	f43f aefb 	beq.w	800cf52 <_printf_float+0xb6>
 800d15c:	f10a 0a01 	add.w	sl, sl, #1
 800d160:	e7ee      	b.n	800d140 <_printf_float+0x2a4>
 800d162:	bf00      	nop
 800d164:	7fefffff 	.word	0x7fefffff
 800d168:	08012c30 	.word	0x08012c30
 800d16c:	08012c2c 	.word	0x08012c2c
 800d170:	08012c38 	.word	0x08012c38
 800d174:	08012c34 	.word	0x08012c34
 800d178:	08012c3c 	.word	0x08012c3c
 800d17c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d17e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d182:	4553      	cmp	r3, sl
 800d184:	bfa8      	it	ge
 800d186:	4653      	movge	r3, sl
 800d188:	2b00      	cmp	r3, #0
 800d18a:	4699      	mov	r9, r3
 800d18c:	dc36      	bgt.n	800d1fc <_printf_float+0x360>
 800d18e:	f04f 0b00 	mov.w	fp, #0
 800d192:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d196:	f104 021a 	add.w	r2, r4, #26
 800d19a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d19c:	9306      	str	r3, [sp, #24]
 800d19e:	eba3 0309 	sub.w	r3, r3, r9
 800d1a2:	455b      	cmp	r3, fp
 800d1a4:	dc31      	bgt.n	800d20a <_printf_float+0x36e>
 800d1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1a8:	459a      	cmp	sl, r3
 800d1aa:	dc3a      	bgt.n	800d222 <_printf_float+0x386>
 800d1ac:	6823      	ldr	r3, [r4, #0]
 800d1ae:	07da      	lsls	r2, r3, #31
 800d1b0:	d437      	bmi.n	800d222 <_printf_float+0x386>
 800d1b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1b4:	ebaa 0903 	sub.w	r9, sl, r3
 800d1b8:	9b06      	ldr	r3, [sp, #24]
 800d1ba:	ebaa 0303 	sub.w	r3, sl, r3
 800d1be:	4599      	cmp	r9, r3
 800d1c0:	bfa8      	it	ge
 800d1c2:	4699      	movge	r9, r3
 800d1c4:	f1b9 0f00 	cmp.w	r9, #0
 800d1c8:	dc33      	bgt.n	800d232 <_printf_float+0x396>
 800d1ca:	f04f 0800 	mov.w	r8, #0
 800d1ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1d2:	f104 0b1a 	add.w	fp, r4, #26
 800d1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1d8:	ebaa 0303 	sub.w	r3, sl, r3
 800d1dc:	eba3 0309 	sub.w	r3, r3, r9
 800d1e0:	4543      	cmp	r3, r8
 800d1e2:	f77f af79 	ble.w	800d0d8 <_printf_float+0x23c>
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	465a      	mov	r2, fp
 800d1ea:	4631      	mov	r1, r6
 800d1ec:	4628      	mov	r0, r5
 800d1ee:	47b8      	blx	r7
 800d1f0:	3001      	adds	r0, #1
 800d1f2:	f43f aeae 	beq.w	800cf52 <_printf_float+0xb6>
 800d1f6:	f108 0801 	add.w	r8, r8, #1
 800d1fa:	e7ec      	b.n	800d1d6 <_printf_float+0x33a>
 800d1fc:	4642      	mov	r2, r8
 800d1fe:	4631      	mov	r1, r6
 800d200:	4628      	mov	r0, r5
 800d202:	47b8      	blx	r7
 800d204:	3001      	adds	r0, #1
 800d206:	d1c2      	bne.n	800d18e <_printf_float+0x2f2>
 800d208:	e6a3      	b.n	800cf52 <_printf_float+0xb6>
 800d20a:	2301      	movs	r3, #1
 800d20c:	4631      	mov	r1, r6
 800d20e:	4628      	mov	r0, r5
 800d210:	9206      	str	r2, [sp, #24]
 800d212:	47b8      	blx	r7
 800d214:	3001      	adds	r0, #1
 800d216:	f43f ae9c 	beq.w	800cf52 <_printf_float+0xb6>
 800d21a:	9a06      	ldr	r2, [sp, #24]
 800d21c:	f10b 0b01 	add.w	fp, fp, #1
 800d220:	e7bb      	b.n	800d19a <_printf_float+0x2fe>
 800d222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d226:	4631      	mov	r1, r6
 800d228:	4628      	mov	r0, r5
 800d22a:	47b8      	blx	r7
 800d22c:	3001      	adds	r0, #1
 800d22e:	d1c0      	bne.n	800d1b2 <_printf_float+0x316>
 800d230:	e68f      	b.n	800cf52 <_printf_float+0xb6>
 800d232:	9a06      	ldr	r2, [sp, #24]
 800d234:	464b      	mov	r3, r9
 800d236:	4442      	add	r2, r8
 800d238:	4631      	mov	r1, r6
 800d23a:	4628      	mov	r0, r5
 800d23c:	47b8      	blx	r7
 800d23e:	3001      	adds	r0, #1
 800d240:	d1c3      	bne.n	800d1ca <_printf_float+0x32e>
 800d242:	e686      	b.n	800cf52 <_printf_float+0xb6>
 800d244:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d248:	f1ba 0f01 	cmp.w	sl, #1
 800d24c:	dc01      	bgt.n	800d252 <_printf_float+0x3b6>
 800d24e:	07db      	lsls	r3, r3, #31
 800d250:	d536      	bpl.n	800d2c0 <_printf_float+0x424>
 800d252:	2301      	movs	r3, #1
 800d254:	4642      	mov	r2, r8
 800d256:	4631      	mov	r1, r6
 800d258:	4628      	mov	r0, r5
 800d25a:	47b8      	blx	r7
 800d25c:	3001      	adds	r0, #1
 800d25e:	f43f ae78 	beq.w	800cf52 <_printf_float+0xb6>
 800d262:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d266:	4631      	mov	r1, r6
 800d268:	4628      	mov	r0, r5
 800d26a:	47b8      	blx	r7
 800d26c:	3001      	adds	r0, #1
 800d26e:	f43f ae70 	beq.w	800cf52 <_printf_float+0xb6>
 800d272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d276:	2200      	movs	r2, #0
 800d278:	2300      	movs	r3, #0
 800d27a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d27e:	f7f3 fc43 	bl	8000b08 <__aeabi_dcmpeq>
 800d282:	b9c0      	cbnz	r0, 800d2b6 <_printf_float+0x41a>
 800d284:	4653      	mov	r3, sl
 800d286:	f108 0201 	add.w	r2, r8, #1
 800d28a:	4631      	mov	r1, r6
 800d28c:	4628      	mov	r0, r5
 800d28e:	47b8      	blx	r7
 800d290:	3001      	adds	r0, #1
 800d292:	d10c      	bne.n	800d2ae <_printf_float+0x412>
 800d294:	e65d      	b.n	800cf52 <_printf_float+0xb6>
 800d296:	2301      	movs	r3, #1
 800d298:	465a      	mov	r2, fp
 800d29a:	4631      	mov	r1, r6
 800d29c:	4628      	mov	r0, r5
 800d29e:	47b8      	blx	r7
 800d2a0:	3001      	adds	r0, #1
 800d2a2:	f43f ae56 	beq.w	800cf52 <_printf_float+0xb6>
 800d2a6:	f108 0801 	add.w	r8, r8, #1
 800d2aa:	45d0      	cmp	r8, sl
 800d2ac:	dbf3      	blt.n	800d296 <_printf_float+0x3fa>
 800d2ae:	464b      	mov	r3, r9
 800d2b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d2b4:	e6df      	b.n	800d076 <_printf_float+0x1da>
 800d2b6:	f04f 0800 	mov.w	r8, #0
 800d2ba:	f104 0b1a 	add.w	fp, r4, #26
 800d2be:	e7f4      	b.n	800d2aa <_printf_float+0x40e>
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	4642      	mov	r2, r8
 800d2c4:	e7e1      	b.n	800d28a <_printf_float+0x3ee>
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	464a      	mov	r2, r9
 800d2ca:	4631      	mov	r1, r6
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	47b8      	blx	r7
 800d2d0:	3001      	adds	r0, #1
 800d2d2:	f43f ae3e 	beq.w	800cf52 <_printf_float+0xb6>
 800d2d6:	f108 0801 	add.w	r8, r8, #1
 800d2da:	68e3      	ldr	r3, [r4, #12]
 800d2dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d2de:	1a5b      	subs	r3, r3, r1
 800d2e0:	4543      	cmp	r3, r8
 800d2e2:	dcf0      	bgt.n	800d2c6 <_printf_float+0x42a>
 800d2e4:	e6fc      	b.n	800d0e0 <_printf_float+0x244>
 800d2e6:	f04f 0800 	mov.w	r8, #0
 800d2ea:	f104 0919 	add.w	r9, r4, #25
 800d2ee:	e7f4      	b.n	800d2da <_printf_float+0x43e>

0800d2f0 <_printf_common>:
 800d2f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2f4:	4616      	mov	r6, r2
 800d2f6:	4698      	mov	r8, r3
 800d2f8:	688a      	ldr	r2, [r1, #8]
 800d2fa:	690b      	ldr	r3, [r1, #16]
 800d2fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d300:	4293      	cmp	r3, r2
 800d302:	bfb8      	it	lt
 800d304:	4613      	movlt	r3, r2
 800d306:	6033      	str	r3, [r6, #0]
 800d308:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d30c:	4607      	mov	r7, r0
 800d30e:	460c      	mov	r4, r1
 800d310:	b10a      	cbz	r2, 800d316 <_printf_common+0x26>
 800d312:	3301      	adds	r3, #1
 800d314:	6033      	str	r3, [r6, #0]
 800d316:	6823      	ldr	r3, [r4, #0]
 800d318:	0699      	lsls	r1, r3, #26
 800d31a:	bf42      	ittt	mi
 800d31c:	6833      	ldrmi	r3, [r6, #0]
 800d31e:	3302      	addmi	r3, #2
 800d320:	6033      	strmi	r3, [r6, #0]
 800d322:	6825      	ldr	r5, [r4, #0]
 800d324:	f015 0506 	ands.w	r5, r5, #6
 800d328:	d106      	bne.n	800d338 <_printf_common+0x48>
 800d32a:	f104 0a19 	add.w	sl, r4, #25
 800d32e:	68e3      	ldr	r3, [r4, #12]
 800d330:	6832      	ldr	r2, [r6, #0]
 800d332:	1a9b      	subs	r3, r3, r2
 800d334:	42ab      	cmp	r3, r5
 800d336:	dc26      	bgt.n	800d386 <_printf_common+0x96>
 800d338:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d33c:	6822      	ldr	r2, [r4, #0]
 800d33e:	3b00      	subs	r3, #0
 800d340:	bf18      	it	ne
 800d342:	2301      	movne	r3, #1
 800d344:	0692      	lsls	r2, r2, #26
 800d346:	d42b      	bmi.n	800d3a0 <_printf_common+0xb0>
 800d348:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d34c:	4641      	mov	r1, r8
 800d34e:	4638      	mov	r0, r7
 800d350:	47c8      	blx	r9
 800d352:	3001      	adds	r0, #1
 800d354:	d01e      	beq.n	800d394 <_printf_common+0xa4>
 800d356:	6823      	ldr	r3, [r4, #0]
 800d358:	6922      	ldr	r2, [r4, #16]
 800d35a:	f003 0306 	and.w	r3, r3, #6
 800d35e:	2b04      	cmp	r3, #4
 800d360:	bf02      	ittt	eq
 800d362:	68e5      	ldreq	r5, [r4, #12]
 800d364:	6833      	ldreq	r3, [r6, #0]
 800d366:	1aed      	subeq	r5, r5, r3
 800d368:	68a3      	ldr	r3, [r4, #8]
 800d36a:	bf0c      	ite	eq
 800d36c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d370:	2500      	movne	r5, #0
 800d372:	4293      	cmp	r3, r2
 800d374:	bfc4      	itt	gt
 800d376:	1a9b      	subgt	r3, r3, r2
 800d378:	18ed      	addgt	r5, r5, r3
 800d37a:	2600      	movs	r6, #0
 800d37c:	341a      	adds	r4, #26
 800d37e:	42b5      	cmp	r5, r6
 800d380:	d11a      	bne.n	800d3b8 <_printf_common+0xc8>
 800d382:	2000      	movs	r0, #0
 800d384:	e008      	b.n	800d398 <_printf_common+0xa8>
 800d386:	2301      	movs	r3, #1
 800d388:	4652      	mov	r2, sl
 800d38a:	4641      	mov	r1, r8
 800d38c:	4638      	mov	r0, r7
 800d38e:	47c8      	blx	r9
 800d390:	3001      	adds	r0, #1
 800d392:	d103      	bne.n	800d39c <_printf_common+0xac>
 800d394:	f04f 30ff 	mov.w	r0, #4294967295
 800d398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d39c:	3501      	adds	r5, #1
 800d39e:	e7c6      	b.n	800d32e <_printf_common+0x3e>
 800d3a0:	18e1      	adds	r1, r4, r3
 800d3a2:	1c5a      	adds	r2, r3, #1
 800d3a4:	2030      	movs	r0, #48	@ 0x30
 800d3a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d3aa:	4422      	add	r2, r4
 800d3ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d3b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d3b4:	3302      	adds	r3, #2
 800d3b6:	e7c7      	b.n	800d348 <_printf_common+0x58>
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	4622      	mov	r2, r4
 800d3bc:	4641      	mov	r1, r8
 800d3be:	4638      	mov	r0, r7
 800d3c0:	47c8      	blx	r9
 800d3c2:	3001      	adds	r0, #1
 800d3c4:	d0e6      	beq.n	800d394 <_printf_common+0xa4>
 800d3c6:	3601      	adds	r6, #1
 800d3c8:	e7d9      	b.n	800d37e <_printf_common+0x8e>
	...

0800d3cc <_printf_i>:
 800d3cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3d0:	7e0f      	ldrb	r7, [r1, #24]
 800d3d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d3d4:	2f78      	cmp	r7, #120	@ 0x78
 800d3d6:	4691      	mov	r9, r2
 800d3d8:	4680      	mov	r8, r0
 800d3da:	460c      	mov	r4, r1
 800d3dc:	469a      	mov	sl, r3
 800d3de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d3e2:	d807      	bhi.n	800d3f4 <_printf_i+0x28>
 800d3e4:	2f62      	cmp	r7, #98	@ 0x62
 800d3e6:	d80a      	bhi.n	800d3fe <_printf_i+0x32>
 800d3e8:	2f00      	cmp	r7, #0
 800d3ea:	f000 80d1 	beq.w	800d590 <_printf_i+0x1c4>
 800d3ee:	2f58      	cmp	r7, #88	@ 0x58
 800d3f0:	f000 80b8 	beq.w	800d564 <_printf_i+0x198>
 800d3f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d3fc:	e03a      	b.n	800d474 <_printf_i+0xa8>
 800d3fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d402:	2b15      	cmp	r3, #21
 800d404:	d8f6      	bhi.n	800d3f4 <_printf_i+0x28>
 800d406:	a101      	add	r1, pc, #4	@ (adr r1, 800d40c <_printf_i+0x40>)
 800d408:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d40c:	0800d465 	.word	0x0800d465
 800d410:	0800d479 	.word	0x0800d479
 800d414:	0800d3f5 	.word	0x0800d3f5
 800d418:	0800d3f5 	.word	0x0800d3f5
 800d41c:	0800d3f5 	.word	0x0800d3f5
 800d420:	0800d3f5 	.word	0x0800d3f5
 800d424:	0800d479 	.word	0x0800d479
 800d428:	0800d3f5 	.word	0x0800d3f5
 800d42c:	0800d3f5 	.word	0x0800d3f5
 800d430:	0800d3f5 	.word	0x0800d3f5
 800d434:	0800d3f5 	.word	0x0800d3f5
 800d438:	0800d577 	.word	0x0800d577
 800d43c:	0800d4a3 	.word	0x0800d4a3
 800d440:	0800d531 	.word	0x0800d531
 800d444:	0800d3f5 	.word	0x0800d3f5
 800d448:	0800d3f5 	.word	0x0800d3f5
 800d44c:	0800d599 	.word	0x0800d599
 800d450:	0800d3f5 	.word	0x0800d3f5
 800d454:	0800d4a3 	.word	0x0800d4a3
 800d458:	0800d3f5 	.word	0x0800d3f5
 800d45c:	0800d3f5 	.word	0x0800d3f5
 800d460:	0800d539 	.word	0x0800d539
 800d464:	6833      	ldr	r3, [r6, #0]
 800d466:	1d1a      	adds	r2, r3, #4
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	6032      	str	r2, [r6, #0]
 800d46c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d470:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d474:	2301      	movs	r3, #1
 800d476:	e09c      	b.n	800d5b2 <_printf_i+0x1e6>
 800d478:	6833      	ldr	r3, [r6, #0]
 800d47a:	6820      	ldr	r0, [r4, #0]
 800d47c:	1d19      	adds	r1, r3, #4
 800d47e:	6031      	str	r1, [r6, #0]
 800d480:	0606      	lsls	r6, r0, #24
 800d482:	d501      	bpl.n	800d488 <_printf_i+0xbc>
 800d484:	681d      	ldr	r5, [r3, #0]
 800d486:	e003      	b.n	800d490 <_printf_i+0xc4>
 800d488:	0645      	lsls	r5, r0, #25
 800d48a:	d5fb      	bpl.n	800d484 <_printf_i+0xb8>
 800d48c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d490:	2d00      	cmp	r5, #0
 800d492:	da03      	bge.n	800d49c <_printf_i+0xd0>
 800d494:	232d      	movs	r3, #45	@ 0x2d
 800d496:	426d      	negs	r5, r5
 800d498:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d49c:	4858      	ldr	r0, [pc, #352]	@ (800d600 <_printf_i+0x234>)
 800d49e:	230a      	movs	r3, #10
 800d4a0:	e011      	b.n	800d4c6 <_printf_i+0xfa>
 800d4a2:	6821      	ldr	r1, [r4, #0]
 800d4a4:	6833      	ldr	r3, [r6, #0]
 800d4a6:	0608      	lsls	r0, r1, #24
 800d4a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d4ac:	d402      	bmi.n	800d4b4 <_printf_i+0xe8>
 800d4ae:	0649      	lsls	r1, r1, #25
 800d4b0:	bf48      	it	mi
 800d4b2:	b2ad      	uxthmi	r5, r5
 800d4b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800d4b6:	4852      	ldr	r0, [pc, #328]	@ (800d600 <_printf_i+0x234>)
 800d4b8:	6033      	str	r3, [r6, #0]
 800d4ba:	bf14      	ite	ne
 800d4bc:	230a      	movne	r3, #10
 800d4be:	2308      	moveq	r3, #8
 800d4c0:	2100      	movs	r1, #0
 800d4c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d4c6:	6866      	ldr	r6, [r4, #4]
 800d4c8:	60a6      	str	r6, [r4, #8]
 800d4ca:	2e00      	cmp	r6, #0
 800d4cc:	db05      	blt.n	800d4da <_printf_i+0x10e>
 800d4ce:	6821      	ldr	r1, [r4, #0]
 800d4d0:	432e      	orrs	r6, r5
 800d4d2:	f021 0104 	bic.w	r1, r1, #4
 800d4d6:	6021      	str	r1, [r4, #0]
 800d4d8:	d04b      	beq.n	800d572 <_printf_i+0x1a6>
 800d4da:	4616      	mov	r6, r2
 800d4dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800d4e0:	fb03 5711 	mls	r7, r3, r1, r5
 800d4e4:	5dc7      	ldrb	r7, [r0, r7]
 800d4e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d4ea:	462f      	mov	r7, r5
 800d4ec:	42bb      	cmp	r3, r7
 800d4ee:	460d      	mov	r5, r1
 800d4f0:	d9f4      	bls.n	800d4dc <_printf_i+0x110>
 800d4f2:	2b08      	cmp	r3, #8
 800d4f4:	d10b      	bne.n	800d50e <_printf_i+0x142>
 800d4f6:	6823      	ldr	r3, [r4, #0]
 800d4f8:	07df      	lsls	r7, r3, #31
 800d4fa:	d508      	bpl.n	800d50e <_printf_i+0x142>
 800d4fc:	6923      	ldr	r3, [r4, #16]
 800d4fe:	6861      	ldr	r1, [r4, #4]
 800d500:	4299      	cmp	r1, r3
 800d502:	bfde      	ittt	le
 800d504:	2330      	movle	r3, #48	@ 0x30
 800d506:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d50a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d50e:	1b92      	subs	r2, r2, r6
 800d510:	6122      	str	r2, [r4, #16]
 800d512:	f8cd a000 	str.w	sl, [sp]
 800d516:	464b      	mov	r3, r9
 800d518:	aa03      	add	r2, sp, #12
 800d51a:	4621      	mov	r1, r4
 800d51c:	4640      	mov	r0, r8
 800d51e:	f7ff fee7 	bl	800d2f0 <_printf_common>
 800d522:	3001      	adds	r0, #1
 800d524:	d14a      	bne.n	800d5bc <_printf_i+0x1f0>
 800d526:	f04f 30ff 	mov.w	r0, #4294967295
 800d52a:	b004      	add	sp, #16
 800d52c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d530:	6823      	ldr	r3, [r4, #0]
 800d532:	f043 0320 	orr.w	r3, r3, #32
 800d536:	6023      	str	r3, [r4, #0]
 800d538:	4832      	ldr	r0, [pc, #200]	@ (800d604 <_printf_i+0x238>)
 800d53a:	2778      	movs	r7, #120	@ 0x78
 800d53c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d540:	6823      	ldr	r3, [r4, #0]
 800d542:	6831      	ldr	r1, [r6, #0]
 800d544:	061f      	lsls	r7, r3, #24
 800d546:	f851 5b04 	ldr.w	r5, [r1], #4
 800d54a:	d402      	bmi.n	800d552 <_printf_i+0x186>
 800d54c:	065f      	lsls	r7, r3, #25
 800d54e:	bf48      	it	mi
 800d550:	b2ad      	uxthmi	r5, r5
 800d552:	6031      	str	r1, [r6, #0]
 800d554:	07d9      	lsls	r1, r3, #31
 800d556:	bf44      	itt	mi
 800d558:	f043 0320 	orrmi.w	r3, r3, #32
 800d55c:	6023      	strmi	r3, [r4, #0]
 800d55e:	b11d      	cbz	r5, 800d568 <_printf_i+0x19c>
 800d560:	2310      	movs	r3, #16
 800d562:	e7ad      	b.n	800d4c0 <_printf_i+0xf4>
 800d564:	4826      	ldr	r0, [pc, #152]	@ (800d600 <_printf_i+0x234>)
 800d566:	e7e9      	b.n	800d53c <_printf_i+0x170>
 800d568:	6823      	ldr	r3, [r4, #0]
 800d56a:	f023 0320 	bic.w	r3, r3, #32
 800d56e:	6023      	str	r3, [r4, #0]
 800d570:	e7f6      	b.n	800d560 <_printf_i+0x194>
 800d572:	4616      	mov	r6, r2
 800d574:	e7bd      	b.n	800d4f2 <_printf_i+0x126>
 800d576:	6833      	ldr	r3, [r6, #0]
 800d578:	6825      	ldr	r5, [r4, #0]
 800d57a:	6961      	ldr	r1, [r4, #20]
 800d57c:	1d18      	adds	r0, r3, #4
 800d57e:	6030      	str	r0, [r6, #0]
 800d580:	062e      	lsls	r6, r5, #24
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	d501      	bpl.n	800d58a <_printf_i+0x1be>
 800d586:	6019      	str	r1, [r3, #0]
 800d588:	e002      	b.n	800d590 <_printf_i+0x1c4>
 800d58a:	0668      	lsls	r0, r5, #25
 800d58c:	d5fb      	bpl.n	800d586 <_printf_i+0x1ba>
 800d58e:	8019      	strh	r1, [r3, #0]
 800d590:	2300      	movs	r3, #0
 800d592:	6123      	str	r3, [r4, #16]
 800d594:	4616      	mov	r6, r2
 800d596:	e7bc      	b.n	800d512 <_printf_i+0x146>
 800d598:	6833      	ldr	r3, [r6, #0]
 800d59a:	1d1a      	adds	r2, r3, #4
 800d59c:	6032      	str	r2, [r6, #0]
 800d59e:	681e      	ldr	r6, [r3, #0]
 800d5a0:	6862      	ldr	r2, [r4, #4]
 800d5a2:	2100      	movs	r1, #0
 800d5a4:	4630      	mov	r0, r6
 800d5a6:	f7f2 fe33 	bl	8000210 <memchr>
 800d5aa:	b108      	cbz	r0, 800d5b0 <_printf_i+0x1e4>
 800d5ac:	1b80      	subs	r0, r0, r6
 800d5ae:	6060      	str	r0, [r4, #4]
 800d5b0:	6863      	ldr	r3, [r4, #4]
 800d5b2:	6123      	str	r3, [r4, #16]
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5ba:	e7aa      	b.n	800d512 <_printf_i+0x146>
 800d5bc:	6923      	ldr	r3, [r4, #16]
 800d5be:	4632      	mov	r2, r6
 800d5c0:	4649      	mov	r1, r9
 800d5c2:	4640      	mov	r0, r8
 800d5c4:	47d0      	blx	sl
 800d5c6:	3001      	adds	r0, #1
 800d5c8:	d0ad      	beq.n	800d526 <_printf_i+0x15a>
 800d5ca:	6823      	ldr	r3, [r4, #0]
 800d5cc:	079b      	lsls	r3, r3, #30
 800d5ce:	d413      	bmi.n	800d5f8 <_printf_i+0x22c>
 800d5d0:	68e0      	ldr	r0, [r4, #12]
 800d5d2:	9b03      	ldr	r3, [sp, #12]
 800d5d4:	4298      	cmp	r0, r3
 800d5d6:	bfb8      	it	lt
 800d5d8:	4618      	movlt	r0, r3
 800d5da:	e7a6      	b.n	800d52a <_printf_i+0x15e>
 800d5dc:	2301      	movs	r3, #1
 800d5de:	4632      	mov	r2, r6
 800d5e0:	4649      	mov	r1, r9
 800d5e2:	4640      	mov	r0, r8
 800d5e4:	47d0      	blx	sl
 800d5e6:	3001      	adds	r0, #1
 800d5e8:	d09d      	beq.n	800d526 <_printf_i+0x15a>
 800d5ea:	3501      	adds	r5, #1
 800d5ec:	68e3      	ldr	r3, [r4, #12]
 800d5ee:	9903      	ldr	r1, [sp, #12]
 800d5f0:	1a5b      	subs	r3, r3, r1
 800d5f2:	42ab      	cmp	r3, r5
 800d5f4:	dcf2      	bgt.n	800d5dc <_printf_i+0x210>
 800d5f6:	e7eb      	b.n	800d5d0 <_printf_i+0x204>
 800d5f8:	2500      	movs	r5, #0
 800d5fa:	f104 0619 	add.w	r6, r4, #25
 800d5fe:	e7f5      	b.n	800d5ec <_printf_i+0x220>
 800d600:	08012c3e 	.word	0x08012c3e
 800d604:	08012c4f 	.word	0x08012c4f

0800d608 <std>:
 800d608:	2300      	movs	r3, #0
 800d60a:	b510      	push	{r4, lr}
 800d60c:	4604      	mov	r4, r0
 800d60e:	e9c0 3300 	strd	r3, r3, [r0]
 800d612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d616:	6083      	str	r3, [r0, #8]
 800d618:	8181      	strh	r1, [r0, #12]
 800d61a:	6643      	str	r3, [r0, #100]	@ 0x64
 800d61c:	81c2      	strh	r2, [r0, #14]
 800d61e:	6183      	str	r3, [r0, #24]
 800d620:	4619      	mov	r1, r3
 800d622:	2208      	movs	r2, #8
 800d624:	305c      	adds	r0, #92	@ 0x5c
 800d626:	f000 f94c 	bl	800d8c2 <memset>
 800d62a:	4b0d      	ldr	r3, [pc, #52]	@ (800d660 <std+0x58>)
 800d62c:	6263      	str	r3, [r4, #36]	@ 0x24
 800d62e:	4b0d      	ldr	r3, [pc, #52]	@ (800d664 <std+0x5c>)
 800d630:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d632:	4b0d      	ldr	r3, [pc, #52]	@ (800d668 <std+0x60>)
 800d634:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <std+0x64>)
 800d638:	6323      	str	r3, [r4, #48]	@ 0x30
 800d63a:	4b0d      	ldr	r3, [pc, #52]	@ (800d670 <std+0x68>)
 800d63c:	6224      	str	r4, [r4, #32]
 800d63e:	429c      	cmp	r4, r3
 800d640:	d006      	beq.n	800d650 <std+0x48>
 800d642:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d646:	4294      	cmp	r4, r2
 800d648:	d002      	beq.n	800d650 <std+0x48>
 800d64a:	33d0      	adds	r3, #208	@ 0xd0
 800d64c:	429c      	cmp	r4, r3
 800d64e:	d105      	bne.n	800d65c <std+0x54>
 800d650:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d658:	f000 b9c2 	b.w	800d9e0 <__retarget_lock_init_recursive>
 800d65c:	bd10      	pop	{r4, pc}
 800d65e:	bf00      	nop
 800d660:	0800d83d 	.word	0x0800d83d
 800d664:	0800d85f 	.word	0x0800d85f
 800d668:	0800d897 	.word	0x0800d897
 800d66c:	0800d8bb 	.word	0x0800d8bb
 800d670:	20000e08 	.word	0x20000e08

0800d674 <stdio_exit_handler>:
 800d674:	4a02      	ldr	r2, [pc, #8]	@ (800d680 <stdio_exit_handler+0xc>)
 800d676:	4903      	ldr	r1, [pc, #12]	@ (800d684 <stdio_exit_handler+0x10>)
 800d678:	4803      	ldr	r0, [pc, #12]	@ (800d688 <stdio_exit_handler+0x14>)
 800d67a:	f000 b869 	b.w	800d750 <_fwalk_sglue>
 800d67e:	bf00      	nop
 800d680:	200000bc 	.word	0x200000bc
 800d684:	0800f365 	.word	0x0800f365
 800d688:	200000cc 	.word	0x200000cc

0800d68c <cleanup_stdio>:
 800d68c:	6841      	ldr	r1, [r0, #4]
 800d68e:	4b0c      	ldr	r3, [pc, #48]	@ (800d6c0 <cleanup_stdio+0x34>)
 800d690:	4299      	cmp	r1, r3
 800d692:	b510      	push	{r4, lr}
 800d694:	4604      	mov	r4, r0
 800d696:	d001      	beq.n	800d69c <cleanup_stdio+0x10>
 800d698:	f001 fe64 	bl	800f364 <_fflush_r>
 800d69c:	68a1      	ldr	r1, [r4, #8]
 800d69e:	4b09      	ldr	r3, [pc, #36]	@ (800d6c4 <cleanup_stdio+0x38>)
 800d6a0:	4299      	cmp	r1, r3
 800d6a2:	d002      	beq.n	800d6aa <cleanup_stdio+0x1e>
 800d6a4:	4620      	mov	r0, r4
 800d6a6:	f001 fe5d 	bl	800f364 <_fflush_r>
 800d6aa:	68e1      	ldr	r1, [r4, #12]
 800d6ac:	4b06      	ldr	r3, [pc, #24]	@ (800d6c8 <cleanup_stdio+0x3c>)
 800d6ae:	4299      	cmp	r1, r3
 800d6b0:	d004      	beq.n	800d6bc <cleanup_stdio+0x30>
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6b8:	f001 be54 	b.w	800f364 <_fflush_r>
 800d6bc:	bd10      	pop	{r4, pc}
 800d6be:	bf00      	nop
 800d6c0:	20000e08 	.word	0x20000e08
 800d6c4:	20000e70 	.word	0x20000e70
 800d6c8:	20000ed8 	.word	0x20000ed8

0800d6cc <global_stdio_init.part.0>:
 800d6cc:	b510      	push	{r4, lr}
 800d6ce:	4b0b      	ldr	r3, [pc, #44]	@ (800d6fc <global_stdio_init.part.0+0x30>)
 800d6d0:	4c0b      	ldr	r4, [pc, #44]	@ (800d700 <global_stdio_init.part.0+0x34>)
 800d6d2:	4a0c      	ldr	r2, [pc, #48]	@ (800d704 <global_stdio_init.part.0+0x38>)
 800d6d4:	601a      	str	r2, [r3, #0]
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	2200      	movs	r2, #0
 800d6da:	2104      	movs	r1, #4
 800d6dc:	f7ff ff94 	bl	800d608 <std>
 800d6e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	2109      	movs	r1, #9
 800d6e8:	f7ff ff8e 	bl	800d608 <std>
 800d6ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d6f0:	2202      	movs	r2, #2
 800d6f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6f6:	2112      	movs	r1, #18
 800d6f8:	f7ff bf86 	b.w	800d608 <std>
 800d6fc:	20000f40 	.word	0x20000f40
 800d700:	20000e08 	.word	0x20000e08
 800d704:	0800d675 	.word	0x0800d675

0800d708 <__sfp_lock_acquire>:
 800d708:	4801      	ldr	r0, [pc, #4]	@ (800d710 <__sfp_lock_acquire+0x8>)
 800d70a:	f000 b96a 	b.w	800d9e2 <__retarget_lock_acquire_recursive>
 800d70e:	bf00      	nop
 800d710:	20000f49 	.word	0x20000f49

0800d714 <__sfp_lock_release>:
 800d714:	4801      	ldr	r0, [pc, #4]	@ (800d71c <__sfp_lock_release+0x8>)
 800d716:	f000 b965 	b.w	800d9e4 <__retarget_lock_release_recursive>
 800d71a:	bf00      	nop
 800d71c:	20000f49 	.word	0x20000f49

0800d720 <__sinit>:
 800d720:	b510      	push	{r4, lr}
 800d722:	4604      	mov	r4, r0
 800d724:	f7ff fff0 	bl	800d708 <__sfp_lock_acquire>
 800d728:	6a23      	ldr	r3, [r4, #32]
 800d72a:	b11b      	cbz	r3, 800d734 <__sinit+0x14>
 800d72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d730:	f7ff bff0 	b.w	800d714 <__sfp_lock_release>
 800d734:	4b04      	ldr	r3, [pc, #16]	@ (800d748 <__sinit+0x28>)
 800d736:	6223      	str	r3, [r4, #32]
 800d738:	4b04      	ldr	r3, [pc, #16]	@ (800d74c <__sinit+0x2c>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d1f5      	bne.n	800d72c <__sinit+0xc>
 800d740:	f7ff ffc4 	bl	800d6cc <global_stdio_init.part.0>
 800d744:	e7f2      	b.n	800d72c <__sinit+0xc>
 800d746:	bf00      	nop
 800d748:	0800d68d 	.word	0x0800d68d
 800d74c:	20000f40 	.word	0x20000f40

0800d750 <_fwalk_sglue>:
 800d750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d754:	4607      	mov	r7, r0
 800d756:	4688      	mov	r8, r1
 800d758:	4614      	mov	r4, r2
 800d75a:	2600      	movs	r6, #0
 800d75c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d760:	f1b9 0901 	subs.w	r9, r9, #1
 800d764:	d505      	bpl.n	800d772 <_fwalk_sglue+0x22>
 800d766:	6824      	ldr	r4, [r4, #0]
 800d768:	2c00      	cmp	r4, #0
 800d76a:	d1f7      	bne.n	800d75c <_fwalk_sglue+0xc>
 800d76c:	4630      	mov	r0, r6
 800d76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d772:	89ab      	ldrh	r3, [r5, #12]
 800d774:	2b01      	cmp	r3, #1
 800d776:	d907      	bls.n	800d788 <_fwalk_sglue+0x38>
 800d778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d77c:	3301      	adds	r3, #1
 800d77e:	d003      	beq.n	800d788 <_fwalk_sglue+0x38>
 800d780:	4629      	mov	r1, r5
 800d782:	4638      	mov	r0, r7
 800d784:	47c0      	blx	r8
 800d786:	4306      	orrs	r6, r0
 800d788:	3568      	adds	r5, #104	@ 0x68
 800d78a:	e7e9      	b.n	800d760 <_fwalk_sglue+0x10>

0800d78c <sniprintf>:
 800d78c:	b40c      	push	{r2, r3}
 800d78e:	b530      	push	{r4, r5, lr}
 800d790:	4b18      	ldr	r3, [pc, #96]	@ (800d7f4 <sniprintf+0x68>)
 800d792:	1e0c      	subs	r4, r1, #0
 800d794:	681d      	ldr	r5, [r3, #0]
 800d796:	b09d      	sub	sp, #116	@ 0x74
 800d798:	da08      	bge.n	800d7ac <sniprintf+0x20>
 800d79a:	238b      	movs	r3, #139	@ 0x8b
 800d79c:	602b      	str	r3, [r5, #0]
 800d79e:	f04f 30ff 	mov.w	r0, #4294967295
 800d7a2:	b01d      	add	sp, #116	@ 0x74
 800d7a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7a8:	b002      	add	sp, #8
 800d7aa:	4770      	bx	lr
 800d7ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d7b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d7b4:	f04f 0300 	mov.w	r3, #0
 800d7b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d7ba:	bf14      	ite	ne
 800d7bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d7c0:	4623      	moveq	r3, r4
 800d7c2:	9304      	str	r3, [sp, #16]
 800d7c4:	9307      	str	r3, [sp, #28]
 800d7c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d7ca:	9002      	str	r0, [sp, #8]
 800d7cc:	9006      	str	r0, [sp, #24]
 800d7ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d7d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d7d4:	ab21      	add	r3, sp, #132	@ 0x84
 800d7d6:	a902      	add	r1, sp, #8
 800d7d8:	4628      	mov	r0, r5
 800d7da:	9301      	str	r3, [sp, #4]
 800d7dc:	f001 fc42 	bl	800f064 <_svfiprintf_r>
 800d7e0:	1c43      	adds	r3, r0, #1
 800d7e2:	bfbc      	itt	lt
 800d7e4:	238b      	movlt	r3, #139	@ 0x8b
 800d7e6:	602b      	strlt	r3, [r5, #0]
 800d7e8:	2c00      	cmp	r4, #0
 800d7ea:	d0da      	beq.n	800d7a2 <sniprintf+0x16>
 800d7ec:	9b02      	ldr	r3, [sp, #8]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	701a      	strb	r2, [r3, #0]
 800d7f2:	e7d6      	b.n	800d7a2 <sniprintf+0x16>
 800d7f4:	200000c8 	.word	0x200000c8

0800d7f8 <siprintf>:
 800d7f8:	b40e      	push	{r1, r2, r3}
 800d7fa:	b510      	push	{r4, lr}
 800d7fc:	b09d      	sub	sp, #116	@ 0x74
 800d7fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d800:	9002      	str	r0, [sp, #8]
 800d802:	9006      	str	r0, [sp, #24]
 800d804:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d808:	480a      	ldr	r0, [pc, #40]	@ (800d834 <siprintf+0x3c>)
 800d80a:	9107      	str	r1, [sp, #28]
 800d80c:	9104      	str	r1, [sp, #16]
 800d80e:	490a      	ldr	r1, [pc, #40]	@ (800d838 <siprintf+0x40>)
 800d810:	f853 2b04 	ldr.w	r2, [r3], #4
 800d814:	9105      	str	r1, [sp, #20]
 800d816:	2400      	movs	r4, #0
 800d818:	a902      	add	r1, sp, #8
 800d81a:	6800      	ldr	r0, [r0, #0]
 800d81c:	9301      	str	r3, [sp, #4]
 800d81e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d820:	f001 fc20 	bl	800f064 <_svfiprintf_r>
 800d824:	9b02      	ldr	r3, [sp, #8]
 800d826:	701c      	strb	r4, [r3, #0]
 800d828:	b01d      	add	sp, #116	@ 0x74
 800d82a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d82e:	b003      	add	sp, #12
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	200000c8 	.word	0x200000c8
 800d838:	ffff0208 	.word	0xffff0208

0800d83c <__sread>:
 800d83c:	b510      	push	{r4, lr}
 800d83e:	460c      	mov	r4, r1
 800d840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d844:	f000 f87e 	bl	800d944 <_read_r>
 800d848:	2800      	cmp	r0, #0
 800d84a:	bfab      	itete	ge
 800d84c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d84e:	89a3      	ldrhlt	r3, [r4, #12]
 800d850:	181b      	addge	r3, r3, r0
 800d852:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d856:	bfac      	ite	ge
 800d858:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d85a:	81a3      	strhlt	r3, [r4, #12]
 800d85c:	bd10      	pop	{r4, pc}

0800d85e <__swrite>:
 800d85e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d862:	461f      	mov	r7, r3
 800d864:	898b      	ldrh	r3, [r1, #12]
 800d866:	05db      	lsls	r3, r3, #23
 800d868:	4605      	mov	r5, r0
 800d86a:	460c      	mov	r4, r1
 800d86c:	4616      	mov	r6, r2
 800d86e:	d505      	bpl.n	800d87c <__swrite+0x1e>
 800d870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d874:	2302      	movs	r3, #2
 800d876:	2200      	movs	r2, #0
 800d878:	f000 f852 	bl	800d920 <_lseek_r>
 800d87c:	89a3      	ldrh	r3, [r4, #12]
 800d87e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d882:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d886:	81a3      	strh	r3, [r4, #12]
 800d888:	4632      	mov	r2, r6
 800d88a:	463b      	mov	r3, r7
 800d88c:	4628      	mov	r0, r5
 800d88e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d892:	f000 b869 	b.w	800d968 <_write_r>

0800d896 <__sseek>:
 800d896:	b510      	push	{r4, lr}
 800d898:	460c      	mov	r4, r1
 800d89a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d89e:	f000 f83f 	bl	800d920 <_lseek_r>
 800d8a2:	1c43      	adds	r3, r0, #1
 800d8a4:	89a3      	ldrh	r3, [r4, #12]
 800d8a6:	bf15      	itete	ne
 800d8a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d8aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d8ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d8b2:	81a3      	strheq	r3, [r4, #12]
 800d8b4:	bf18      	it	ne
 800d8b6:	81a3      	strhne	r3, [r4, #12]
 800d8b8:	bd10      	pop	{r4, pc}

0800d8ba <__sclose>:
 800d8ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8be:	f000 b81f 	b.w	800d900 <_close_r>

0800d8c2 <memset>:
 800d8c2:	4402      	add	r2, r0
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	4293      	cmp	r3, r2
 800d8c8:	d100      	bne.n	800d8cc <memset+0xa>
 800d8ca:	4770      	bx	lr
 800d8cc:	f803 1b01 	strb.w	r1, [r3], #1
 800d8d0:	e7f9      	b.n	800d8c6 <memset+0x4>

0800d8d2 <strncpy>:
 800d8d2:	b510      	push	{r4, lr}
 800d8d4:	3901      	subs	r1, #1
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	b132      	cbz	r2, 800d8e8 <strncpy+0x16>
 800d8da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d8de:	f803 4b01 	strb.w	r4, [r3], #1
 800d8e2:	3a01      	subs	r2, #1
 800d8e4:	2c00      	cmp	r4, #0
 800d8e6:	d1f7      	bne.n	800d8d8 <strncpy+0x6>
 800d8e8:	441a      	add	r2, r3
 800d8ea:	2100      	movs	r1, #0
 800d8ec:	4293      	cmp	r3, r2
 800d8ee:	d100      	bne.n	800d8f2 <strncpy+0x20>
 800d8f0:	bd10      	pop	{r4, pc}
 800d8f2:	f803 1b01 	strb.w	r1, [r3], #1
 800d8f6:	e7f9      	b.n	800d8ec <strncpy+0x1a>

0800d8f8 <_localeconv_r>:
 800d8f8:	4800      	ldr	r0, [pc, #0]	@ (800d8fc <_localeconv_r+0x4>)
 800d8fa:	4770      	bx	lr
 800d8fc:	20000208 	.word	0x20000208

0800d900 <_close_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	4d06      	ldr	r5, [pc, #24]	@ (800d91c <_close_r+0x1c>)
 800d904:	2300      	movs	r3, #0
 800d906:	4604      	mov	r4, r0
 800d908:	4608      	mov	r0, r1
 800d90a:	602b      	str	r3, [r5, #0]
 800d90c:	f7f7 fb8e 	bl	800502c <_close>
 800d910:	1c43      	adds	r3, r0, #1
 800d912:	d102      	bne.n	800d91a <_close_r+0x1a>
 800d914:	682b      	ldr	r3, [r5, #0]
 800d916:	b103      	cbz	r3, 800d91a <_close_r+0x1a>
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	bd38      	pop	{r3, r4, r5, pc}
 800d91c:	20000f44 	.word	0x20000f44

0800d920 <_lseek_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4d07      	ldr	r5, [pc, #28]	@ (800d940 <_lseek_r+0x20>)
 800d924:	4604      	mov	r4, r0
 800d926:	4608      	mov	r0, r1
 800d928:	4611      	mov	r1, r2
 800d92a:	2200      	movs	r2, #0
 800d92c:	602a      	str	r2, [r5, #0]
 800d92e:	461a      	mov	r2, r3
 800d930:	f7f7 fba3 	bl	800507a <_lseek>
 800d934:	1c43      	adds	r3, r0, #1
 800d936:	d102      	bne.n	800d93e <_lseek_r+0x1e>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	b103      	cbz	r3, 800d93e <_lseek_r+0x1e>
 800d93c:	6023      	str	r3, [r4, #0]
 800d93e:	bd38      	pop	{r3, r4, r5, pc}
 800d940:	20000f44 	.word	0x20000f44

0800d944 <_read_r>:
 800d944:	b538      	push	{r3, r4, r5, lr}
 800d946:	4d07      	ldr	r5, [pc, #28]	@ (800d964 <_read_r+0x20>)
 800d948:	4604      	mov	r4, r0
 800d94a:	4608      	mov	r0, r1
 800d94c:	4611      	mov	r1, r2
 800d94e:	2200      	movs	r2, #0
 800d950:	602a      	str	r2, [r5, #0]
 800d952:	461a      	mov	r2, r3
 800d954:	f7f7 fb31 	bl	8004fba <_read>
 800d958:	1c43      	adds	r3, r0, #1
 800d95a:	d102      	bne.n	800d962 <_read_r+0x1e>
 800d95c:	682b      	ldr	r3, [r5, #0]
 800d95e:	b103      	cbz	r3, 800d962 <_read_r+0x1e>
 800d960:	6023      	str	r3, [r4, #0]
 800d962:	bd38      	pop	{r3, r4, r5, pc}
 800d964:	20000f44 	.word	0x20000f44

0800d968 <_write_r>:
 800d968:	b538      	push	{r3, r4, r5, lr}
 800d96a:	4d07      	ldr	r5, [pc, #28]	@ (800d988 <_write_r+0x20>)
 800d96c:	4604      	mov	r4, r0
 800d96e:	4608      	mov	r0, r1
 800d970:	4611      	mov	r1, r2
 800d972:	2200      	movs	r2, #0
 800d974:	602a      	str	r2, [r5, #0]
 800d976:	461a      	mov	r2, r3
 800d978:	f7f7 fb3c 	bl	8004ff4 <_write>
 800d97c:	1c43      	adds	r3, r0, #1
 800d97e:	d102      	bne.n	800d986 <_write_r+0x1e>
 800d980:	682b      	ldr	r3, [r5, #0]
 800d982:	b103      	cbz	r3, 800d986 <_write_r+0x1e>
 800d984:	6023      	str	r3, [r4, #0]
 800d986:	bd38      	pop	{r3, r4, r5, pc}
 800d988:	20000f44 	.word	0x20000f44

0800d98c <__errno>:
 800d98c:	4b01      	ldr	r3, [pc, #4]	@ (800d994 <__errno+0x8>)
 800d98e:	6818      	ldr	r0, [r3, #0]
 800d990:	4770      	bx	lr
 800d992:	bf00      	nop
 800d994:	200000c8 	.word	0x200000c8

0800d998 <__libc_init_array>:
 800d998:	b570      	push	{r4, r5, r6, lr}
 800d99a:	4d0d      	ldr	r5, [pc, #52]	@ (800d9d0 <__libc_init_array+0x38>)
 800d99c:	4c0d      	ldr	r4, [pc, #52]	@ (800d9d4 <__libc_init_array+0x3c>)
 800d99e:	1b64      	subs	r4, r4, r5
 800d9a0:	10a4      	asrs	r4, r4, #2
 800d9a2:	2600      	movs	r6, #0
 800d9a4:	42a6      	cmp	r6, r4
 800d9a6:	d109      	bne.n	800d9bc <__libc_init_array+0x24>
 800d9a8:	4d0b      	ldr	r5, [pc, #44]	@ (800d9d8 <__libc_init_array+0x40>)
 800d9aa:	4c0c      	ldr	r4, [pc, #48]	@ (800d9dc <__libc_init_array+0x44>)
 800d9ac:	f002 f906 	bl	800fbbc <_init>
 800d9b0:	1b64      	subs	r4, r4, r5
 800d9b2:	10a4      	asrs	r4, r4, #2
 800d9b4:	2600      	movs	r6, #0
 800d9b6:	42a6      	cmp	r6, r4
 800d9b8:	d105      	bne.n	800d9c6 <__libc_init_array+0x2e>
 800d9ba:	bd70      	pop	{r4, r5, r6, pc}
 800d9bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9c0:	4798      	blx	r3
 800d9c2:	3601      	adds	r6, #1
 800d9c4:	e7ee      	b.n	800d9a4 <__libc_init_array+0xc>
 800d9c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ca:	4798      	blx	r3
 800d9cc:	3601      	adds	r6, #1
 800d9ce:	e7f2      	b.n	800d9b6 <__libc_init_array+0x1e>
 800d9d0:	08012fac 	.word	0x08012fac
 800d9d4:	08012fac 	.word	0x08012fac
 800d9d8:	08012fac 	.word	0x08012fac
 800d9dc:	08012fb0 	.word	0x08012fb0

0800d9e0 <__retarget_lock_init_recursive>:
 800d9e0:	4770      	bx	lr

0800d9e2 <__retarget_lock_acquire_recursive>:
 800d9e2:	4770      	bx	lr

0800d9e4 <__retarget_lock_release_recursive>:
 800d9e4:	4770      	bx	lr

0800d9e6 <memcpy>:
 800d9e6:	440a      	add	r2, r1
 800d9e8:	4291      	cmp	r1, r2
 800d9ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800d9ee:	d100      	bne.n	800d9f2 <memcpy+0xc>
 800d9f0:	4770      	bx	lr
 800d9f2:	b510      	push	{r4, lr}
 800d9f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9fc:	4291      	cmp	r1, r2
 800d9fe:	d1f9      	bne.n	800d9f4 <memcpy+0xe>
 800da00:	bd10      	pop	{r4, pc}

0800da02 <quorem>:
 800da02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da06:	6903      	ldr	r3, [r0, #16]
 800da08:	690c      	ldr	r4, [r1, #16]
 800da0a:	42a3      	cmp	r3, r4
 800da0c:	4607      	mov	r7, r0
 800da0e:	db7e      	blt.n	800db0e <quorem+0x10c>
 800da10:	3c01      	subs	r4, #1
 800da12:	f101 0814 	add.w	r8, r1, #20
 800da16:	00a3      	lsls	r3, r4, #2
 800da18:	f100 0514 	add.w	r5, r0, #20
 800da1c:	9300      	str	r3, [sp, #0]
 800da1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da22:	9301      	str	r3, [sp, #4]
 800da24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da2c:	3301      	adds	r3, #1
 800da2e:	429a      	cmp	r2, r3
 800da30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da34:	fbb2 f6f3 	udiv	r6, r2, r3
 800da38:	d32e      	bcc.n	800da98 <quorem+0x96>
 800da3a:	f04f 0a00 	mov.w	sl, #0
 800da3e:	46c4      	mov	ip, r8
 800da40:	46ae      	mov	lr, r5
 800da42:	46d3      	mov	fp, sl
 800da44:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da48:	b298      	uxth	r0, r3
 800da4a:	fb06 a000 	mla	r0, r6, r0, sl
 800da4e:	0c02      	lsrs	r2, r0, #16
 800da50:	0c1b      	lsrs	r3, r3, #16
 800da52:	fb06 2303 	mla	r3, r6, r3, r2
 800da56:	f8de 2000 	ldr.w	r2, [lr]
 800da5a:	b280      	uxth	r0, r0
 800da5c:	b292      	uxth	r2, r2
 800da5e:	1a12      	subs	r2, r2, r0
 800da60:	445a      	add	r2, fp
 800da62:	f8de 0000 	ldr.w	r0, [lr]
 800da66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da6a:	b29b      	uxth	r3, r3
 800da6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800da70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800da74:	b292      	uxth	r2, r2
 800da76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800da7a:	45e1      	cmp	r9, ip
 800da7c:	f84e 2b04 	str.w	r2, [lr], #4
 800da80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800da84:	d2de      	bcs.n	800da44 <quorem+0x42>
 800da86:	9b00      	ldr	r3, [sp, #0]
 800da88:	58eb      	ldr	r3, [r5, r3]
 800da8a:	b92b      	cbnz	r3, 800da98 <quorem+0x96>
 800da8c:	9b01      	ldr	r3, [sp, #4]
 800da8e:	3b04      	subs	r3, #4
 800da90:	429d      	cmp	r5, r3
 800da92:	461a      	mov	r2, r3
 800da94:	d32f      	bcc.n	800daf6 <quorem+0xf4>
 800da96:	613c      	str	r4, [r7, #16]
 800da98:	4638      	mov	r0, r7
 800da9a:	f001 f97f 	bl	800ed9c <__mcmp>
 800da9e:	2800      	cmp	r0, #0
 800daa0:	db25      	blt.n	800daee <quorem+0xec>
 800daa2:	4629      	mov	r1, r5
 800daa4:	2000      	movs	r0, #0
 800daa6:	f858 2b04 	ldr.w	r2, [r8], #4
 800daaa:	f8d1 c000 	ldr.w	ip, [r1]
 800daae:	fa1f fe82 	uxth.w	lr, r2
 800dab2:	fa1f f38c 	uxth.w	r3, ip
 800dab6:	eba3 030e 	sub.w	r3, r3, lr
 800daba:	4403      	add	r3, r0
 800dabc:	0c12      	lsrs	r2, r2, #16
 800dabe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dac2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dac6:	b29b      	uxth	r3, r3
 800dac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dacc:	45c1      	cmp	r9, r8
 800dace:	f841 3b04 	str.w	r3, [r1], #4
 800dad2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dad6:	d2e6      	bcs.n	800daa6 <quorem+0xa4>
 800dad8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dadc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dae0:	b922      	cbnz	r2, 800daec <quorem+0xea>
 800dae2:	3b04      	subs	r3, #4
 800dae4:	429d      	cmp	r5, r3
 800dae6:	461a      	mov	r2, r3
 800dae8:	d30b      	bcc.n	800db02 <quorem+0x100>
 800daea:	613c      	str	r4, [r7, #16]
 800daec:	3601      	adds	r6, #1
 800daee:	4630      	mov	r0, r6
 800daf0:	b003      	add	sp, #12
 800daf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daf6:	6812      	ldr	r2, [r2, #0]
 800daf8:	3b04      	subs	r3, #4
 800dafa:	2a00      	cmp	r2, #0
 800dafc:	d1cb      	bne.n	800da96 <quorem+0x94>
 800dafe:	3c01      	subs	r4, #1
 800db00:	e7c6      	b.n	800da90 <quorem+0x8e>
 800db02:	6812      	ldr	r2, [r2, #0]
 800db04:	3b04      	subs	r3, #4
 800db06:	2a00      	cmp	r2, #0
 800db08:	d1ef      	bne.n	800daea <quorem+0xe8>
 800db0a:	3c01      	subs	r4, #1
 800db0c:	e7ea      	b.n	800dae4 <quorem+0xe2>
 800db0e:	2000      	movs	r0, #0
 800db10:	e7ee      	b.n	800daf0 <quorem+0xee>
 800db12:	0000      	movs	r0, r0
 800db14:	0000      	movs	r0, r0
	...

0800db18 <_dtoa_r>:
 800db18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db1c:	69c7      	ldr	r7, [r0, #28]
 800db1e:	b097      	sub	sp, #92	@ 0x5c
 800db20:	ed8d 0b04 	vstr	d0, [sp, #16]
 800db24:	ec55 4b10 	vmov	r4, r5, d0
 800db28:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800db2a:	9107      	str	r1, [sp, #28]
 800db2c:	4681      	mov	r9, r0
 800db2e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db30:	9311      	str	r3, [sp, #68]	@ 0x44
 800db32:	b97f      	cbnz	r7, 800db54 <_dtoa_r+0x3c>
 800db34:	2010      	movs	r0, #16
 800db36:	f000 fe09 	bl	800e74c <malloc>
 800db3a:	4602      	mov	r2, r0
 800db3c:	f8c9 001c 	str.w	r0, [r9, #28]
 800db40:	b920      	cbnz	r0, 800db4c <_dtoa_r+0x34>
 800db42:	4ba9      	ldr	r3, [pc, #676]	@ (800dde8 <_dtoa_r+0x2d0>)
 800db44:	21ef      	movs	r1, #239	@ 0xef
 800db46:	48a9      	ldr	r0, [pc, #676]	@ (800ddec <_dtoa_r+0x2d4>)
 800db48:	f001 fc5e 	bl	800f408 <__assert_func>
 800db4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800db50:	6007      	str	r7, [r0, #0]
 800db52:	60c7      	str	r7, [r0, #12]
 800db54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800db58:	6819      	ldr	r1, [r3, #0]
 800db5a:	b159      	cbz	r1, 800db74 <_dtoa_r+0x5c>
 800db5c:	685a      	ldr	r2, [r3, #4]
 800db5e:	604a      	str	r2, [r1, #4]
 800db60:	2301      	movs	r3, #1
 800db62:	4093      	lsls	r3, r2
 800db64:	608b      	str	r3, [r1, #8]
 800db66:	4648      	mov	r0, r9
 800db68:	f000 fee6 	bl	800e938 <_Bfree>
 800db6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800db70:	2200      	movs	r2, #0
 800db72:	601a      	str	r2, [r3, #0]
 800db74:	1e2b      	subs	r3, r5, #0
 800db76:	bfb9      	ittee	lt
 800db78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800db7c:	9305      	strlt	r3, [sp, #20]
 800db7e:	2300      	movge	r3, #0
 800db80:	6033      	strge	r3, [r6, #0]
 800db82:	9f05      	ldr	r7, [sp, #20]
 800db84:	4b9a      	ldr	r3, [pc, #616]	@ (800ddf0 <_dtoa_r+0x2d8>)
 800db86:	bfbc      	itt	lt
 800db88:	2201      	movlt	r2, #1
 800db8a:	6032      	strlt	r2, [r6, #0]
 800db8c:	43bb      	bics	r3, r7
 800db8e:	d112      	bne.n	800dbb6 <_dtoa_r+0x9e>
 800db90:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800db92:	f242 730f 	movw	r3, #9999	@ 0x270f
 800db96:	6013      	str	r3, [r2, #0]
 800db98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800db9c:	4323      	orrs	r3, r4
 800db9e:	f000 855a 	beq.w	800e656 <_dtoa_r+0xb3e>
 800dba2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dba4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800de04 <_dtoa_r+0x2ec>
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	f000 855c 	beq.w	800e666 <_dtoa_r+0xb4e>
 800dbae:	f10a 0303 	add.w	r3, sl, #3
 800dbb2:	f000 bd56 	b.w	800e662 <_dtoa_r+0xb4a>
 800dbb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	ec51 0b17 	vmov	r0, r1, d7
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dbc6:	f7f2 ff9f 	bl	8000b08 <__aeabi_dcmpeq>
 800dbca:	4680      	mov	r8, r0
 800dbcc:	b158      	cbz	r0, 800dbe6 <_dtoa_r+0xce>
 800dbce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	6013      	str	r3, [r2, #0]
 800dbd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbd6:	b113      	cbz	r3, 800dbde <_dtoa_r+0xc6>
 800dbd8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dbda:	4b86      	ldr	r3, [pc, #536]	@ (800ddf4 <_dtoa_r+0x2dc>)
 800dbdc:	6013      	str	r3, [r2, #0]
 800dbde:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800de08 <_dtoa_r+0x2f0>
 800dbe2:	f000 bd40 	b.w	800e666 <_dtoa_r+0xb4e>
 800dbe6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dbea:	aa14      	add	r2, sp, #80	@ 0x50
 800dbec:	a915      	add	r1, sp, #84	@ 0x54
 800dbee:	4648      	mov	r0, r9
 800dbf0:	f001 f984 	bl	800eefc <__d2b>
 800dbf4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dbf8:	9002      	str	r0, [sp, #8]
 800dbfa:	2e00      	cmp	r6, #0
 800dbfc:	d078      	beq.n	800dcf0 <_dtoa_r+0x1d8>
 800dbfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc00:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dc04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dc10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dc14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dc18:	4619      	mov	r1, r3
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	4b76      	ldr	r3, [pc, #472]	@ (800ddf8 <_dtoa_r+0x2e0>)
 800dc1e:	f7f2 fb53 	bl	80002c8 <__aeabi_dsub>
 800dc22:	a36b      	add	r3, pc, #428	@ (adr r3, 800ddd0 <_dtoa_r+0x2b8>)
 800dc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc28:	f7f2 fd06 	bl	8000638 <__aeabi_dmul>
 800dc2c:	a36a      	add	r3, pc, #424	@ (adr r3, 800ddd8 <_dtoa_r+0x2c0>)
 800dc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc32:	f7f2 fb4b 	bl	80002cc <__adddf3>
 800dc36:	4604      	mov	r4, r0
 800dc38:	4630      	mov	r0, r6
 800dc3a:	460d      	mov	r5, r1
 800dc3c:	f7f2 fc92 	bl	8000564 <__aeabi_i2d>
 800dc40:	a367      	add	r3, pc, #412	@ (adr r3, 800dde0 <_dtoa_r+0x2c8>)
 800dc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc46:	f7f2 fcf7 	bl	8000638 <__aeabi_dmul>
 800dc4a:	4602      	mov	r2, r0
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	4620      	mov	r0, r4
 800dc50:	4629      	mov	r1, r5
 800dc52:	f7f2 fb3b 	bl	80002cc <__adddf3>
 800dc56:	4604      	mov	r4, r0
 800dc58:	460d      	mov	r5, r1
 800dc5a:	f7f2 ff9d 	bl	8000b98 <__aeabi_d2iz>
 800dc5e:	2200      	movs	r2, #0
 800dc60:	4607      	mov	r7, r0
 800dc62:	2300      	movs	r3, #0
 800dc64:	4620      	mov	r0, r4
 800dc66:	4629      	mov	r1, r5
 800dc68:	f7f2 ff58 	bl	8000b1c <__aeabi_dcmplt>
 800dc6c:	b140      	cbz	r0, 800dc80 <_dtoa_r+0x168>
 800dc6e:	4638      	mov	r0, r7
 800dc70:	f7f2 fc78 	bl	8000564 <__aeabi_i2d>
 800dc74:	4622      	mov	r2, r4
 800dc76:	462b      	mov	r3, r5
 800dc78:	f7f2 ff46 	bl	8000b08 <__aeabi_dcmpeq>
 800dc7c:	b900      	cbnz	r0, 800dc80 <_dtoa_r+0x168>
 800dc7e:	3f01      	subs	r7, #1
 800dc80:	2f16      	cmp	r7, #22
 800dc82:	d852      	bhi.n	800dd2a <_dtoa_r+0x212>
 800dc84:	4b5d      	ldr	r3, [pc, #372]	@ (800ddfc <_dtoa_r+0x2e4>)
 800dc86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc92:	f7f2 ff43 	bl	8000b1c <__aeabi_dcmplt>
 800dc96:	2800      	cmp	r0, #0
 800dc98:	d049      	beq.n	800dd2e <_dtoa_r+0x216>
 800dc9a:	3f01      	subs	r7, #1
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	9310      	str	r3, [sp, #64]	@ 0x40
 800dca0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dca2:	1b9b      	subs	r3, r3, r6
 800dca4:	1e5a      	subs	r2, r3, #1
 800dca6:	bf45      	ittet	mi
 800dca8:	f1c3 0301 	rsbmi	r3, r3, #1
 800dcac:	9300      	strmi	r3, [sp, #0]
 800dcae:	2300      	movpl	r3, #0
 800dcb0:	2300      	movmi	r3, #0
 800dcb2:	9206      	str	r2, [sp, #24]
 800dcb4:	bf54      	ite	pl
 800dcb6:	9300      	strpl	r3, [sp, #0]
 800dcb8:	9306      	strmi	r3, [sp, #24]
 800dcba:	2f00      	cmp	r7, #0
 800dcbc:	db39      	blt.n	800dd32 <_dtoa_r+0x21a>
 800dcbe:	9b06      	ldr	r3, [sp, #24]
 800dcc0:	970d      	str	r7, [sp, #52]	@ 0x34
 800dcc2:	443b      	add	r3, r7
 800dcc4:	9306      	str	r3, [sp, #24]
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	9308      	str	r3, [sp, #32]
 800dcca:	9b07      	ldr	r3, [sp, #28]
 800dccc:	2b09      	cmp	r3, #9
 800dcce:	d863      	bhi.n	800dd98 <_dtoa_r+0x280>
 800dcd0:	2b05      	cmp	r3, #5
 800dcd2:	bfc4      	itt	gt
 800dcd4:	3b04      	subgt	r3, #4
 800dcd6:	9307      	strgt	r3, [sp, #28]
 800dcd8:	9b07      	ldr	r3, [sp, #28]
 800dcda:	f1a3 0302 	sub.w	r3, r3, #2
 800dcde:	bfcc      	ite	gt
 800dce0:	2400      	movgt	r4, #0
 800dce2:	2401      	movle	r4, #1
 800dce4:	2b03      	cmp	r3, #3
 800dce6:	d863      	bhi.n	800ddb0 <_dtoa_r+0x298>
 800dce8:	e8df f003 	tbb	[pc, r3]
 800dcec:	2b375452 	.word	0x2b375452
 800dcf0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dcf4:	441e      	add	r6, r3
 800dcf6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dcfa:	2b20      	cmp	r3, #32
 800dcfc:	bfc1      	itttt	gt
 800dcfe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dd02:	409f      	lslgt	r7, r3
 800dd04:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dd08:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dd0c:	bfd6      	itet	le
 800dd0e:	f1c3 0320 	rsble	r3, r3, #32
 800dd12:	ea47 0003 	orrgt.w	r0, r7, r3
 800dd16:	fa04 f003 	lslle.w	r0, r4, r3
 800dd1a:	f7f2 fc13 	bl	8000544 <__aeabi_ui2d>
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dd24:	3e01      	subs	r6, #1
 800dd26:	9212      	str	r2, [sp, #72]	@ 0x48
 800dd28:	e776      	b.n	800dc18 <_dtoa_r+0x100>
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	e7b7      	b.n	800dc9e <_dtoa_r+0x186>
 800dd2e:	9010      	str	r0, [sp, #64]	@ 0x40
 800dd30:	e7b6      	b.n	800dca0 <_dtoa_r+0x188>
 800dd32:	9b00      	ldr	r3, [sp, #0]
 800dd34:	1bdb      	subs	r3, r3, r7
 800dd36:	9300      	str	r3, [sp, #0]
 800dd38:	427b      	negs	r3, r7
 800dd3a:	9308      	str	r3, [sp, #32]
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	930d      	str	r3, [sp, #52]	@ 0x34
 800dd40:	e7c3      	b.n	800dcca <_dtoa_r+0x1b2>
 800dd42:	2301      	movs	r3, #1
 800dd44:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd48:	eb07 0b03 	add.w	fp, r7, r3
 800dd4c:	f10b 0301 	add.w	r3, fp, #1
 800dd50:	2b01      	cmp	r3, #1
 800dd52:	9303      	str	r3, [sp, #12]
 800dd54:	bfb8      	it	lt
 800dd56:	2301      	movlt	r3, #1
 800dd58:	e006      	b.n	800dd68 <_dtoa_r+0x250>
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	dd28      	ble.n	800ddb6 <_dtoa_r+0x29e>
 800dd64:	469b      	mov	fp, r3
 800dd66:	9303      	str	r3, [sp, #12]
 800dd68:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dd6c:	2100      	movs	r1, #0
 800dd6e:	2204      	movs	r2, #4
 800dd70:	f102 0514 	add.w	r5, r2, #20
 800dd74:	429d      	cmp	r5, r3
 800dd76:	d926      	bls.n	800ddc6 <_dtoa_r+0x2ae>
 800dd78:	6041      	str	r1, [r0, #4]
 800dd7a:	4648      	mov	r0, r9
 800dd7c:	f000 fd9c 	bl	800e8b8 <_Balloc>
 800dd80:	4682      	mov	sl, r0
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d142      	bne.n	800de0c <_dtoa_r+0x2f4>
 800dd86:	4b1e      	ldr	r3, [pc, #120]	@ (800de00 <_dtoa_r+0x2e8>)
 800dd88:	4602      	mov	r2, r0
 800dd8a:	f240 11af 	movw	r1, #431	@ 0x1af
 800dd8e:	e6da      	b.n	800db46 <_dtoa_r+0x2e>
 800dd90:	2300      	movs	r3, #0
 800dd92:	e7e3      	b.n	800dd5c <_dtoa_r+0x244>
 800dd94:	2300      	movs	r3, #0
 800dd96:	e7d5      	b.n	800dd44 <_dtoa_r+0x22c>
 800dd98:	2401      	movs	r4, #1
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	9307      	str	r3, [sp, #28]
 800dd9e:	9409      	str	r4, [sp, #36]	@ 0x24
 800dda0:	f04f 3bff 	mov.w	fp, #4294967295
 800dda4:	2200      	movs	r2, #0
 800dda6:	f8cd b00c 	str.w	fp, [sp, #12]
 800ddaa:	2312      	movs	r3, #18
 800ddac:	920c      	str	r2, [sp, #48]	@ 0x30
 800ddae:	e7db      	b.n	800dd68 <_dtoa_r+0x250>
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddb4:	e7f4      	b.n	800dda0 <_dtoa_r+0x288>
 800ddb6:	f04f 0b01 	mov.w	fp, #1
 800ddba:	f8cd b00c 	str.w	fp, [sp, #12]
 800ddbe:	465b      	mov	r3, fp
 800ddc0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ddc4:	e7d0      	b.n	800dd68 <_dtoa_r+0x250>
 800ddc6:	3101      	adds	r1, #1
 800ddc8:	0052      	lsls	r2, r2, #1
 800ddca:	e7d1      	b.n	800dd70 <_dtoa_r+0x258>
 800ddcc:	f3af 8000 	nop.w
 800ddd0:	636f4361 	.word	0x636f4361
 800ddd4:	3fd287a7 	.word	0x3fd287a7
 800ddd8:	8b60c8b3 	.word	0x8b60c8b3
 800dddc:	3fc68a28 	.word	0x3fc68a28
 800dde0:	509f79fb 	.word	0x509f79fb
 800dde4:	3fd34413 	.word	0x3fd34413
 800dde8:	08012c6d 	.word	0x08012c6d
 800ddec:	08012c84 	.word	0x08012c84
 800ddf0:	7ff00000 	.word	0x7ff00000
 800ddf4:	08012c3d 	.word	0x08012c3d
 800ddf8:	3ff80000 	.word	0x3ff80000
 800ddfc:	08012dd8 	.word	0x08012dd8
 800de00:	08012cdc 	.word	0x08012cdc
 800de04:	08012c69 	.word	0x08012c69
 800de08:	08012c3c 	.word	0x08012c3c
 800de0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800de10:	6018      	str	r0, [r3, #0]
 800de12:	9b03      	ldr	r3, [sp, #12]
 800de14:	2b0e      	cmp	r3, #14
 800de16:	f200 80a1 	bhi.w	800df5c <_dtoa_r+0x444>
 800de1a:	2c00      	cmp	r4, #0
 800de1c:	f000 809e 	beq.w	800df5c <_dtoa_r+0x444>
 800de20:	2f00      	cmp	r7, #0
 800de22:	dd33      	ble.n	800de8c <_dtoa_r+0x374>
 800de24:	4b9c      	ldr	r3, [pc, #624]	@ (800e098 <_dtoa_r+0x580>)
 800de26:	f007 020f 	and.w	r2, r7, #15
 800de2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de2e:	ed93 7b00 	vldr	d7, [r3]
 800de32:	05f8      	lsls	r0, r7, #23
 800de34:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800de38:	ea4f 1427 	mov.w	r4, r7, asr #4
 800de3c:	d516      	bpl.n	800de6c <_dtoa_r+0x354>
 800de3e:	4b97      	ldr	r3, [pc, #604]	@ (800e09c <_dtoa_r+0x584>)
 800de40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de48:	f7f2 fd20 	bl	800088c <__aeabi_ddiv>
 800de4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de50:	f004 040f 	and.w	r4, r4, #15
 800de54:	2603      	movs	r6, #3
 800de56:	4d91      	ldr	r5, [pc, #580]	@ (800e09c <_dtoa_r+0x584>)
 800de58:	b954      	cbnz	r4, 800de70 <_dtoa_r+0x358>
 800de5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de62:	f7f2 fd13 	bl	800088c <__aeabi_ddiv>
 800de66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de6a:	e028      	b.n	800debe <_dtoa_r+0x3a6>
 800de6c:	2602      	movs	r6, #2
 800de6e:	e7f2      	b.n	800de56 <_dtoa_r+0x33e>
 800de70:	07e1      	lsls	r1, r4, #31
 800de72:	d508      	bpl.n	800de86 <_dtoa_r+0x36e>
 800de74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800de78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de7c:	f7f2 fbdc 	bl	8000638 <__aeabi_dmul>
 800de80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de84:	3601      	adds	r6, #1
 800de86:	1064      	asrs	r4, r4, #1
 800de88:	3508      	adds	r5, #8
 800de8a:	e7e5      	b.n	800de58 <_dtoa_r+0x340>
 800de8c:	f000 80af 	beq.w	800dfee <_dtoa_r+0x4d6>
 800de90:	427c      	negs	r4, r7
 800de92:	4b81      	ldr	r3, [pc, #516]	@ (800e098 <_dtoa_r+0x580>)
 800de94:	4d81      	ldr	r5, [pc, #516]	@ (800e09c <_dtoa_r+0x584>)
 800de96:	f004 020f 	and.w	r2, r4, #15
 800de9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dea6:	f7f2 fbc7 	bl	8000638 <__aeabi_dmul>
 800deaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800deae:	1124      	asrs	r4, r4, #4
 800deb0:	2300      	movs	r3, #0
 800deb2:	2602      	movs	r6, #2
 800deb4:	2c00      	cmp	r4, #0
 800deb6:	f040 808f 	bne.w	800dfd8 <_dtoa_r+0x4c0>
 800deba:	2b00      	cmp	r3, #0
 800debc:	d1d3      	bne.n	800de66 <_dtoa_r+0x34e>
 800debe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dec0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	f000 8094 	beq.w	800dff2 <_dtoa_r+0x4da>
 800deca:	4b75      	ldr	r3, [pc, #468]	@ (800e0a0 <_dtoa_r+0x588>)
 800decc:	2200      	movs	r2, #0
 800dece:	4620      	mov	r0, r4
 800ded0:	4629      	mov	r1, r5
 800ded2:	f7f2 fe23 	bl	8000b1c <__aeabi_dcmplt>
 800ded6:	2800      	cmp	r0, #0
 800ded8:	f000 808b 	beq.w	800dff2 <_dtoa_r+0x4da>
 800dedc:	9b03      	ldr	r3, [sp, #12]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	f000 8087 	beq.w	800dff2 <_dtoa_r+0x4da>
 800dee4:	f1bb 0f00 	cmp.w	fp, #0
 800dee8:	dd34      	ble.n	800df54 <_dtoa_r+0x43c>
 800deea:	4620      	mov	r0, r4
 800deec:	4b6d      	ldr	r3, [pc, #436]	@ (800e0a4 <_dtoa_r+0x58c>)
 800deee:	2200      	movs	r2, #0
 800def0:	4629      	mov	r1, r5
 800def2:	f7f2 fba1 	bl	8000638 <__aeabi_dmul>
 800def6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800defa:	f107 38ff 	add.w	r8, r7, #4294967295
 800defe:	3601      	adds	r6, #1
 800df00:	465c      	mov	r4, fp
 800df02:	4630      	mov	r0, r6
 800df04:	f7f2 fb2e 	bl	8000564 <__aeabi_i2d>
 800df08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df0c:	f7f2 fb94 	bl	8000638 <__aeabi_dmul>
 800df10:	4b65      	ldr	r3, [pc, #404]	@ (800e0a8 <_dtoa_r+0x590>)
 800df12:	2200      	movs	r2, #0
 800df14:	f7f2 f9da 	bl	80002cc <__adddf3>
 800df18:	4605      	mov	r5, r0
 800df1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800df1e:	2c00      	cmp	r4, #0
 800df20:	d16a      	bne.n	800dff8 <_dtoa_r+0x4e0>
 800df22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df26:	4b61      	ldr	r3, [pc, #388]	@ (800e0ac <_dtoa_r+0x594>)
 800df28:	2200      	movs	r2, #0
 800df2a:	f7f2 f9cd 	bl	80002c8 <__aeabi_dsub>
 800df2e:	4602      	mov	r2, r0
 800df30:	460b      	mov	r3, r1
 800df32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df36:	462a      	mov	r2, r5
 800df38:	4633      	mov	r3, r6
 800df3a:	f7f2 fe0d 	bl	8000b58 <__aeabi_dcmpgt>
 800df3e:	2800      	cmp	r0, #0
 800df40:	f040 8298 	bne.w	800e474 <_dtoa_r+0x95c>
 800df44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df48:	462a      	mov	r2, r5
 800df4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800df4e:	f7f2 fde5 	bl	8000b1c <__aeabi_dcmplt>
 800df52:	bb38      	cbnz	r0, 800dfa4 <_dtoa_r+0x48c>
 800df54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800df58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800df5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800df5e:	2b00      	cmp	r3, #0
 800df60:	f2c0 8157 	blt.w	800e212 <_dtoa_r+0x6fa>
 800df64:	2f0e      	cmp	r7, #14
 800df66:	f300 8154 	bgt.w	800e212 <_dtoa_r+0x6fa>
 800df6a:	4b4b      	ldr	r3, [pc, #300]	@ (800e098 <_dtoa_r+0x580>)
 800df6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800df70:	ed93 7b00 	vldr	d7, [r3]
 800df74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df76:	2b00      	cmp	r3, #0
 800df78:	ed8d 7b00 	vstr	d7, [sp]
 800df7c:	f280 80e5 	bge.w	800e14a <_dtoa_r+0x632>
 800df80:	9b03      	ldr	r3, [sp, #12]
 800df82:	2b00      	cmp	r3, #0
 800df84:	f300 80e1 	bgt.w	800e14a <_dtoa_r+0x632>
 800df88:	d10c      	bne.n	800dfa4 <_dtoa_r+0x48c>
 800df8a:	4b48      	ldr	r3, [pc, #288]	@ (800e0ac <_dtoa_r+0x594>)
 800df8c:	2200      	movs	r2, #0
 800df8e:	ec51 0b17 	vmov	r0, r1, d7
 800df92:	f7f2 fb51 	bl	8000638 <__aeabi_dmul>
 800df96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df9a:	f7f2 fdd3 	bl	8000b44 <__aeabi_dcmpge>
 800df9e:	2800      	cmp	r0, #0
 800dfa0:	f000 8266 	beq.w	800e470 <_dtoa_r+0x958>
 800dfa4:	2400      	movs	r4, #0
 800dfa6:	4625      	mov	r5, r4
 800dfa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfaa:	4656      	mov	r6, sl
 800dfac:	ea6f 0803 	mvn.w	r8, r3
 800dfb0:	2700      	movs	r7, #0
 800dfb2:	4621      	mov	r1, r4
 800dfb4:	4648      	mov	r0, r9
 800dfb6:	f000 fcbf 	bl	800e938 <_Bfree>
 800dfba:	2d00      	cmp	r5, #0
 800dfbc:	f000 80bd 	beq.w	800e13a <_dtoa_r+0x622>
 800dfc0:	b12f      	cbz	r7, 800dfce <_dtoa_r+0x4b6>
 800dfc2:	42af      	cmp	r7, r5
 800dfc4:	d003      	beq.n	800dfce <_dtoa_r+0x4b6>
 800dfc6:	4639      	mov	r1, r7
 800dfc8:	4648      	mov	r0, r9
 800dfca:	f000 fcb5 	bl	800e938 <_Bfree>
 800dfce:	4629      	mov	r1, r5
 800dfd0:	4648      	mov	r0, r9
 800dfd2:	f000 fcb1 	bl	800e938 <_Bfree>
 800dfd6:	e0b0      	b.n	800e13a <_dtoa_r+0x622>
 800dfd8:	07e2      	lsls	r2, r4, #31
 800dfda:	d505      	bpl.n	800dfe8 <_dtoa_r+0x4d0>
 800dfdc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dfe0:	f7f2 fb2a 	bl	8000638 <__aeabi_dmul>
 800dfe4:	3601      	adds	r6, #1
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	1064      	asrs	r4, r4, #1
 800dfea:	3508      	adds	r5, #8
 800dfec:	e762      	b.n	800deb4 <_dtoa_r+0x39c>
 800dfee:	2602      	movs	r6, #2
 800dff0:	e765      	b.n	800debe <_dtoa_r+0x3a6>
 800dff2:	9c03      	ldr	r4, [sp, #12]
 800dff4:	46b8      	mov	r8, r7
 800dff6:	e784      	b.n	800df02 <_dtoa_r+0x3ea>
 800dff8:	4b27      	ldr	r3, [pc, #156]	@ (800e098 <_dtoa_r+0x580>)
 800dffa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dffc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e000:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e004:	4454      	add	r4, sl
 800e006:	2900      	cmp	r1, #0
 800e008:	d054      	beq.n	800e0b4 <_dtoa_r+0x59c>
 800e00a:	4929      	ldr	r1, [pc, #164]	@ (800e0b0 <_dtoa_r+0x598>)
 800e00c:	2000      	movs	r0, #0
 800e00e:	f7f2 fc3d 	bl	800088c <__aeabi_ddiv>
 800e012:	4633      	mov	r3, r6
 800e014:	462a      	mov	r2, r5
 800e016:	f7f2 f957 	bl	80002c8 <__aeabi_dsub>
 800e01a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e01e:	4656      	mov	r6, sl
 800e020:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e024:	f7f2 fdb8 	bl	8000b98 <__aeabi_d2iz>
 800e028:	4605      	mov	r5, r0
 800e02a:	f7f2 fa9b 	bl	8000564 <__aeabi_i2d>
 800e02e:	4602      	mov	r2, r0
 800e030:	460b      	mov	r3, r1
 800e032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e036:	f7f2 f947 	bl	80002c8 <__aeabi_dsub>
 800e03a:	3530      	adds	r5, #48	@ 0x30
 800e03c:	4602      	mov	r2, r0
 800e03e:	460b      	mov	r3, r1
 800e040:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e044:	f806 5b01 	strb.w	r5, [r6], #1
 800e048:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e04c:	f7f2 fd66 	bl	8000b1c <__aeabi_dcmplt>
 800e050:	2800      	cmp	r0, #0
 800e052:	d172      	bne.n	800e13a <_dtoa_r+0x622>
 800e054:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e058:	4911      	ldr	r1, [pc, #68]	@ (800e0a0 <_dtoa_r+0x588>)
 800e05a:	2000      	movs	r0, #0
 800e05c:	f7f2 f934 	bl	80002c8 <__aeabi_dsub>
 800e060:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e064:	f7f2 fd5a 	bl	8000b1c <__aeabi_dcmplt>
 800e068:	2800      	cmp	r0, #0
 800e06a:	f040 80b4 	bne.w	800e1d6 <_dtoa_r+0x6be>
 800e06e:	42a6      	cmp	r6, r4
 800e070:	f43f af70 	beq.w	800df54 <_dtoa_r+0x43c>
 800e074:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e078:	4b0a      	ldr	r3, [pc, #40]	@ (800e0a4 <_dtoa_r+0x58c>)
 800e07a:	2200      	movs	r2, #0
 800e07c:	f7f2 fadc 	bl	8000638 <__aeabi_dmul>
 800e080:	4b08      	ldr	r3, [pc, #32]	@ (800e0a4 <_dtoa_r+0x58c>)
 800e082:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e086:	2200      	movs	r2, #0
 800e088:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e08c:	f7f2 fad4 	bl	8000638 <__aeabi_dmul>
 800e090:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e094:	e7c4      	b.n	800e020 <_dtoa_r+0x508>
 800e096:	bf00      	nop
 800e098:	08012dd8 	.word	0x08012dd8
 800e09c:	08012db0 	.word	0x08012db0
 800e0a0:	3ff00000 	.word	0x3ff00000
 800e0a4:	40240000 	.word	0x40240000
 800e0a8:	401c0000 	.word	0x401c0000
 800e0ac:	40140000 	.word	0x40140000
 800e0b0:	3fe00000 	.word	0x3fe00000
 800e0b4:	4631      	mov	r1, r6
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	f7f2 fabe 	bl	8000638 <__aeabi_dmul>
 800e0bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e0c2:	4656      	mov	r6, sl
 800e0c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0c8:	f7f2 fd66 	bl	8000b98 <__aeabi_d2iz>
 800e0cc:	4605      	mov	r5, r0
 800e0ce:	f7f2 fa49 	bl	8000564 <__aeabi_i2d>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	460b      	mov	r3, r1
 800e0d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0da:	f7f2 f8f5 	bl	80002c8 <__aeabi_dsub>
 800e0de:	3530      	adds	r5, #48	@ 0x30
 800e0e0:	f806 5b01 	strb.w	r5, [r6], #1
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	460b      	mov	r3, r1
 800e0e8:	42a6      	cmp	r6, r4
 800e0ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e0ee:	f04f 0200 	mov.w	r2, #0
 800e0f2:	d124      	bne.n	800e13e <_dtoa_r+0x626>
 800e0f4:	4baf      	ldr	r3, [pc, #700]	@ (800e3b4 <_dtoa_r+0x89c>)
 800e0f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e0fa:	f7f2 f8e7 	bl	80002cc <__adddf3>
 800e0fe:	4602      	mov	r2, r0
 800e100:	460b      	mov	r3, r1
 800e102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e106:	f7f2 fd27 	bl	8000b58 <__aeabi_dcmpgt>
 800e10a:	2800      	cmp	r0, #0
 800e10c:	d163      	bne.n	800e1d6 <_dtoa_r+0x6be>
 800e10e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e112:	49a8      	ldr	r1, [pc, #672]	@ (800e3b4 <_dtoa_r+0x89c>)
 800e114:	2000      	movs	r0, #0
 800e116:	f7f2 f8d7 	bl	80002c8 <__aeabi_dsub>
 800e11a:	4602      	mov	r2, r0
 800e11c:	460b      	mov	r3, r1
 800e11e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e122:	f7f2 fcfb 	bl	8000b1c <__aeabi_dcmplt>
 800e126:	2800      	cmp	r0, #0
 800e128:	f43f af14 	beq.w	800df54 <_dtoa_r+0x43c>
 800e12c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e12e:	1e73      	subs	r3, r6, #1
 800e130:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e132:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e136:	2b30      	cmp	r3, #48	@ 0x30
 800e138:	d0f8      	beq.n	800e12c <_dtoa_r+0x614>
 800e13a:	4647      	mov	r7, r8
 800e13c:	e03b      	b.n	800e1b6 <_dtoa_r+0x69e>
 800e13e:	4b9e      	ldr	r3, [pc, #632]	@ (800e3b8 <_dtoa_r+0x8a0>)
 800e140:	f7f2 fa7a 	bl	8000638 <__aeabi_dmul>
 800e144:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e148:	e7bc      	b.n	800e0c4 <_dtoa_r+0x5ac>
 800e14a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e14e:	4656      	mov	r6, sl
 800e150:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e154:	4620      	mov	r0, r4
 800e156:	4629      	mov	r1, r5
 800e158:	f7f2 fb98 	bl	800088c <__aeabi_ddiv>
 800e15c:	f7f2 fd1c 	bl	8000b98 <__aeabi_d2iz>
 800e160:	4680      	mov	r8, r0
 800e162:	f7f2 f9ff 	bl	8000564 <__aeabi_i2d>
 800e166:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e16a:	f7f2 fa65 	bl	8000638 <__aeabi_dmul>
 800e16e:	4602      	mov	r2, r0
 800e170:	460b      	mov	r3, r1
 800e172:	4620      	mov	r0, r4
 800e174:	4629      	mov	r1, r5
 800e176:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e17a:	f7f2 f8a5 	bl	80002c8 <__aeabi_dsub>
 800e17e:	f806 4b01 	strb.w	r4, [r6], #1
 800e182:	9d03      	ldr	r5, [sp, #12]
 800e184:	eba6 040a 	sub.w	r4, r6, sl
 800e188:	42a5      	cmp	r5, r4
 800e18a:	4602      	mov	r2, r0
 800e18c:	460b      	mov	r3, r1
 800e18e:	d133      	bne.n	800e1f8 <_dtoa_r+0x6e0>
 800e190:	f7f2 f89c 	bl	80002cc <__adddf3>
 800e194:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e198:	4604      	mov	r4, r0
 800e19a:	460d      	mov	r5, r1
 800e19c:	f7f2 fcdc 	bl	8000b58 <__aeabi_dcmpgt>
 800e1a0:	b9c0      	cbnz	r0, 800e1d4 <_dtoa_r+0x6bc>
 800e1a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1a6:	4620      	mov	r0, r4
 800e1a8:	4629      	mov	r1, r5
 800e1aa:	f7f2 fcad 	bl	8000b08 <__aeabi_dcmpeq>
 800e1ae:	b110      	cbz	r0, 800e1b6 <_dtoa_r+0x69e>
 800e1b0:	f018 0f01 	tst.w	r8, #1
 800e1b4:	d10e      	bne.n	800e1d4 <_dtoa_r+0x6bc>
 800e1b6:	9902      	ldr	r1, [sp, #8]
 800e1b8:	4648      	mov	r0, r9
 800e1ba:	f000 fbbd 	bl	800e938 <_Bfree>
 800e1be:	2300      	movs	r3, #0
 800e1c0:	7033      	strb	r3, [r6, #0]
 800e1c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1c4:	3701      	adds	r7, #1
 800e1c6:	601f      	str	r7, [r3, #0]
 800e1c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 824b 	beq.w	800e666 <_dtoa_r+0xb4e>
 800e1d0:	601e      	str	r6, [r3, #0]
 800e1d2:	e248      	b.n	800e666 <_dtoa_r+0xb4e>
 800e1d4:	46b8      	mov	r8, r7
 800e1d6:	4633      	mov	r3, r6
 800e1d8:	461e      	mov	r6, r3
 800e1da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1de:	2a39      	cmp	r2, #57	@ 0x39
 800e1e0:	d106      	bne.n	800e1f0 <_dtoa_r+0x6d8>
 800e1e2:	459a      	cmp	sl, r3
 800e1e4:	d1f8      	bne.n	800e1d8 <_dtoa_r+0x6c0>
 800e1e6:	2230      	movs	r2, #48	@ 0x30
 800e1e8:	f108 0801 	add.w	r8, r8, #1
 800e1ec:	f88a 2000 	strb.w	r2, [sl]
 800e1f0:	781a      	ldrb	r2, [r3, #0]
 800e1f2:	3201      	adds	r2, #1
 800e1f4:	701a      	strb	r2, [r3, #0]
 800e1f6:	e7a0      	b.n	800e13a <_dtoa_r+0x622>
 800e1f8:	4b6f      	ldr	r3, [pc, #444]	@ (800e3b8 <_dtoa_r+0x8a0>)
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	f7f2 fa1c 	bl	8000638 <__aeabi_dmul>
 800e200:	2200      	movs	r2, #0
 800e202:	2300      	movs	r3, #0
 800e204:	4604      	mov	r4, r0
 800e206:	460d      	mov	r5, r1
 800e208:	f7f2 fc7e 	bl	8000b08 <__aeabi_dcmpeq>
 800e20c:	2800      	cmp	r0, #0
 800e20e:	d09f      	beq.n	800e150 <_dtoa_r+0x638>
 800e210:	e7d1      	b.n	800e1b6 <_dtoa_r+0x69e>
 800e212:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e214:	2a00      	cmp	r2, #0
 800e216:	f000 80ea 	beq.w	800e3ee <_dtoa_r+0x8d6>
 800e21a:	9a07      	ldr	r2, [sp, #28]
 800e21c:	2a01      	cmp	r2, #1
 800e21e:	f300 80cd 	bgt.w	800e3bc <_dtoa_r+0x8a4>
 800e222:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e224:	2a00      	cmp	r2, #0
 800e226:	f000 80c1 	beq.w	800e3ac <_dtoa_r+0x894>
 800e22a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e22e:	9c08      	ldr	r4, [sp, #32]
 800e230:	9e00      	ldr	r6, [sp, #0]
 800e232:	9a00      	ldr	r2, [sp, #0]
 800e234:	441a      	add	r2, r3
 800e236:	9200      	str	r2, [sp, #0]
 800e238:	9a06      	ldr	r2, [sp, #24]
 800e23a:	2101      	movs	r1, #1
 800e23c:	441a      	add	r2, r3
 800e23e:	4648      	mov	r0, r9
 800e240:	9206      	str	r2, [sp, #24]
 800e242:	f000 fc2d 	bl	800eaa0 <__i2b>
 800e246:	4605      	mov	r5, r0
 800e248:	b166      	cbz	r6, 800e264 <_dtoa_r+0x74c>
 800e24a:	9b06      	ldr	r3, [sp, #24]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	dd09      	ble.n	800e264 <_dtoa_r+0x74c>
 800e250:	42b3      	cmp	r3, r6
 800e252:	9a00      	ldr	r2, [sp, #0]
 800e254:	bfa8      	it	ge
 800e256:	4633      	movge	r3, r6
 800e258:	1ad2      	subs	r2, r2, r3
 800e25a:	9200      	str	r2, [sp, #0]
 800e25c:	9a06      	ldr	r2, [sp, #24]
 800e25e:	1af6      	subs	r6, r6, r3
 800e260:	1ad3      	subs	r3, r2, r3
 800e262:	9306      	str	r3, [sp, #24]
 800e264:	9b08      	ldr	r3, [sp, #32]
 800e266:	b30b      	cbz	r3, 800e2ac <_dtoa_r+0x794>
 800e268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	f000 80c6 	beq.w	800e3fc <_dtoa_r+0x8e4>
 800e270:	2c00      	cmp	r4, #0
 800e272:	f000 80c0 	beq.w	800e3f6 <_dtoa_r+0x8de>
 800e276:	4629      	mov	r1, r5
 800e278:	4622      	mov	r2, r4
 800e27a:	4648      	mov	r0, r9
 800e27c:	f000 fcc8 	bl	800ec10 <__pow5mult>
 800e280:	9a02      	ldr	r2, [sp, #8]
 800e282:	4601      	mov	r1, r0
 800e284:	4605      	mov	r5, r0
 800e286:	4648      	mov	r0, r9
 800e288:	f000 fc20 	bl	800eacc <__multiply>
 800e28c:	9902      	ldr	r1, [sp, #8]
 800e28e:	4680      	mov	r8, r0
 800e290:	4648      	mov	r0, r9
 800e292:	f000 fb51 	bl	800e938 <_Bfree>
 800e296:	9b08      	ldr	r3, [sp, #32]
 800e298:	1b1b      	subs	r3, r3, r4
 800e29a:	9308      	str	r3, [sp, #32]
 800e29c:	f000 80b1 	beq.w	800e402 <_dtoa_r+0x8ea>
 800e2a0:	9a08      	ldr	r2, [sp, #32]
 800e2a2:	4641      	mov	r1, r8
 800e2a4:	4648      	mov	r0, r9
 800e2a6:	f000 fcb3 	bl	800ec10 <__pow5mult>
 800e2aa:	9002      	str	r0, [sp, #8]
 800e2ac:	2101      	movs	r1, #1
 800e2ae:	4648      	mov	r0, r9
 800e2b0:	f000 fbf6 	bl	800eaa0 <__i2b>
 800e2b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e2b6:	4604      	mov	r4, r0
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	f000 81d8 	beq.w	800e66e <_dtoa_r+0xb56>
 800e2be:	461a      	mov	r2, r3
 800e2c0:	4601      	mov	r1, r0
 800e2c2:	4648      	mov	r0, r9
 800e2c4:	f000 fca4 	bl	800ec10 <__pow5mult>
 800e2c8:	9b07      	ldr	r3, [sp, #28]
 800e2ca:	2b01      	cmp	r3, #1
 800e2cc:	4604      	mov	r4, r0
 800e2ce:	f300 809f 	bgt.w	800e410 <_dtoa_r+0x8f8>
 800e2d2:	9b04      	ldr	r3, [sp, #16]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	f040 8097 	bne.w	800e408 <_dtoa_r+0x8f0>
 800e2da:	9b05      	ldr	r3, [sp, #20]
 800e2dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	f040 8093 	bne.w	800e40c <_dtoa_r+0x8f4>
 800e2e6:	9b05      	ldr	r3, [sp, #20]
 800e2e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e2ec:	0d1b      	lsrs	r3, r3, #20
 800e2ee:	051b      	lsls	r3, r3, #20
 800e2f0:	b133      	cbz	r3, 800e300 <_dtoa_r+0x7e8>
 800e2f2:	9b00      	ldr	r3, [sp, #0]
 800e2f4:	3301      	adds	r3, #1
 800e2f6:	9300      	str	r3, [sp, #0]
 800e2f8:	9b06      	ldr	r3, [sp, #24]
 800e2fa:	3301      	adds	r3, #1
 800e2fc:	9306      	str	r3, [sp, #24]
 800e2fe:	2301      	movs	r3, #1
 800e300:	9308      	str	r3, [sp, #32]
 800e302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e304:	2b00      	cmp	r3, #0
 800e306:	f000 81b8 	beq.w	800e67a <_dtoa_r+0xb62>
 800e30a:	6923      	ldr	r3, [r4, #16]
 800e30c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e310:	6918      	ldr	r0, [r3, #16]
 800e312:	f000 fb79 	bl	800ea08 <__hi0bits>
 800e316:	f1c0 0020 	rsb	r0, r0, #32
 800e31a:	9b06      	ldr	r3, [sp, #24]
 800e31c:	4418      	add	r0, r3
 800e31e:	f010 001f 	ands.w	r0, r0, #31
 800e322:	f000 8082 	beq.w	800e42a <_dtoa_r+0x912>
 800e326:	f1c0 0320 	rsb	r3, r0, #32
 800e32a:	2b04      	cmp	r3, #4
 800e32c:	dd73      	ble.n	800e416 <_dtoa_r+0x8fe>
 800e32e:	9b00      	ldr	r3, [sp, #0]
 800e330:	f1c0 001c 	rsb	r0, r0, #28
 800e334:	4403      	add	r3, r0
 800e336:	9300      	str	r3, [sp, #0]
 800e338:	9b06      	ldr	r3, [sp, #24]
 800e33a:	4403      	add	r3, r0
 800e33c:	4406      	add	r6, r0
 800e33e:	9306      	str	r3, [sp, #24]
 800e340:	9b00      	ldr	r3, [sp, #0]
 800e342:	2b00      	cmp	r3, #0
 800e344:	dd05      	ble.n	800e352 <_dtoa_r+0x83a>
 800e346:	9902      	ldr	r1, [sp, #8]
 800e348:	461a      	mov	r2, r3
 800e34a:	4648      	mov	r0, r9
 800e34c:	f000 fcba 	bl	800ecc4 <__lshift>
 800e350:	9002      	str	r0, [sp, #8]
 800e352:	9b06      	ldr	r3, [sp, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	dd05      	ble.n	800e364 <_dtoa_r+0x84c>
 800e358:	4621      	mov	r1, r4
 800e35a:	461a      	mov	r2, r3
 800e35c:	4648      	mov	r0, r9
 800e35e:	f000 fcb1 	bl	800ecc4 <__lshift>
 800e362:	4604      	mov	r4, r0
 800e364:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e366:	2b00      	cmp	r3, #0
 800e368:	d061      	beq.n	800e42e <_dtoa_r+0x916>
 800e36a:	9802      	ldr	r0, [sp, #8]
 800e36c:	4621      	mov	r1, r4
 800e36e:	f000 fd15 	bl	800ed9c <__mcmp>
 800e372:	2800      	cmp	r0, #0
 800e374:	da5b      	bge.n	800e42e <_dtoa_r+0x916>
 800e376:	2300      	movs	r3, #0
 800e378:	9902      	ldr	r1, [sp, #8]
 800e37a:	220a      	movs	r2, #10
 800e37c:	4648      	mov	r0, r9
 800e37e:	f000 fafd 	bl	800e97c <__multadd>
 800e382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e384:	9002      	str	r0, [sp, #8]
 800e386:	f107 38ff 	add.w	r8, r7, #4294967295
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	f000 8177 	beq.w	800e67e <_dtoa_r+0xb66>
 800e390:	4629      	mov	r1, r5
 800e392:	2300      	movs	r3, #0
 800e394:	220a      	movs	r2, #10
 800e396:	4648      	mov	r0, r9
 800e398:	f000 faf0 	bl	800e97c <__multadd>
 800e39c:	f1bb 0f00 	cmp.w	fp, #0
 800e3a0:	4605      	mov	r5, r0
 800e3a2:	dc6f      	bgt.n	800e484 <_dtoa_r+0x96c>
 800e3a4:	9b07      	ldr	r3, [sp, #28]
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	dc49      	bgt.n	800e43e <_dtoa_r+0x926>
 800e3aa:	e06b      	b.n	800e484 <_dtoa_r+0x96c>
 800e3ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e3ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e3b2:	e73c      	b.n	800e22e <_dtoa_r+0x716>
 800e3b4:	3fe00000 	.word	0x3fe00000
 800e3b8:	40240000 	.word	0x40240000
 800e3bc:	9b03      	ldr	r3, [sp, #12]
 800e3be:	1e5c      	subs	r4, r3, #1
 800e3c0:	9b08      	ldr	r3, [sp, #32]
 800e3c2:	42a3      	cmp	r3, r4
 800e3c4:	db09      	blt.n	800e3da <_dtoa_r+0x8c2>
 800e3c6:	1b1c      	subs	r4, r3, r4
 800e3c8:	9b03      	ldr	r3, [sp, #12]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	f6bf af30 	bge.w	800e230 <_dtoa_r+0x718>
 800e3d0:	9b00      	ldr	r3, [sp, #0]
 800e3d2:	9a03      	ldr	r2, [sp, #12]
 800e3d4:	1a9e      	subs	r6, r3, r2
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	e72b      	b.n	800e232 <_dtoa_r+0x71a>
 800e3da:	9b08      	ldr	r3, [sp, #32]
 800e3dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3de:	9408      	str	r4, [sp, #32]
 800e3e0:	1ae3      	subs	r3, r4, r3
 800e3e2:	441a      	add	r2, r3
 800e3e4:	9e00      	ldr	r6, [sp, #0]
 800e3e6:	9b03      	ldr	r3, [sp, #12]
 800e3e8:	920d      	str	r2, [sp, #52]	@ 0x34
 800e3ea:	2400      	movs	r4, #0
 800e3ec:	e721      	b.n	800e232 <_dtoa_r+0x71a>
 800e3ee:	9c08      	ldr	r4, [sp, #32]
 800e3f0:	9e00      	ldr	r6, [sp, #0]
 800e3f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e3f4:	e728      	b.n	800e248 <_dtoa_r+0x730>
 800e3f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e3fa:	e751      	b.n	800e2a0 <_dtoa_r+0x788>
 800e3fc:	9a08      	ldr	r2, [sp, #32]
 800e3fe:	9902      	ldr	r1, [sp, #8]
 800e400:	e750      	b.n	800e2a4 <_dtoa_r+0x78c>
 800e402:	f8cd 8008 	str.w	r8, [sp, #8]
 800e406:	e751      	b.n	800e2ac <_dtoa_r+0x794>
 800e408:	2300      	movs	r3, #0
 800e40a:	e779      	b.n	800e300 <_dtoa_r+0x7e8>
 800e40c:	9b04      	ldr	r3, [sp, #16]
 800e40e:	e777      	b.n	800e300 <_dtoa_r+0x7e8>
 800e410:	2300      	movs	r3, #0
 800e412:	9308      	str	r3, [sp, #32]
 800e414:	e779      	b.n	800e30a <_dtoa_r+0x7f2>
 800e416:	d093      	beq.n	800e340 <_dtoa_r+0x828>
 800e418:	9a00      	ldr	r2, [sp, #0]
 800e41a:	331c      	adds	r3, #28
 800e41c:	441a      	add	r2, r3
 800e41e:	9200      	str	r2, [sp, #0]
 800e420:	9a06      	ldr	r2, [sp, #24]
 800e422:	441a      	add	r2, r3
 800e424:	441e      	add	r6, r3
 800e426:	9206      	str	r2, [sp, #24]
 800e428:	e78a      	b.n	800e340 <_dtoa_r+0x828>
 800e42a:	4603      	mov	r3, r0
 800e42c:	e7f4      	b.n	800e418 <_dtoa_r+0x900>
 800e42e:	9b03      	ldr	r3, [sp, #12]
 800e430:	2b00      	cmp	r3, #0
 800e432:	46b8      	mov	r8, r7
 800e434:	dc20      	bgt.n	800e478 <_dtoa_r+0x960>
 800e436:	469b      	mov	fp, r3
 800e438:	9b07      	ldr	r3, [sp, #28]
 800e43a:	2b02      	cmp	r3, #2
 800e43c:	dd1e      	ble.n	800e47c <_dtoa_r+0x964>
 800e43e:	f1bb 0f00 	cmp.w	fp, #0
 800e442:	f47f adb1 	bne.w	800dfa8 <_dtoa_r+0x490>
 800e446:	4621      	mov	r1, r4
 800e448:	465b      	mov	r3, fp
 800e44a:	2205      	movs	r2, #5
 800e44c:	4648      	mov	r0, r9
 800e44e:	f000 fa95 	bl	800e97c <__multadd>
 800e452:	4601      	mov	r1, r0
 800e454:	4604      	mov	r4, r0
 800e456:	9802      	ldr	r0, [sp, #8]
 800e458:	f000 fca0 	bl	800ed9c <__mcmp>
 800e45c:	2800      	cmp	r0, #0
 800e45e:	f77f ada3 	ble.w	800dfa8 <_dtoa_r+0x490>
 800e462:	4656      	mov	r6, sl
 800e464:	2331      	movs	r3, #49	@ 0x31
 800e466:	f806 3b01 	strb.w	r3, [r6], #1
 800e46a:	f108 0801 	add.w	r8, r8, #1
 800e46e:	e59f      	b.n	800dfb0 <_dtoa_r+0x498>
 800e470:	9c03      	ldr	r4, [sp, #12]
 800e472:	46b8      	mov	r8, r7
 800e474:	4625      	mov	r5, r4
 800e476:	e7f4      	b.n	800e462 <_dtoa_r+0x94a>
 800e478:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e47c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e47e:	2b00      	cmp	r3, #0
 800e480:	f000 8101 	beq.w	800e686 <_dtoa_r+0xb6e>
 800e484:	2e00      	cmp	r6, #0
 800e486:	dd05      	ble.n	800e494 <_dtoa_r+0x97c>
 800e488:	4629      	mov	r1, r5
 800e48a:	4632      	mov	r2, r6
 800e48c:	4648      	mov	r0, r9
 800e48e:	f000 fc19 	bl	800ecc4 <__lshift>
 800e492:	4605      	mov	r5, r0
 800e494:	9b08      	ldr	r3, [sp, #32]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d05c      	beq.n	800e554 <_dtoa_r+0xa3c>
 800e49a:	6869      	ldr	r1, [r5, #4]
 800e49c:	4648      	mov	r0, r9
 800e49e:	f000 fa0b 	bl	800e8b8 <_Balloc>
 800e4a2:	4606      	mov	r6, r0
 800e4a4:	b928      	cbnz	r0, 800e4b2 <_dtoa_r+0x99a>
 800e4a6:	4b82      	ldr	r3, [pc, #520]	@ (800e6b0 <_dtoa_r+0xb98>)
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e4ae:	f7ff bb4a 	b.w	800db46 <_dtoa_r+0x2e>
 800e4b2:	692a      	ldr	r2, [r5, #16]
 800e4b4:	3202      	adds	r2, #2
 800e4b6:	0092      	lsls	r2, r2, #2
 800e4b8:	f105 010c 	add.w	r1, r5, #12
 800e4bc:	300c      	adds	r0, #12
 800e4be:	f7ff fa92 	bl	800d9e6 <memcpy>
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	4631      	mov	r1, r6
 800e4c6:	4648      	mov	r0, r9
 800e4c8:	f000 fbfc 	bl	800ecc4 <__lshift>
 800e4cc:	f10a 0301 	add.w	r3, sl, #1
 800e4d0:	9300      	str	r3, [sp, #0]
 800e4d2:	eb0a 030b 	add.w	r3, sl, fp
 800e4d6:	9308      	str	r3, [sp, #32]
 800e4d8:	9b04      	ldr	r3, [sp, #16]
 800e4da:	f003 0301 	and.w	r3, r3, #1
 800e4de:	462f      	mov	r7, r5
 800e4e0:	9306      	str	r3, [sp, #24]
 800e4e2:	4605      	mov	r5, r0
 800e4e4:	9b00      	ldr	r3, [sp, #0]
 800e4e6:	9802      	ldr	r0, [sp, #8]
 800e4e8:	4621      	mov	r1, r4
 800e4ea:	f103 3bff 	add.w	fp, r3, #4294967295
 800e4ee:	f7ff fa88 	bl	800da02 <quorem>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	3330      	adds	r3, #48	@ 0x30
 800e4f6:	9003      	str	r0, [sp, #12]
 800e4f8:	4639      	mov	r1, r7
 800e4fa:	9802      	ldr	r0, [sp, #8]
 800e4fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4fe:	f000 fc4d 	bl	800ed9c <__mcmp>
 800e502:	462a      	mov	r2, r5
 800e504:	9004      	str	r0, [sp, #16]
 800e506:	4621      	mov	r1, r4
 800e508:	4648      	mov	r0, r9
 800e50a:	f000 fc63 	bl	800edd4 <__mdiff>
 800e50e:	68c2      	ldr	r2, [r0, #12]
 800e510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e512:	4606      	mov	r6, r0
 800e514:	bb02      	cbnz	r2, 800e558 <_dtoa_r+0xa40>
 800e516:	4601      	mov	r1, r0
 800e518:	9802      	ldr	r0, [sp, #8]
 800e51a:	f000 fc3f 	bl	800ed9c <__mcmp>
 800e51e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e520:	4602      	mov	r2, r0
 800e522:	4631      	mov	r1, r6
 800e524:	4648      	mov	r0, r9
 800e526:	920c      	str	r2, [sp, #48]	@ 0x30
 800e528:	9309      	str	r3, [sp, #36]	@ 0x24
 800e52a:	f000 fa05 	bl	800e938 <_Bfree>
 800e52e:	9b07      	ldr	r3, [sp, #28]
 800e530:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e532:	9e00      	ldr	r6, [sp, #0]
 800e534:	ea42 0103 	orr.w	r1, r2, r3
 800e538:	9b06      	ldr	r3, [sp, #24]
 800e53a:	4319      	orrs	r1, r3
 800e53c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e53e:	d10d      	bne.n	800e55c <_dtoa_r+0xa44>
 800e540:	2b39      	cmp	r3, #57	@ 0x39
 800e542:	d027      	beq.n	800e594 <_dtoa_r+0xa7c>
 800e544:	9a04      	ldr	r2, [sp, #16]
 800e546:	2a00      	cmp	r2, #0
 800e548:	dd01      	ble.n	800e54e <_dtoa_r+0xa36>
 800e54a:	9b03      	ldr	r3, [sp, #12]
 800e54c:	3331      	adds	r3, #49	@ 0x31
 800e54e:	f88b 3000 	strb.w	r3, [fp]
 800e552:	e52e      	b.n	800dfb2 <_dtoa_r+0x49a>
 800e554:	4628      	mov	r0, r5
 800e556:	e7b9      	b.n	800e4cc <_dtoa_r+0x9b4>
 800e558:	2201      	movs	r2, #1
 800e55a:	e7e2      	b.n	800e522 <_dtoa_r+0xa0a>
 800e55c:	9904      	ldr	r1, [sp, #16]
 800e55e:	2900      	cmp	r1, #0
 800e560:	db04      	blt.n	800e56c <_dtoa_r+0xa54>
 800e562:	9807      	ldr	r0, [sp, #28]
 800e564:	4301      	orrs	r1, r0
 800e566:	9806      	ldr	r0, [sp, #24]
 800e568:	4301      	orrs	r1, r0
 800e56a:	d120      	bne.n	800e5ae <_dtoa_r+0xa96>
 800e56c:	2a00      	cmp	r2, #0
 800e56e:	ddee      	ble.n	800e54e <_dtoa_r+0xa36>
 800e570:	9902      	ldr	r1, [sp, #8]
 800e572:	9300      	str	r3, [sp, #0]
 800e574:	2201      	movs	r2, #1
 800e576:	4648      	mov	r0, r9
 800e578:	f000 fba4 	bl	800ecc4 <__lshift>
 800e57c:	4621      	mov	r1, r4
 800e57e:	9002      	str	r0, [sp, #8]
 800e580:	f000 fc0c 	bl	800ed9c <__mcmp>
 800e584:	2800      	cmp	r0, #0
 800e586:	9b00      	ldr	r3, [sp, #0]
 800e588:	dc02      	bgt.n	800e590 <_dtoa_r+0xa78>
 800e58a:	d1e0      	bne.n	800e54e <_dtoa_r+0xa36>
 800e58c:	07da      	lsls	r2, r3, #31
 800e58e:	d5de      	bpl.n	800e54e <_dtoa_r+0xa36>
 800e590:	2b39      	cmp	r3, #57	@ 0x39
 800e592:	d1da      	bne.n	800e54a <_dtoa_r+0xa32>
 800e594:	2339      	movs	r3, #57	@ 0x39
 800e596:	f88b 3000 	strb.w	r3, [fp]
 800e59a:	4633      	mov	r3, r6
 800e59c:	461e      	mov	r6, r3
 800e59e:	3b01      	subs	r3, #1
 800e5a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e5a4:	2a39      	cmp	r2, #57	@ 0x39
 800e5a6:	d04e      	beq.n	800e646 <_dtoa_r+0xb2e>
 800e5a8:	3201      	adds	r2, #1
 800e5aa:	701a      	strb	r2, [r3, #0]
 800e5ac:	e501      	b.n	800dfb2 <_dtoa_r+0x49a>
 800e5ae:	2a00      	cmp	r2, #0
 800e5b0:	dd03      	ble.n	800e5ba <_dtoa_r+0xaa2>
 800e5b2:	2b39      	cmp	r3, #57	@ 0x39
 800e5b4:	d0ee      	beq.n	800e594 <_dtoa_r+0xa7c>
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	e7c9      	b.n	800e54e <_dtoa_r+0xa36>
 800e5ba:	9a00      	ldr	r2, [sp, #0]
 800e5bc:	9908      	ldr	r1, [sp, #32]
 800e5be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e5c2:	428a      	cmp	r2, r1
 800e5c4:	d028      	beq.n	800e618 <_dtoa_r+0xb00>
 800e5c6:	9902      	ldr	r1, [sp, #8]
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	220a      	movs	r2, #10
 800e5cc:	4648      	mov	r0, r9
 800e5ce:	f000 f9d5 	bl	800e97c <__multadd>
 800e5d2:	42af      	cmp	r7, r5
 800e5d4:	9002      	str	r0, [sp, #8]
 800e5d6:	f04f 0300 	mov.w	r3, #0
 800e5da:	f04f 020a 	mov.w	r2, #10
 800e5de:	4639      	mov	r1, r7
 800e5e0:	4648      	mov	r0, r9
 800e5e2:	d107      	bne.n	800e5f4 <_dtoa_r+0xadc>
 800e5e4:	f000 f9ca 	bl	800e97c <__multadd>
 800e5e8:	4607      	mov	r7, r0
 800e5ea:	4605      	mov	r5, r0
 800e5ec:	9b00      	ldr	r3, [sp, #0]
 800e5ee:	3301      	adds	r3, #1
 800e5f0:	9300      	str	r3, [sp, #0]
 800e5f2:	e777      	b.n	800e4e4 <_dtoa_r+0x9cc>
 800e5f4:	f000 f9c2 	bl	800e97c <__multadd>
 800e5f8:	4629      	mov	r1, r5
 800e5fa:	4607      	mov	r7, r0
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	220a      	movs	r2, #10
 800e600:	4648      	mov	r0, r9
 800e602:	f000 f9bb 	bl	800e97c <__multadd>
 800e606:	4605      	mov	r5, r0
 800e608:	e7f0      	b.n	800e5ec <_dtoa_r+0xad4>
 800e60a:	f1bb 0f00 	cmp.w	fp, #0
 800e60e:	bfcc      	ite	gt
 800e610:	465e      	movgt	r6, fp
 800e612:	2601      	movle	r6, #1
 800e614:	4456      	add	r6, sl
 800e616:	2700      	movs	r7, #0
 800e618:	9902      	ldr	r1, [sp, #8]
 800e61a:	9300      	str	r3, [sp, #0]
 800e61c:	2201      	movs	r2, #1
 800e61e:	4648      	mov	r0, r9
 800e620:	f000 fb50 	bl	800ecc4 <__lshift>
 800e624:	4621      	mov	r1, r4
 800e626:	9002      	str	r0, [sp, #8]
 800e628:	f000 fbb8 	bl	800ed9c <__mcmp>
 800e62c:	2800      	cmp	r0, #0
 800e62e:	dcb4      	bgt.n	800e59a <_dtoa_r+0xa82>
 800e630:	d102      	bne.n	800e638 <_dtoa_r+0xb20>
 800e632:	9b00      	ldr	r3, [sp, #0]
 800e634:	07db      	lsls	r3, r3, #31
 800e636:	d4b0      	bmi.n	800e59a <_dtoa_r+0xa82>
 800e638:	4633      	mov	r3, r6
 800e63a:	461e      	mov	r6, r3
 800e63c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e640:	2a30      	cmp	r2, #48	@ 0x30
 800e642:	d0fa      	beq.n	800e63a <_dtoa_r+0xb22>
 800e644:	e4b5      	b.n	800dfb2 <_dtoa_r+0x49a>
 800e646:	459a      	cmp	sl, r3
 800e648:	d1a8      	bne.n	800e59c <_dtoa_r+0xa84>
 800e64a:	2331      	movs	r3, #49	@ 0x31
 800e64c:	f108 0801 	add.w	r8, r8, #1
 800e650:	f88a 3000 	strb.w	r3, [sl]
 800e654:	e4ad      	b.n	800dfb2 <_dtoa_r+0x49a>
 800e656:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e658:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e6b4 <_dtoa_r+0xb9c>
 800e65c:	b11b      	cbz	r3, 800e666 <_dtoa_r+0xb4e>
 800e65e:	f10a 0308 	add.w	r3, sl, #8
 800e662:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e664:	6013      	str	r3, [r2, #0]
 800e666:	4650      	mov	r0, sl
 800e668:	b017      	add	sp, #92	@ 0x5c
 800e66a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e66e:	9b07      	ldr	r3, [sp, #28]
 800e670:	2b01      	cmp	r3, #1
 800e672:	f77f ae2e 	ble.w	800e2d2 <_dtoa_r+0x7ba>
 800e676:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e678:	9308      	str	r3, [sp, #32]
 800e67a:	2001      	movs	r0, #1
 800e67c:	e64d      	b.n	800e31a <_dtoa_r+0x802>
 800e67e:	f1bb 0f00 	cmp.w	fp, #0
 800e682:	f77f aed9 	ble.w	800e438 <_dtoa_r+0x920>
 800e686:	4656      	mov	r6, sl
 800e688:	9802      	ldr	r0, [sp, #8]
 800e68a:	4621      	mov	r1, r4
 800e68c:	f7ff f9b9 	bl	800da02 <quorem>
 800e690:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e694:	f806 3b01 	strb.w	r3, [r6], #1
 800e698:	eba6 020a 	sub.w	r2, r6, sl
 800e69c:	4593      	cmp	fp, r2
 800e69e:	ddb4      	ble.n	800e60a <_dtoa_r+0xaf2>
 800e6a0:	9902      	ldr	r1, [sp, #8]
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	220a      	movs	r2, #10
 800e6a6:	4648      	mov	r0, r9
 800e6a8:	f000 f968 	bl	800e97c <__multadd>
 800e6ac:	9002      	str	r0, [sp, #8]
 800e6ae:	e7eb      	b.n	800e688 <_dtoa_r+0xb70>
 800e6b0:	08012cdc 	.word	0x08012cdc
 800e6b4:	08012c60 	.word	0x08012c60

0800e6b8 <_free_r>:
 800e6b8:	b538      	push	{r3, r4, r5, lr}
 800e6ba:	4605      	mov	r5, r0
 800e6bc:	2900      	cmp	r1, #0
 800e6be:	d041      	beq.n	800e744 <_free_r+0x8c>
 800e6c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6c4:	1f0c      	subs	r4, r1, #4
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	bfb8      	it	lt
 800e6ca:	18e4      	addlt	r4, r4, r3
 800e6cc:	f000 f8e8 	bl	800e8a0 <__malloc_lock>
 800e6d0:	4a1d      	ldr	r2, [pc, #116]	@ (800e748 <_free_r+0x90>)
 800e6d2:	6813      	ldr	r3, [r2, #0]
 800e6d4:	b933      	cbnz	r3, 800e6e4 <_free_r+0x2c>
 800e6d6:	6063      	str	r3, [r4, #4]
 800e6d8:	6014      	str	r4, [r2, #0]
 800e6da:	4628      	mov	r0, r5
 800e6dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6e0:	f000 b8e4 	b.w	800e8ac <__malloc_unlock>
 800e6e4:	42a3      	cmp	r3, r4
 800e6e6:	d908      	bls.n	800e6fa <_free_r+0x42>
 800e6e8:	6820      	ldr	r0, [r4, #0]
 800e6ea:	1821      	adds	r1, r4, r0
 800e6ec:	428b      	cmp	r3, r1
 800e6ee:	bf01      	itttt	eq
 800e6f0:	6819      	ldreq	r1, [r3, #0]
 800e6f2:	685b      	ldreq	r3, [r3, #4]
 800e6f4:	1809      	addeq	r1, r1, r0
 800e6f6:	6021      	streq	r1, [r4, #0]
 800e6f8:	e7ed      	b.n	800e6d6 <_free_r+0x1e>
 800e6fa:	461a      	mov	r2, r3
 800e6fc:	685b      	ldr	r3, [r3, #4]
 800e6fe:	b10b      	cbz	r3, 800e704 <_free_r+0x4c>
 800e700:	42a3      	cmp	r3, r4
 800e702:	d9fa      	bls.n	800e6fa <_free_r+0x42>
 800e704:	6811      	ldr	r1, [r2, #0]
 800e706:	1850      	adds	r0, r2, r1
 800e708:	42a0      	cmp	r0, r4
 800e70a:	d10b      	bne.n	800e724 <_free_r+0x6c>
 800e70c:	6820      	ldr	r0, [r4, #0]
 800e70e:	4401      	add	r1, r0
 800e710:	1850      	adds	r0, r2, r1
 800e712:	4283      	cmp	r3, r0
 800e714:	6011      	str	r1, [r2, #0]
 800e716:	d1e0      	bne.n	800e6da <_free_r+0x22>
 800e718:	6818      	ldr	r0, [r3, #0]
 800e71a:	685b      	ldr	r3, [r3, #4]
 800e71c:	6053      	str	r3, [r2, #4]
 800e71e:	4408      	add	r0, r1
 800e720:	6010      	str	r0, [r2, #0]
 800e722:	e7da      	b.n	800e6da <_free_r+0x22>
 800e724:	d902      	bls.n	800e72c <_free_r+0x74>
 800e726:	230c      	movs	r3, #12
 800e728:	602b      	str	r3, [r5, #0]
 800e72a:	e7d6      	b.n	800e6da <_free_r+0x22>
 800e72c:	6820      	ldr	r0, [r4, #0]
 800e72e:	1821      	adds	r1, r4, r0
 800e730:	428b      	cmp	r3, r1
 800e732:	bf04      	itt	eq
 800e734:	6819      	ldreq	r1, [r3, #0]
 800e736:	685b      	ldreq	r3, [r3, #4]
 800e738:	6063      	str	r3, [r4, #4]
 800e73a:	bf04      	itt	eq
 800e73c:	1809      	addeq	r1, r1, r0
 800e73e:	6021      	streq	r1, [r4, #0]
 800e740:	6054      	str	r4, [r2, #4]
 800e742:	e7ca      	b.n	800e6da <_free_r+0x22>
 800e744:	bd38      	pop	{r3, r4, r5, pc}
 800e746:	bf00      	nop
 800e748:	20000f50 	.word	0x20000f50

0800e74c <malloc>:
 800e74c:	4b02      	ldr	r3, [pc, #8]	@ (800e758 <malloc+0xc>)
 800e74e:	4601      	mov	r1, r0
 800e750:	6818      	ldr	r0, [r3, #0]
 800e752:	f000 b825 	b.w	800e7a0 <_malloc_r>
 800e756:	bf00      	nop
 800e758:	200000c8 	.word	0x200000c8

0800e75c <sbrk_aligned>:
 800e75c:	b570      	push	{r4, r5, r6, lr}
 800e75e:	4e0f      	ldr	r6, [pc, #60]	@ (800e79c <sbrk_aligned+0x40>)
 800e760:	460c      	mov	r4, r1
 800e762:	6831      	ldr	r1, [r6, #0]
 800e764:	4605      	mov	r5, r0
 800e766:	b911      	cbnz	r1, 800e76e <sbrk_aligned+0x12>
 800e768:	f000 fe3e 	bl	800f3e8 <_sbrk_r>
 800e76c:	6030      	str	r0, [r6, #0]
 800e76e:	4621      	mov	r1, r4
 800e770:	4628      	mov	r0, r5
 800e772:	f000 fe39 	bl	800f3e8 <_sbrk_r>
 800e776:	1c43      	adds	r3, r0, #1
 800e778:	d103      	bne.n	800e782 <sbrk_aligned+0x26>
 800e77a:	f04f 34ff 	mov.w	r4, #4294967295
 800e77e:	4620      	mov	r0, r4
 800e780:	bd70      	pop	{r4, r5, r6, pc}
 800e782:	1cc4      	adds	r4, r0, #3
 800e784:	f024 0403 	bic.w	r4, r4, #3
 800e788:	42a0      	cmp	r0, r4
 800e78a:	d0f8      	beq.n	800e77e <sbrk_aligned+0x22>
 800e78c:	1a21      	subs	r1, r4, r0
 800e78e:	4628      	mov	r0, r5
 800e790:	f000 fe2a 	bl	800f3e8 <_sbrk_r>
 800e794:	3001      	adds	r0, #1
 800e796:	d1f2      	bne.n	800e77e <sbrk_aligned+0x22>
 800e798:	e7ef      	b.n	800e77a <sbrk_aligned+0x1e>
 800e79a:	bf00      	nop
 800e79c:	20000f4c 	.word	0x20000f4c

0800e7a0 <_malloc_r>:
 800e7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7a4:	1ccd      	adds	r5, r1, #3
 800e7a6:	f025 0503 	bic.w	r5, r5, #3
 800e7aa:	3508      	adds	r5, #8
 800e7ac:	2d0c      	cmp	r5, #12
 800e7ae:	bf38      	it	cc
 800e7b0:	250c      	movcc	r5, #12
 800e7b2:	2d00      	cmp	r5, #0
 800e7b4:	4606      	mov	r6, r0
 800e7b6:	db01      	blt.n	800e7bc <_malloc_r+0x1c>
 800e7b8:	42a9      	cmp	r1, r5
 800e7ba:	d904      	bls.n	800e7c6 <_malloc_r+0x26>
 800e7bc:	230c      	movs	r3, #12
 800e7be:	6033      	str	r3, [r6, #0]
 800e7c0:	2000      	movs	r0, #0
 800e7c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e89c <_malloc_r+0xfc>
 800e7ca:	f000 f869 	bl	800e8a0 <__malloc_lock>
 800e7ce:	f8d8 3000 	ldr.w	r3, [r8]
 800e7d2:	461c      	mov	r4, r3
 800e7d4:	bb44      	cbnz	r4, 800e828 <_malloc_r+0x88>
 800e7d6:	4629      	mov	r1, r5
 800e7d8:	4630      	mov	r0, r6
 800e7da:	f7ff ffbf 	bl	800e75c <sbrk_aligned>
 800e7de:	1c43      	adds	r3, r0, #1
 800e7e0:	4604      	mov	r4, r0
 800e7e2:	d158      	bne.n	800e896 <_malloc_r+0xf6>
 800e7e4:	f8d8 4000 	ldr.w	r4, [r8]
 800e7e8:	4627      	mov	r7, r4
 800e7ea:	2f00      	cmp	r7, #0
 800e7ec:	d143      	bne.n	800e876 <_malloc_r+0xd6>
 800e7ee:	2c00      	cmp	r4, #0
 800e7f0:	d04b      	beq.n	800e88a <_malloc_r+0xea>
 800e7f2:	6823      	ldr	r3, [r4, #0]
 800e7f4:	4639      	mov	r1, r7
 800e7f6:	4630      	mov	r0, r6
 800e7f8:	eb04 0903 	add.w	r9, r4, r3
 800e7fc:	f000 fdf4 	bl	800f3e8 <_sbrk_r>
 800e800:	4581      	cmp	r9, r0
 800e802:	d142      	bne.n	800e88a <_malloc_r+0xea>
 800e804:	6821      	ldr	r1, [r4, #0]
 800e806:	1a6d      	subs	r5, r5, r1
 800e808:	4629      	mov	r1, r5
 800e80a:	4630      	mov	r0, r6
 800e80c:	f7ff ffa6 	bl	800e75c <sbrk_aligned>
 800e810:	3001      	adds	r0, #1
 800e812:	d03a      	beq.n	800e88a <_malloc_r+0xea>
 800e814:	6823      	ldr	r3, [r4, #0]
 800e816:	442b      	add	r3, r5
 800e818:	6023      	str	r3, [r4, #0]
 800e81a:	f8d8 3000 	ldr.w	r3, [r8]
 800e81e:	685a      	ldr	r2, [r3, #4]
 800e820:	bb62      	cbnz	r2, 800e87c <_malloc_r+0xdc>
 800e822:	f8c8 7000 	str.w	r7, [r8]
 800e826:	e00f      	b.n	800e848 <_malloc_r+0xa8>
 800e828:	6822      	ldr	r2, [r4, #0]
 800e82a:	1b52      	subs	r2, r2, r5
 800e82c:	d420      	bmi.n	800e870 <_malloc_r+0xd0>
 800e82e:	2a0b      	cmp	r2, #11
 800e830:	d917      	bls.n	800e862 <_malloc_r+0xc2>
 800e832:	1961      	adds	r1, r4, r5
 800e834:	42a3      	cmp	r3, r4
 800e836:	6025      	str	r5, [r4, #0]
 800e838:	bf18      	it	ne
 800e83a:	6059      	strne	r1, [r3, #4]
 800e83c:	6863      	ldr	r3, [r4, #4]
 800e83e:	bf08      	it	eq
 800e840:	f8c8 1000 	streq.w	r1, [r8]
 800e844:	5162      	str	r2, [r4, r5]
 800e846:	604b      	str	r3, [r1, #4]
 800e848:	4630      	mov	r0, r6
 800e84a:	f000 f82f 	bl	800e8ac <__malloc_unlock>
 800e84e:	f104 000b 	add.w	r0, r4, #11
 800e852:	1d23      	adds	r3, r4, #4
 800e854:	f020 0007 	bic.w	r0, r0, #7
 800e858:	1ac2      	subs	r2, r0, r3
 800e85a:	bf1c      	itt	ne
 800e85c:	1a1b      	subne	r3, r3, r0
 800e85e:	50a3      	strne	r3, [r4, r2]
 800e860:	e7af      	b.n	800e7c2 <_malloc_r+0x22>
 800e862:	6862      	ldr	r2, [r4, #4]
 800e864:	42a3      	cmp	r3, r4
 800e866:	bf0c      	ite	eq
 800e868:	f8c8 2000 	streq.w	r2, [r8]
 800e86c:	605a      	strne	r2, [r3, #4]
 800e86e:	e7eb      	b.n	800e848 <_malloc_r+0xa8>
 800e870:	4623      	mov	r3, r4
 800e872:	6864      	ldr	r4, [r4, #4]
 800e874:	e7ae      	b.n	800e7d4 <_malloc_r+0x34>
 800e876:	463c      	mov	r4, r7
 800e878:	687f      	ldr	r7, [r7, #4]
 800e87a:	e7b6      	b.n	800e7ea <_malloc_r+0x4a>
 800e87c:	461a      	mov	r2, r3
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	42a3      	cmp	r3, r4
 800e882:	d1fb      	bne.n	800e87c <_malloc_r+0xdc>
 800e884:	2300      	movs	r3, #0
 800e886:	6053      	str	r3, [r2, #4]
 800e888:	e7de      	b.n	800e848 <_malloc_r+0xa8>
 800e88a:	230c      	movs	r3, #12
 800e88c:	6033      	str	r3, [r6, #0]
 800e88e:	4630      	mov	r0, r6
 800e890:	f000 f80c 	bl	800e8ac <__malloc_unlock>
 800e894:	e794      	b.n	800e7c0 <_malloc_r+0x20>
 800e896:	6005      	str	r5, [r0, #0]
 800e898:	e7d6      	b.n	800e848 <_malloc_r+0xa8>
 800e89a:	bf00      	nop
 800e89c:	20000f50 	.word	0x20000f50

0800e8a0 <__malloc_lock>:
 800e8a0:	4801      	ldr	r0, [pc, #4]	@ (800e8a8 <__malloc_lock+0x8>)
 800e8a2:	f7ff b89e 	b.w	800d9e2 <__retarget_lock_acquire_recursive>
 800e8a6:	bf00      	nop
 800e8a8:	20000f48 	.word	0x20000f48

0800e8ac <__malloc_unlock>:
 800e8ac:	4801      	ldr	r0, [pc, #4]	@ (800e8b4 <__malloc_unlock+0x8>)
 800e8ae:	f7ff b899 	b.w	800d9e4 <__retarget_lock_release_recursive>
 800e8b2:	bf00      	nop
 800e8b4:	20000f48 	.word	0x20000f48

0800e8b8 <_Balloc>:
 800e8b8:	b570      	push	{r4, r5, r6, lr}
 800e8ba:	69c6      	ldr	r6, [r0, #28]
 800e8bc:	4604      	mov	r4, r0
 800e8be:	460d      	mov	r5, r1
 800e8c0:	b976      	cbnz	r6, 800e8e0 <_Balloc+0x28>
 800e8c2:	2010      	movs	r0, #16
 800e8c4:	f7ff ff42 	bl	800e74c <malloc>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	61e0      	str	r0, [r4, #28]
 800e8cc:	b920      	cbnz	r0, 800e8d8 <_Balloc+0x20>
 800e8ce:	4b18      	ldr	r3, [pc, #96]	@ (800e930 <_Balloc+0x78>)
 800e8d0:	4818      	ldr	r0, [pc, #96]	@ (800e934 <_Balloc+0x7c>)
 800e8d2:	216b      	movs	r1, #107	@ 0x6b
 800e8d4:	f000 fd98 	bl	800f408 <__assert_func>
 800e8d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e8dc:	6006      	str	r6, [r0, #0]
 800e8de:	60c6      	str	r6, [r0, #12]
 800e8e0:	69e6      	ldr	r6, [r4, #28]
 800e8e2:	68f3      	ldr	r3, [r6, #12]
 800e8e4:	b183      	cbz	r3, 800e908 <_Balloc+0x50>
 800e8e6:	69e3      	ldr	r3, [r4, #28]
 800e8e8:	68db      	ldr	r3, [r3, #12]
 800e8ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e8ee:	b9b8      	cbnz	r0, 800e920 <_Balloc+0x68>
 800e8f0:	2101      	movs	r1, #1
 800e8f2:	fa01 f605 	lsl.w	r6, r1, r5
 800e8f6:	1d72      	adds	r2, r6, #5
 800e8f8:	0092      	lsls	r2, r2, #2
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	f000 fda2 	bl	800f444 <_calloc_r>
 800e900:	b160      	cbz	r0, 800e91c <_Balloc+0x64>
 800e902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e906:	e00e      	b.n	800e926 <_Balloc+0x6e>
 800e908:	2221      	movs	r2, #33	@ 0x21
 800e90a:	2104      	movs	r1, #4
 800e90c:	4620      	mov	r0, r4
 800e90e:	f000 fd99 	bl	800f444 <_calloc_r>
 800e912:	69e3      	ldr	r3, [r4, #28]
 800e914:	60f0      	str	r0, [r6, #12]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d1e4      	bne.n	800e8e6 <_Balloc+0x2e>
 800e91c:	2000      	movs	r0, #0
 800e91e:	bd70      	pop	{r4, r5, r6, pc}
 800e920:	6802      	ldr	r2, [r0, #0]
 800e922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e926:	2300      	movs	r3, #0
 800e928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e92c:	e7f7      	b.n	800e91e <_Balloc+0x66>
 800e92e:	bf00      	nop
 800e930:	08012c6d 	.word	0x08012c6d
 800e934:	08012ced 	.word	0x08012ced

0800e938 <_Bfree>:
 800e938:	b570      	push	{r4, r5, r6, lr}
 800e93a:	69c6      	ldr	r6, [r0, #28]
 800e93c:	4605      	mov	r5, r0
 800e93e:	460c      	mov	r4, r1
 800e940:	b976      	cbnz	r6, 800e960 <_Bfree+0x28>
 800e942:	2010      	movs	r0, #16
 800e944:	f7ff ff02 	bl	800e74c <malloc>
 800e948:	4602      	mov	r2, r0
 800e94a:	61e8      	str	r0, [r5, #28]
 800e94c:	b920      	cbnz	r0, 800e958 <_Bfree+0x20>
 800e94e:	4b09      	ldr	r3, [pc, #36]	@ (800e974 <_Bfree+0x3c>)
 800e950:	4809      	ldr	r0, [pc, #36]	@ (800e978 <_Bfree+0x40>)
 800e952:	218f      	movs	r1, #143	@ 0x8f
 800e954:	f000 fd58 	bl	800f408 <__assert_func>
 800e958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e95c:	6006      	str	r6, [r0, #0]
 800e95e:	60c6      	str	r6, [r0, #12]
 800e960:	b13c      	cbz	r4, 800e972 <_Bfree+0x3a>
 800e962:	69eb      	ldr	r3, [r5, #28]
 800e964:	6862      	ldr	r2, [r4, #4]
 800e966:	68db      	ldr	r3, [r3, #12]
 800e968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e96c:	6021      	str	r1, [r4, #0]
 800e96e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e972:	bd70      	pop	{r4, r5, r6, pc}
 800e974:	08012c6d 	.word	0x08012c6d
 800e978:	08012ced 	.word	0x08012ced

0800e97c <__multadd>:
 800e97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e980:	690d      	ldr	r5, [r1, #16]
 800e982:	4607      	mov	r7, r0
 800e984:	460c      	mov	r4, r1
 800e986:	461e      	mov	r6, r3
 800e988:	f101 0c14 	add.w	ip, r1, #20
 800e98c:	2000      	movs	r0, #0
 800e98e:	f8dc 3000 	ldr.w	r3, [ip]
 800e992:	b299      	uxth	r1, r3
 800e994:	fb02 6101 	mla	r1, r2, r1, r6
 800e998:	0c1e      	lsrs	r6, r3, #16
 800e99a:	0c0b      	lsrs	r3, r1, #16
 800e99c:	fb02 3306 	mla	r3, r2, r6, r3
 800e9a0:	b289      	uxth	r1, r1
 800e9a2:	3001      	adds	r0, #1
 800e9a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9a8:	4285      	cmp	r5, r0
 800e9aa:	f84c 1b04 	str.w	r1, [ip], #4
 800e9ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9b2:	dcec      	bgt.n	800e98e <__multadd+0x12>
 800e9b4:	b30e      	cbz	r6, 800e9fa <__multadd+0x7e>
 800e9b6:	68a3      	ldr	r3, [r4, #8]
 800e9b8:	42ab      	cmp	r3, r5
 800e9ba:	dc19      	bgt.n	800e9f0 <__multadd+0x74>
 800e9bc:	6861      	ldr	r1, [r4, #4]
 800e9be:	4638      	mov	r0, r7
 800e9c0:	3101      	adds	r1, #1
 800e9c2:	f7ff ff79 	bl	800e8b8 <_Balloc>
 800e9c6:	4680      	mov	r8, r0
 800e9c8:	b928      	cbnz	r0, 800e9d6 <__multadd+0x5a>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	4b0c      	ldr	r3, [pc, #48]	@ (800ea00 <__multadd+0x84>)
 800e9ce:	480d      	ldr	r0, [pc, #52]	@ (800ea04 <__multadd+0x88>)
 800e9d0:	21ba      	movs	r1, #186	@ 0xba
 800e9d2:	f000 fd19 	bl	800f408 <__assert_func>
 800e9d6:	6922      	ldr	r2, [r4, #16]
 800e9d8:	3202      	adds	r2, #2
 800e9da:	f104 010c 	add.w	r1, r4, #12
 800e9de:	0092      	lsls	r2, r2, #2
 800e9e0:	300c      	adds	r0, #12
 800e9e2:	f7ff f800 	bl	800d9e6 <memcpy>
 800e9e6:	4621      	mov	r1, r4
 800e9e8:	4638      	mov	r0, r7
 800e9ea:	f7ff ffa5 	bl	800e938 <_Bfree>
 800e9ee:	4644      	mov	r4, r8
 800e9f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e9f4:	3501      	adds	r5, #1
 800e9f6:	615e      	str	r6, [r3, #20]
 800e9f8:	6125      	str	r5, [r4, #16]
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea00:	08012cdc 	.word	0x08012cdc
 800ea04:	08012ced 	.word	0x08012ced

0800ea08 <__hi0bits>:
 800ea08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	bf36      	itet	cc
 800ea10:	0403      	lslcc	r3, r0, #16
 800ea12:	2000      	movcs	r0, #0
 800ea14:	2010      	movcc	r0, #16
 800ea16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ea1a:	bf3c      	itt	cc
 800ea1c:	021b      	lslcc	r3, r3, #8
 800ea1e:	3008      	addcc	r0, #8
 800ea20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ea24:	bf3c      	itt	cc
 800ea26:	011b      	lslcc	r3, r3, #4
 800ea28:	3004      	addcc	r0, #4
 800ea2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea2e:	bf3c      	itt	cc
 800ea30:	009b      	lslcc	r3, r3, #2
 800ea32:	3002      	addcc	r0, #2
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	db05      	blt.n	800ea44 <__hi0bits+0x3c>
 800ea38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ea3c:	f100 0001 	add.w	r0, r0, #1
 800ea40:	bf08      	it	eq
 800ea42:	2020      	moveq	r0, #32
 800ea44:	4770      	bx	lr

0800ea46 <__lo0bits>:
 800ea46:	6803      	ldr	r3, [r0, #0]
 800ea48:	4602      	mov	r2, r0
 800ea4a:	f013 0007 	ands.w	r0, r3, #7
 800ea4e:	d00b      	beq.n	800ea68 <__lo0bits+0x22>
 800ea50:	07d9      	lsls	r1, r3, #31
 800ea52:	d421      	bmi.n	800ea98 <__lo0bits+0x52>
 800ea54:	0798      	lsls	r0, r3, #30
 800ea56:	bf49      	itett	mi
 800ea58:	085b      	lsrmi	r3, r3, #1
 800ea5a:	089b      	lsrpl	r3, r3, #2
 800ea5c:	2001      	movmi	r0, #1
 800ea5e:	6013      	strmi	r3, [r2, #0]
 800ea60:	bf5c      	itt	pl
 800ea62:	6013      	strpl	r3, [r2, #0]
 800ea64:	2002      	movpl	r0, #2
 800ea66:	4770      	bx	lr
 800ea68:	b299      	uxth	r1, r3
 800ea6a:	b909      	cbnz	r1, 800ea70 <__lo0bits+0x2a>
 800ea6c:	0c1b      	lsrs	r3, r3, #16
 800ea6e:	2010      	movs	r0, #16
 800ea70:	b2d9      	uxtb	r1, r3
 800ea72:	b909      	cbnz	r1, 800ea78 <__lo0bits+0x32>
 800ea74:	3008      	adds	r0, #8
 800ea76:	0a1b      	lsrs	r3, r3, #8
 800ea78:	0719      	lsls	r1, r3, #28
 800ea7a:	bf04      	itt	eq
 800ea7c:	091b      	lsreq	r3, r3, #4
 800ea7e:	3004      	addeq	r0, #4
 800ea80:	0799      	lsls	r1, r3, #30
 800ea82:	bf04      	itt	eq
 800ea84:	089b      	lsreq	r3, r3, #2
 800ea86:	3002      	addeq	r0, #2
 800ea88:	07d9      	lsls	r1, r3, #31
 800ea8a:	d403      	bmi.n	800ea94 <__lo0bits+0x4e>
 800ea8c:	085b      	lsrs	r3, r3, #1
 800ea8e:	f100 0001 	add.w	r0, r0, #1
 800ea92:	d003      	beq.n	800ea9c <__lo0bits+0x56>
 800ea94:	6013      	str	r3, [r2, #0]
 800ea96:	4770      	bx	lr
 800ea98:	2000      	movs	r0, #0
 800ea9a:	4770      	bx	lr
 800ea9c:	2020      	movs	r0, #32
 800ea9e:	4770      	bx	lr

0800eaa0 <__i2b>:
 800eaa0:	b510      	push	{r4, lr}
 800eaa2:	460c      	mov	r4, r1
 800eaa4:	2101      	movs	r1, #1
 800eaa6:	f7ff ff07 	bl	800e8b8 <_Balloc>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	b928      	cbnz	r0, 800eaba <__i2b+0x1a>
 800eaae:	4b05      	ldr	r3, [pc, #20]	@ (800eac4 <__i2b+0x24>)
 800eab0:	4805      	ldr	r0, [pc, #20]	@ (800eac8 <__i2b+0x28>)
 800eab2:	f240 1145 	movw	r1, #325	@ 0x145
 800eab6:	f000 fca7 	bl	800f408 <__assert_func>
 800eaba:	2301      	movs	r3, #1
 800eabc:	6144      	str	r4, [r0, #20]
 800eabe:	6103      	str	r3, [r0, #16]
 800eac0:	bd10      	pop	{r4, pc}
 800eac2:	bf00      	nop
 800eac4:	08012cdc 	.word	0x08012cdc
 800eac8:	08012ced 	.word	0x08012ced

0800eacc <__multiply>:
 800eacc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead0:	4617      	mov	r7, r2
 800ead2:	690a      	ldr	r2, [r1, #16]
 800ead4:	693b      	ldr	r3, [r7, #16]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	bfa8      	it	ge
 800eada:	463b      	movge	r3, r7
 800eadc:	4689      	mov	r9, r1
 800eade:	bfa4      	itt	ge
 800eae0:	460f      	movge	r7, r1
 800eae2:	4699      	movge	r9, r3
 800eae4:	693d      	ldr	r5, [r7, #16]
 800eae6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eaea:	68bb      	ldr	r3, [r7, #8]
 800eaec:	6879      	ldr	r1, [r7, #4]
 800eaee:	eb05 060a 	add.w	r6, r5, sl
 800eaf2:	42b3      	cmp	r3, r6
 800eaf4:	b085      	sub	sp, #20
 800eaf6:	bfb8      	it	lt
 800eaf8:	3101      	addlt	r1, #1
 800eafa:	f7ff fedd 	bl	800e8b8 <_Balloc>
 800eafe:	b930      	cbnz	r0, 800eb0e <__multiply+0x42>
 800eb00:	4602      	mov	r2, r0
 800eb02:	4b41      	ldr	r3, [pc, #260]	@ (800ec08 <__multiply+0x13c>)
 800eb04:	4841      	ldr	r0, [pc, #260]	@ (800ec0c <__multiply+0x140>)
 800eb06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800eb0a:	f000 fc7d 	bl	800f408 <__assert_func>
 800eb0e:	f100 0414 	add.w	r4, r0, #20
 800eb12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800eb16:	4623      	mov	r3, r4
 800eb18:	2200      	movs	r2, #0
 800eb1a:	4573      	cmp	r3, lr
 800eb1c:	d320      	bcc.n	800eb60 <__multiply+0x94>
 800eb1e:	f107 0814 	add.w	r8, r7, #20
 800eb22:	f109 0114 	add.w	r1, r9, #20
 800eb26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800eb2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800eb2e:	9302      	str	r3, [sp, #8]
 800eb30:	1beb      	subs	r3, r5, r7
 800eb32:	3b15      	subs	r3, #21
 800eb34:	f023 0303 	bic.w	r3, r3, #3
 800eb38:	3304      	adds	r3, #4
 800eb3a:	3715      	adds	r7, #21
 800eb3c:	42bd      	cmp	r5, r7
 800eb3e:	bf38      	it	cc
 800eb40:	2304      	movcc	r3, #4
 800eb42:	9301      	str	r3, [sp, #4]
 800eb44:	9b02      	ldr	r3, [sp, #8]
 800eb46:	9103      	str	r1, [sp, #12]
 800eb48:	428b      	cmp	r3, r1
 800eb4a:	d80c      	bhi.n	800eb66 <__multiply+0x9a>
 800eb4c:	2e00      	cmp	r6, #0
 800eb4e:	dd03      	ble.n	800eb58 <__multiply+0x8c>
 800eb50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d055      	beq.n	800ec04 <__multiply+0x138>
 800eb58:	6106      	str	r6, [r0, #16]
 800eb5a:	b005      	add	sp, #20
 800eb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb60:	f843 2b04 	str.w	r2, [r3], #4
 800eb64:	e7d9      	b.n	800eb1a <__multiply+0x4e>
 800eb66:	f8b1 a000 	ldrh.w	sl, [r1]
 800eb6a:	f1ba 0f00 	cmp.w	sl, #0
 800eb6e:	d01f      	beq.n	800ebb0 <__multiply+0xe4>
 800eb70:	46c4      	mov	ip, r8
 800eb72:	46a1      	mov	r9, r4
 800eb74:	2700      	movs	r7, #0
 800eb76:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eb7a:	f8d9 3000 	ldr.w	r3, [r9]
 800eb7e:	fa1f fb82 	uxth.w	fp, r2
 800eb82:	b29b      	uxth	r3, r3
 800eb84:	fb0a 330b 	mla	r3, sl, fp, r3
 800eb88:	443b      	add	r3, r7
 800eb8a:	f8d9 7000 	ldr.w	r7, [r9]
 800eb8e:	0c12      	lsrs	r2, r2, #16
 800eb90:	0c3f      	lsrs	r7, r7, #16
 800eb92:	fb0a 7202 	mla	r2, sl, r2, r7
 800eb96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eb9a:	b29b      	uxth	r3, r3
 800eb9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eba0:	4565      	cmp	r5, ip
 800eba2:	f849 3b04 	str.w	r3, [r9], #4
 800eba6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ebaa:	d8e4      	bhi.n	800eb76 <__multiply+0xaa>
 800ebac:	9b01      	ldr	r3, [sp, #4]
 800ebae:	50e7      	str	r7, [r4, r3]
 800ebb0:	9b03      	ldr	r3, [sp, #12]
 800ebb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ebb6:	3104      	adds	r1, #4
 800ebb8:	f1b9 0f00 	cmp.w	r9, #0
 800ebbc:	d020      	beq.n	800ec00 <__multiply+0x134>
 800ebbe:	6823      	ldr	r3, [r4, #0]
 800ebc0:	4647      	mov	r7, r8
 800ebc2:	46a4      	mov	ip, r4
 800ebc4:	f04f 0a00 	mov.w	sl, #0
 800ebc8:	f8b7 b000 	ldrh.w	fp, [r7]
 800ebcc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ebd0:	fb09 220b 	mla	r2, r9, fp, r2
 800ebd4:	4452      	add	r2, sl
 800ebd6:	b29b      	uxth	r3, r3
 800ebd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ebdc:	f84c 3b04 	str.w	r3, [ip], #4
 800ebe0:	f857 3b04 	ldr.w	r3, [r7], #4
 800ebe4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ebe8:	f8bc 3000 	ldrh.w	r3, [ip]
 800ebec:	fb09 330a 	mla	r3, r9, sl, r3
 800ebf0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ebf4:	42bd      	cmp	r5, r7
 800ebf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ebfa:	d8e5      	bhi.n	800ebc8 <__multiply+0xfc>
 800ebfc:	9a01      	ldr	r2, [sp, #4]
 800ebfe:	50a3      	str	r3, [r4, r2]
 800ec00:	3404      	adds	r4, #4
 800ec02:	e79f      	b.n	800eb44 <__multiply+0x78>
 800ec04:	3e01      	subs	r6, #1
 800ec06:	e7a1      	b.n	800eb4c <__multiply+0x80>
 800ec08:	08012cdc 	.word	0x08012cdc
 800ec0c:	08012ced 	.word	0x08012ced

0800ec10 <__pow5mult>:
 800ec10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec14:	4615      	mov	r5, r2
 800ec16:	f012 0203 	ands.w	r2, r2, #3
 800ec1a:	4607      	mov	r7, r0
 800ec1c:	460e      	mov	r6, r1
 800ec1e:	d007      	beq.n	800ec30 <__pow5mult+0x20>
 800ec20:	4c25      	ldr	r4, [pc, #148]	@ (800ecb8 <__pow5mult+0xa8>)
 800ec22:	3a01      	subs	r2, #1
 800ec24:	2300      	movs	r3, #0
 800ec26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ec2a:	f7ff fea7 	bl	800e97c <__multadd>
 800ec2e:	4606      	mov	r6, r0
 800ec30:	10ad      	asrs	r5, r5, #2
 800ec32:	d03d      	beq.n	800ecb0 <__pow5mult+0xa0>
 800ec34:	69fc      	ldr	r4, [r7, #28]
 800ec36:	b97c      	cbnz	r4, 800ec58 <__pow5mult+0x48>
 800ec38:	2010      	movs	r0, #16
 800ec3a:	f7ff fd87 	bl	800e74c <malloc>
 800ec3e:	4602      	mov	r2, r0
 800ec40:	61f8      	str	r0, [r7, #28]
 800ec42:	b928      	cbnz	r0, 800ec50 <__pow5mult+0x40>
 800ec44:	4b1d      	ldr	r3, [pc, #116]	@ (800ecbc <__pow5mult+0xac>)
 800ec46:	481e      	ldr	r0, [pc, #120]	@ (800ecc0 <__pow5mult+0xb0>)
 800ec48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ec4c:	f000 fbdc 	bl	800f408 <__assert_func>
 800ec50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ec54:	6004      	str	r4, [r0, #0]
 800ec56:	60c4      	str	r4, [r0, #12]
 800ec58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ec5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ec60:	b94c      	cbnz	r4, 800ec76 <__pow5mult+0x66>
 800ec62:	f240 2171 	movw	r1, #625	@ 0x271
 800ec66:	4638      	mov	r0, r7
 800ec68:	f7ff ff1a 	bl	800eaa0 <__i2b>
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ec72:	4604      	mov	r4, r0
 800ec74:	6003      	str	r3, [r0, #0]
 800ec76:	f04f 0900 	mov.w	r9, #0
 800ec7a:	07eb      	lsls	r3, r5, #31
 800ec7c:	d50a      	bpl.n	800ec94 <__pow5mult+0x84>
 800ec7e:	4631      	mov	r1, r6
 800ec80:	4622      	mov	r2, r4
 800ec82:	4638      	mov	r0, r7
 800ec84:	f7ff ff22 	bl	800eacc <__multiply>
 800ec88:	4631      	mov	r1, r6
 800ec8a:	4680      	mov	r8, r0
 800ec8c:	4638      	mov	r0, r7
 800ec8e:	f7ff fe53 	bl	800e938 <_Bfree>
 800ec92:	4646      	mov	r6, r8
 800ec94:	106d      	asrs	r5, r5, #1
 800ec96:	d00b      	beq.n	800ecb0 <__pow5mult+0xa0>
 800ec98:	6820      	ldr	r0, [r4, #0]
 800ec9a:	b938      	cbnz	r0, 800ecac <__pow5mult+0x9c>
 800ec9c:	4622      	mov	r2, r4
 800ec9e:	4621      	mov	r1, r4
 800eca0:	4638      	mov	r0, r7
 800eca2:	f7ff ff13 	bl	800eacc <__multiply>
 800eca6:	6020      	str	r0, [r4, #0]
 800eca8:	f8c0 9000 	str.w	r9, [r0]
 800ecac:	4604      	mov	r4, r0
 800ecae:	e7e4      	b.n	800ec7a <__pow5mult+0x6a>
 800ecb0:	4630      	mov	r0, r6
 800ecb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecb6:	bf00      	nop
 800ecb8:	08012da0 	.word	0x08012da0
 800ecbc:	08012c6d 	.word	0x08012c6d
 800ecc0:	08012ced 	.word	0x08012ced

0800ecc4 <__lshift>:
 800ecc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecc8:	460c      	mov	r4, r1
 800ecca:	6849      	ldr	r1, [r1, #4]
 800eccc:	6923      	ldr	r3, [r4, #16]
 800ecce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ecd2:	68a3      	ldr	r3, [r4, #8]
 800ecd4:	4607      	mov	r7, r0
 800ecd6:	4691      	mov	r9, r2
 800ecd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ecdc:	f108 0601 	add.w	r6, r8, #1
 800ece0:	42b3      	cmp	r3, r6
 800ece2:	db0b      	blt.n	800ecfc <__lshift+0x38>
 800ece4:	4638      	mov	r0, r7
 800ece6:	f7ff fde7 	bl	800e8b8 <_Balloc>
 800ecea:	4605      	mov	r5, r0
 800ecec:	b948      	cbnz	r0, 800ed02 <__lshift+0x3e>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	4b28      	ldr	r3, [pc, #160]	@ (800ed94 <__lshift+0xd0>)
 800ecf2:	4829      	ldr	r0, [pc, #164]	@ (800ed98 <__lshift+0xd4>)
 800ecf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ecf8:	f000 fb86 	bl	800f408 <__assert_func>
 800ecfc:	3101      	adds	r1, #1
 800ecfe:	005b      	lsls	r3, r3, #1
 800ed00:	e7ee      	b.n	800ece0 <__lshift+0x1c>
 800ed02:	2300      	movs	r3, #0
 800ed04:	f100 0114 	add.w	r1, r0, #20
 800ed08:	f100 0210 	add.w	r2, r0, #16
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	4553      	cmp	r3, sl
 800ed10:	db33      	blt.n	800ed7a <__lshift+0xb6>
 800ed12:	6920      	ldr	r0, [r4, #16]
 800ed14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ed18:	f104 0314 	add.w	r3, r4, #20
 800ed1c:	f019 091f 	ands.w	r9, r9, #31
 800ed20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ed24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ed28:	d02b      	beq.n	800ed82 <__lshift+0xbe>
 800ed2a:	f1c9 0e20 	rsb	lr, r9, #32
 800ed2e:	468a      	mov	sl, r1
 800ed30:	2200      	movs	r2, #0
 800ed32:	6818      	ldr	r0, [r3, #0]
 800ed34:	fa00 f009 	lsl.w	r0, r0, r9
 800ed38:	4310      	orrs	r0, r2
 800ed3a:	f84a 0b04 	str.w	r0, [sl], #4
 800ed3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed42:	459c      	cmp	ip, r3
 800ed44:	fa22 f20e 	lsr.w	r2, r2, lr
 800ed48:	d8f3      	bhi.n	800ed32 <__lshift+0x6e>
 800ed4a:	ebac 0304 	sub.w	r3, ip, r4
 800ed4e:	3b15      	subs	r3, #21
 800ed50:	f023 0303 	bic.w	r3, r3, #3
 800ed54:	3304      	adds	r3, #4
 800ed56:	f104 0015 	add.w	r0, r4, #21
 800ed5a:	4560      	cmp	r0, ip
 800ed5c:	bf88      	it	hi
 800ed5e:	2304      	movhi	r3, #4
 800ed60:	50ca      	str	r2, [r1, r3]
 800ed62:	b10a      	cbz	r2, 800ed68 <__lshift+0xa4>
 800ed64:	f108 0602 	add.w	r6, r8, #2
 800ed68:	3e01      	subs	r6, #1
 800ed6a:	4638      	mov	r0, r7
 800ed6c:	612e      	str	r6, [r5, #16]
 800ed6e:	4621      	mov	r1, r4
 800ed70:	f7ff fde2 	bl	800e938 <_Bfree>
 800ed74:	4628      	mov	r0, r5
 800ed76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ed7e:	3301      	adds	r3, #1
 800ed80:	e7c5      	b.n	800ed0e <__lshift+0x4a>
 800ed82:	3904      	subs	r1, #4
 800ed84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed88:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed8c:	459c      	cmp	ip, r3
 800ed8e:	d8f9      	bhi.n	800ed84 <__lshift+0xc0>
 800ed90:	e7ea      	b.n	800ed68 <__lshift+0xa4>
 800ed92:	bf00      	nop
 800ed94:	08012cdc 	.word	0x08012cdc
 800ed98:	08012ced 	.word	0x08012ced

0800ed9c <__mcmp>:
 800ed9c:	690a      	ldr	r2, [r1, #16]
 800ed9e:	4603      	mov	r3, r0
 800eda0:	6900      	ldr	r0, [r0, #16]
 800eda2:	1a80      	subs	r0, r0, r2
 800eda4:	b530      	push	{r4, r5, lr}
 800eda6:	d10e      	bne.n	800edc6 <__mcmp+0x2a>
 800eda8:	3314      	adds	r3, #20
 800edaa:	3114      	adds	r1, #20
 800edac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800edb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800edb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800edb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800edbc:	4295      	cmp	r5, r2
 800edbe:	d003      	beq.n	800edc8 <__mcmp+0x2c>
 800edc0:	d205      	bcs.n	800edce <__mcmp+0x32>
 800edc2:	f04f 30ff 	mov.w	r0, #4294967295
 800edc6:	bd30      	pop	{r4, r5, pc}
 800edc8:	42a3      	cmp	r3, r4
 800edca:	d3f3      	bcc.n	800edb4 <__mcmp+0x18>
 800edcc:	e7fb      	b.n	800edc6 <__mcmp+0x2a>
 800edce:	2001      	movs	r0, #1
 800edd0:	e7f9      	b.n	800edc6 <__mcmp+0x2a>
	...

0800edd4 <__mdiff>:
 800edd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edd8:	4689      	mov	r9, r1
 800edda:	4606      	mov	r6, r0
 800eddc:	4611      	mov	r1, r2
 800edde:	4648      	mov	r0, r9
 800ede0:	4614      	mov	r4, r2
 800ede2:	f7ff ffdb 	bl	800ed9c <__mcmp>
 800ede6:	1e05      	subs	r5, r0, #0
 800ede8:	d112      	bne.n	800ee10 <__mdiff+0x3c>
 800edea:	4629      	mov	r1, r5
 800edec:	4630      	mov	r0, r6
 800edee:	f7ff fd63 	bl	800e8b8 <_Balloc>
 800edf2:	4602      	mov	r2, r0
 800edf4:	b928      	cbnz	r0, 800ee02 <__mdiff+0x2e>
 800edf6:	4b3f      	ldr	r3, [pc, #252]	@ (800eef4 <__mdiff+0x120>)
 800edf8:	f240 2137 	movw	r1, #567	@ 0x237
 800edfc:	483e      	ldr	r0, [pc, #248]	@ (800eef8 <__mdiff+0x124>)
 800edfe:	f000 fb03 	bl	800f408 <__assert_func>
 800ee02:	2301      	movs	r3, #1
 800ee04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ee08:	4610      	mov	r0, r2
 800ee0a:	b003      	add	sp, #12
 800ee0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee10:	bfbc      	itt	lt
 800ee12:	464b      	movlt	r3, r9
 800ee14:	46a1      	movlt	r9, r4
 800ee16:	4630      	mov	r0, r6
 800ee18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ee1c:	bfba      	itte	lt
 800ee1e:	461c      	movlt	r4, r3
 800ee20:	2501      	movlt	r5, #1
 800ee22:	2500      	movge	r5, #0
 800ee24:	f7ff fd48 	bl	800e8b8 <_Balloc>
 800ee28:	4602      	mov	r2, r0
 800ee2a:	b918      	cbnz	r0, 800ee34 <__mdiff+0x60>
 800ee2c:	4b31      	ldr	r3, [pc, #196]	@ (800eef4 <__mdiff+0x120>)
 800ee2e:	f240 2145 	movw	r1, #581	@ 0x245
 800ee32:	e7e3      	b.n	800edfc <__mdiff+0x28>
 800ee34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ee38:	6926      	ldr	r6, [r4, #16]
 800ee3a:	60c5      	str	r5, [r0, #12]
 800ee3c:	f109 0310 	add.w	r3, r9, #16
 800ee40:	f109 0514 	add.w	r5, r9, #20
 800ee44:	f104 0e14 	add.w	lr, r4, #20
 800ee48:	f100 0b14 	add.w	fp, r0, #20
 800ee4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ee50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ee54:	9301      	str	r3, [sp, #4]
 800ee56:	46d9      	mov	r9, fp
 800ee58:	f04f 0c00 	mov.w	ip, #0
 800ee5c:	9b01      	ldr	r3, [sp, #4]
 800ee5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ee62:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ee66:	9301      	str	r3, [sp, #4]
 800ee68:	fa1f f38a 	uxth.w	r3, sl
 800ee6c:	4619      	mov	r1, r3
 800ee6e:	b283      	uxth	r3, r0
 800ee70:	1acb      	subs	r3, r1, r3
 800ee72:	0c00      	lsrs	r0, r0, #16
 800ee74:	4463      	add	r3, ip
 800ee76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ee7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ee7e:	b29b      	uxth	r3, r3
 800ee80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ee84:	4576      	cmp	r6, lr
 800ee86:	f849 3b04 	str.w	r3, [r9], #4
 800ee8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee8e:	d8e5      	bhi.n	800ee5c <__mdiff+0x88>
 800ee90:	1b33      	subs	r3, r6, r4
 800ee92:	3b15      	subs	r3, #21
 800ee94:	f023 0303 	bic.w	r3, r3, #3
 800ee98:	3415      	adds	r4, #21
 800ee9a:	3304      	adds	r3, #4
 800ee9c:	42a6      	cmp	r6, r4
 800ee9e:	bf38      	it	cc
 800eea0:	2304      	movcc	r3, #4
 800eea2:	441d      	add	r5, r3
 800eea4:	445b      	add	r3, fp
 800eea6:	461e      	mov	r6, r3
 800eea8:	462c      	mov	r4, r5
 800eeaa:	4544      	cmp	r4, r8
 800eeac:	d30e      	bcc.n	800eecc <__mdiff+0xf8>
 800eeae:	f108 0103 	add.w	r1, r8, #3
 800eeb2:	1b49      	subs	r1, r1, r5
 800eeb4:	f021 0103 	bic.w	r1, r1, #3
 800eeb8:	3d03      	subs	r5, #3
 800eeba:	45a8      	cmp	r8, r5
 800eebc:	bf38      	it	cc
 800eebe:	2100      	movcc	r1, #0
 800eec0:	440b      	add	r3, r1
 800eec2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eec6:	b191      	cbz	r1, 800eeee <__mdiff+0x11a>
 800eec8:	6117      	str	r7, [r2, #16]
 800eeca:	e79d      	b.n	800ee08 <__mdiff+0x34>
 800eecc:	f854 1b04 	ldr.w	r1, [r4], #4
 800eed0:	46e6      	mov	lr, ip
 800eed2:	0c08      	lsrs	r0, r1, #16
 800eed4:	fa1c fc81 	uxtah	ip, ip, r1
 800eed8:	4471      	add	r1, lr
 800eeda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eede:	b289      	uxth	r1, r1
 800eee0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eee4:	f846 1b04 	str.w	r1, [r6], #4
 800eee8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eeec:	e7dd      	b.n	800eeaa <__mdiff+0xd6>
 800eeee:	3f01      	subs	r7, #1
 800eef0:	e7e7      	b.n	800eec2 <__mdiff+0xee>
 800eef2:	bf00      	nop
 800eef4:	08012cdc 	.word	0x08012cdc
 800eef8:	08012ced 	.word	0x08012ced

0800eefc <__d2b>:
 800eefc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef00:	460f      	mov	r7, r1
 800ef02:	2101      	movs	r1, #1
 800ef04:	ec59 8b10 	vmov	r8, r9, d0
 800ef08:	4616      	mov	r6, r2
 800ef0a:	f7ff fcd5 	bl	800e8b8 <_Balloc>
 800ef0e:	4604      	mov	r4, r0
 800ef10:	b930      	cbnz	r0, 800ef20 <__d2b+0x24>
 800ef12:	4602      	mov	r2, r0
 800ef14:	4b23      	ldr	r3, [pc, #140]	@ (800efa4 <__d2b+0xa8>)
 800ef16:	4824      	ldr	r0, [pc, #144]	@ (800efa8 <__d2b+0xac>)
 800ef18:	f240 310f 	movw	r1, #783	@ 0x30f
 800ef1c:	f000 fa74 	bl	800f408 <__assert_func>
 800ef20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ef24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ef28:	b10d      	cbz	r5, 800ef2e <__d2b+0x32>
 800ef2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ef2e:	9301      	str	r3, [sp, #4]
 800ef30:	f1b8 0300 	subs.w	r3, r8, #0
 800ef34:	d023      	beq.n	800ef7e <__d2b+0x82>
 800ef36:	4668      	mov	r0, sp
 800ef38:	9300      	str	r3, [sp, #0]
 800ef3a:	f7ff fd84 	bl	800ea46 <__lo0bits>
 800ef3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ef42:	b1d0      	cbz	r0, 800ef7a <__d2b+0x7e>
 800ef44:	f1c0 0320 	rsb	r3, r0, #32
 800ef48:	fa02 f303 	lsl.w	r3, r2, r3
 800ef4c:	430b      	orrs	r3, r1
 800ef4e:	40c2      	lsrs	r2, r0
 800ef50:	6163      	str	r3, [r4, #20]
 800ef52:	9201      	str	r2, [sp, #4]
 800ef54:	9b01      	ldr	r3, [sp, #4]
 800ef56:	61a3      	str	r3, [r4, #24]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	bf0c      	ite	eq
 800ef5c:	2201      	moveq	r2, #1
 800ef5e:	2202      	movne	r2, #2
 800ef60:	6122      	str	r2, [r4, #16]
 800ef62:	b1a5      	cbz	r5, 800ef8e <__d2b+0x92>
 800ef64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ef68:	4405      	add	r5, r0
 800ef6a:	603d      	str	r5, [r7, #0]
 800ef6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef70:	6030      	str	r0, [r6, #0]
 800ef72:	4620      	mov	r0, r4
 800ef74:	b003      	add	sp, #12
 800ef76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef7a:	6161      	str	r1, [r4, #20]
 800ef7c:	e7ea      	b.n	800ef54 <__d2b+0x58>
 800ef7e:	a801      	add	r0, sp, #4
 800ef80:	f7ff fd61 	bl	800ea46 <__lo0bits>
 800ef84:	9b01      	ldr	r3, [sp, #4]
 800ef86:	6163      	str	r3, [r4, #20]
 800ef88:	3020      	adds	r0, #32
 800ef8a:	2201      	movs	r2, #1
 800ef8c:	e7e8      	b.n	800ef60 <__d2b+0x64>
 800ef8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef96:	6038      	str	r0, [r7, #0]
 800ef98:	6918      	ldr	r0, [r3, #16]
 800ef9a:	f7ff fd35 	bl	800ea08 <__hi0bits>
 800ef9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800efa2:	e7e5      	b.n	800ef70 <__d2b+0x74>
 800efa4:	08012cdc 	.word	0x08012cdc
 800efa8:	08012ced 	.word	0x08012ced

0800efac <__ssputs_r>:
 800efac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efb0:	688e      	ldr	r6, [r1, #8]
 800efb2:	461f      	mov	r7, r3
 800efb4:	42be      	cmp	r6, r7
 800efb6:	680b      	ldr	r3, [r1, #0]
 800efb8:	4682      	mov	sl, r0
 800efba:	460c      	mov	r4, r1
 800efbc:	4690      	mov	r8, r2
 800efbe:	d82d      	bhi.n	800f01c <__ssputs_r+0x70>
 800efc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800efc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800efc8:	d026      	beq.n	800f018 <__ssputs_r+0x6c>
 800efca:	6965      	ldr	r5, [r4, #20]
 800efcc:	6909      	ldr	r1, [r1, #16]
 800efce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800efd2:	eba3 0901 	sub.w	r9, r3, r1
 800efd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800efda:	1c7b      	adds	r3, r7, #1
 800efdc:	444b      	add	r3, r9
 800efde:	106d      	asrs	r5, r5, #1
 800efe0:	429d      	cmp	r5, r3
 800efe2:	bf38      	it	cc
 800efe4:	461d      	movcc	r5, r3
 800efe6:	0553      	lsls	r3, r2, #21
 800efe8:	d527      	bpl.n	800f03a <__ssputs_r+0x8e>
 800efea:	4629      	mov	r1, r5
 800efec:	f7ff fbd8 	bl	800e7a0 <_malloc_r>
 800eff0:	4606      	mov	r6, r0
 800eff2:	b360      	cbz	r0, 800f04e <__ssputs_r+0xa2>
 800eff4:	6921      	ldr	r1, [r4, #16]
 800eff6:	464a      	mov	r2, r9
 800eff8:	f7fe fcf5 	bl	800d9e6 <memcpy>
 800effc:	89a3      	ldrh	r3, [r4, #12]
 800effe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f006:	81a3      	strh	r3, [r4, #12]
 800f008:	6126      	str	r6, [r4, #16]
 800f00a:	6165      	str	r5, [r4, #20]
 800f00c:	444e      	add	r6, r9
 800f00e:	eba5 0509 	sub.w	r5, r5, r9
 800f012:	6026      	str	r6, [r4, #0]
 800f014:	60a5      	str	r5, [r4, #8]
 800f016:	463e      	mov	r6, r7
 800f018:	42be      	cmp	r6, r7
 800f01a:	d900      	bls.n	800f01e <__ssputs_r+0x72>
 800f01c:	463e      	mov	r6, r7
 800f01e:	6820      	ldr	r0, [r4, #0]
 800f020:	4632      	mov	r2, r6
 800f022:	4641      	mov	r1, r8
 800f024:	f000 f9c6 	bl	800f3b4 <memmove>
 800f028:	68a3      	ldr	r3, [r4, #8]
 800f02a:	1b9b      	subs	r3, r3, r6
 800f02c:	60a3      	str	r3, [r4, #8]
 800f02e:	6823      	ldr	r3, [r4, #0]
 800f030:	4433      	add	r3, r6
 800f032:	6023      	str	r3, [r4, #0]
 800f034:	2000      	movs	r0, #0
 800f036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f03a:	462a      	mov	r2, r5
 800f03c:	f000 fa28 	bl	800f490 <_realloc_r>
 800f040:	4606      	mov	r6, r0
 800f042:	2800      	cmp	r0, #0
 800f044:	d1e0      	bne.n	800f008 <__ssputs_r+0x5c>
 800f046:	6921      	ldr	r1, [r4, #16]
 800f048:	4650      	mov	r0, sl
 800f04a:	f7ff fb35 	bl	800e6b8 <_free_r>
 800f04e:	230c      	movs	r3, #12
 800f050:	f8ca 3000 	str.w	r3, [sl]
 800f054:	89a3      	ldrh	r3, [r4, #12]
 800f056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f05a:	81a3      	strh	r3, [r4, #12]
 800f05c:	f04f 30ff 	mov.w	r0, #4294967295
 800f060:	e7e9      	b.n	800f036 <__ssputs_r+0x8a>
	...

0800f064 <_svfiprintf_r>:
 800f064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f068:	4698      	mov	r8, r3
 800f06a:	898b      	ldrh	r3, [r1, #12]
 800f06c:	061b      	lsls	r3, r3, #24
 800f06e:	b09d      	sub	sp, #116	@ 0x74
 800f070:	4607      	mov	r7, r0
 800f072:	460d      	mov	r5, r1
 800f074:	4614      	mov	r4, r2
 800f076:	d510      	bpl.n	800f09a <_svfiprintf_r+0x36>
 800f078:	690b      	ldr	r3, [r1, #16]
 800f07a:	b973      	cbnz	r3, 800f09a <_svfiprintf_r+0x36>
 800f07c:	2140      	movs	r1, #64	@ 0x40
 800f07e:	f7ff fb8f 	bl	800e7a0 <_malloc_r>
 800f082:	6028      	str	r0, [r5, #0]
 800f084:	6128      	str	r0, [r5, #16]
 800f086:	b930      	cbnz	r0, 800f096 <_svfiprintf_r+0x32>
 800f088:	230c      	movs	r3, #12
 800f08a:	603b      	str	r3, [r7, #0]
 800f08c:	f04f 30ff 	mov.w	r0, #4294967295
 800f090:	b01d      	add	sp, #116	@ 0x74
 800f092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f096:	2340      	movs	r3, #64	@ 0x40
 800f098:	616b      	str	r3, [r5, #20]
 800f09a:	2300      	movs	r3, #0
 800f09c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f09e:	2320      	movs	r3, #32
 800f0a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f0a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0a8:	2330      	movs	r3, #48	@ 0x30
 800f0aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f248 <_svfiprintf_r+0x1e4>
 800f0ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f0b2:	f04f 0901 	mov.w	r9, #1
 800f0b6:	4623      	mov	r3, r4
 800f0b8:	469a      	mov	sl, r3
 800f0ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0be:	b10a      	cbz	r2, 800f0c4 <_svfiprintf_r+0x60>
 800f0c0:	2a25      	cmp	r2, #37	@ 0x25
 800f0c2:	d1f9      	bne.n	800f0b8 <_svfiprintf_r+0x54>
 800f0c4:	ebba 0b04 	subs.w	fp, sl, r4
 800f0c8:	d00b      	beq.n	800f0e2 <_svfiprintf_r+0x7e>
 800f0ca:	465b      	mov	r3, fp
 800f0cc:	4622      	mov	r2, r4
 800f0ce:	4629      	mov	r1, r5
 800f0d0:	4638      	mov	r0, r7
 800f0d2:	f7ff ff6b 	bl	800efac <__ssputs_r>
 800f0d6:	3001      	adds	r0, #1
 800f0d8:	f000 80a7 	beq.w	800f22a <_svfiprintf_r+0x1c6>
 800f0dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0de:	445a      	add	r2, fp
 800f0e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800f0e2:	f89a 3000 	ldrb.w	r3, [sl]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	f000 809f 	beq.w	800f22a <_svfiprintf_r+0x1c6>
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	f04f 32ff 	mov.w	r2, #4294967295
 800f0f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0f6:	f10a 0a01 	add.w	sl, sl, #1
 800f0fa:	9304      	str	r3, [sp, #16]
 800f0fc:	9307      	str	r3, [sp, #28]
 800f0fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f102:	931a      	str	r3, [sp, #104]	@ 0x68
 800f104:	4654      	mov	r4, sl
 800f106:	2205      	movs	r2, #5
 800f108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f10c:	484e      	ldr	r0, [pc, #312]	@ (800f248 <_svfiprintf_r+0x1e4>)
 800f10e:	f7f1 f87f 	bl	8000210 <memchr>
 800f112:	9a04      	ldr	r2, [sp, #16]
 800f114:	b9d8      	cbnz	r0, 800f14e <_svfiprintf_r+0xea>
 800f116:	06d0      	lsls	r0, r2, #27
 800f118:	bf44      	itt	mi
 800f11a:	2320      	movmi	r3, #32
 800f11c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f120:	0711      	lsls	r1, r2, #28
 800f122:	bf44      	itt	mi
 800f124:	232b      	movmi	r3, #43	@ 0x2b
 800f126:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f12a:	f89a 3000 	ldrb.w	r3, [sl]
 800f12e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f130:	d015      	beq.n	800f15e <_svfiprintf_r+0xfa>
 800f132:	9a07      	ldr	r2, [sp, #28]
 800f134:	4654      	mov	r4, sl
 800f136:	2000      	movs	r0, #0
 800f138:	f04f 0c0a 	mov.w	ip, #10
 800f13c:	4621      	mov	r1, r4
 800f13e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f142:	3b30      	subs	r3, #48	@ 0x30
 800f144:	2b09      	cmp	r3, #9
 800f146:	d94b      	bls.n	800f1e0 <_svfiprintf_r+0x17c>
 800f148:	b1b0      	cbz	r0, 800f178 <_svfiprintf_r+0x114>
 800f14a:	9207      	str	r2, [sp, #28]
 800f14c:	e014      	b.n	800f178 <_svfiprintf_r+0x114>
 800f14e:	eba0 0308 	sub.w	r3, r0, r8
 800f152:	fa09 f303 	lsl.w	r3, r9, r3
 800f156:	4313      	orrs	r3, r2
 800f158:	9304      	str	r3, [sp, #16]
 800f15a:	46a2      	mov	sl, r4
 800f15c:	e7d2      	b.n	800f104 <_svfiprintf_r+0xa0>
 800f15e:	9b03      	ldr	r3, [sp, #12]
 800f160:	1d19      	adds	r1, r3, #4
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	9103      	str	r1, [sp, #12]
 800f166:	2b00      	cmp	r3, #0
 800f168:	bfbb      	ittet	lt
 800f16a:	425b      	neglt	r3, r3
 800f16c:	f042 0202 	orrlt.w	r2, r2, #2
 800f170:	9307      	strge	r3, [sp, #28]
 800f172:	9307      	strlt	r3, [sp, #28]
 800f174:	bfb8      	it	lt
 800f176:	9204      	strlt	r2, [sp, #16]
 800f178:	7823      	ldrb	r3, [r4, #0]
 800f17a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f17c:	d10a      	bne.n	800f194 <_svfiprintf_r+0x130>
 800f17e:	7863      	ldrb	r3, [r4, #1]
 800f180:	2b2a      	cmp	r3, #42	@ 0x2a
 800f182:	d132      	bne.n	800f1ea <_svfiprintf_r+0x186>
 800f184:	9b03      	ldr	r3, [sp, #12]
 800f186:	1d1a      	adds	r2, r3, #4
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	9203      	str	r2, [sp, #12]
 800f18c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f190:	3402      	adds	r4, #2
 800f192:	9305      	str	r3, [sp, #20]
 800f194:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f258 <_svfiprintf_r+0x1f4>
 800f198:	7821      	ldrb	r1, [r4, #0]
 800f19a:	2203      	movs	r2, #3
 800f19c:	4650      	mov	r0, sl
 800f19e:	f7f1 f837 	bl	8000210 <memchr>
 800f1a2:	b138      	cbz	r0, 800f1b4 <_svfiprintf_r+0x150>
 800f1a4:	9b04      	ldr	r3, [sp, #16]
 800f1a6:	eba0 000a 	sub.w	r0, r0, sl
 800f1aa:	2240      	movs	r2, #64	@ 0x40
 800f1ac:	4082      	lsls	r2, r0
 800f1ae:	4313      	orrs	r3, r2
 800f1b0:	3401      	adds	r4, #1
 800f1b2:	9304      	str	r3, [sp, #16]
 800f1b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1b8:	4824      	ldr	r0, [pc, #144]	@ (800f24c <_svfiprintf_r+0x1e8>)
 800f1ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f1be:	2206      	movs	r2, #6
 800f1c0:	f7f1 f826 	bl	8000210 <memchr>
 800f1c4:	2800      	cmp	r0, #0
 800f1c6:	d036      	beq.n	800f236 <_svfiprintf_r+0x1d2>
 800f1c8:	4b21      	ldr	r3, [pc, #132]	@ (800f250 <_svfiprintf_r+0x1ec>)
 800f1ca:	bb1b      	cbnz	r3, 800f214 <_svfiprintf_r+0x1b0>
 800f1cc:	9b03      	ldr	r3, [sp, #12]
 800f1ce:	3307      	adds	r3, #7
 800f1d0:	f023 0307 	bic.w	r3, r3, #7
 800f1d4:	3308      	adds	r3, #8
 800f1d6:	9303      	str	r3, [sp, #12]
 800f1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1da:	4433      	add	r3, r6
 800f1dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1de:	e76a      	b.n	800f0b6 <_svfiprintf_r+0x52>
 800f1e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f1e4:	460c      	mov	r4, r1
 800f1e6:	2001      	movs	r0, #1
 800f1e8:	e7a8      	b.n	800f13c <_svfiprintf_r+0xd8>
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	3401      	adds	r4, #1
 800f1ee:	9305      	str	r3, [sp, #20]
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	f04f 0c0a 	mov.w	ip, #10
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1fc:	3a30      	subs	r2, #48	@ 0x30
 800f1fe:	2a09      	cmp	r2, #9
 800f200:	d903      	bls.n	800f20a <_svfiprintf_r+0x1a6>
 800f202:	2b00      	cmp	r3, #0
 800f204:	d0c6      	beq.n	800f194 <_svfiprintf_r+0x130>
 800f206:	9105      	str	r1, [sp, #20]
 800f208:	e7c4      	b.n	800f194 <_svfiprintf_r+0x130>
 800f20a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f20e:	4604      	mov	r4, r0
 800f210:	2301      	movs	r3, #1
 800f212:	e7f0      	b.n	800f1f6 <_svfiprintf_r+0x192>
 800f214:	ab03      	add	r3, sp, #12
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	462a      	mov	r2, r5
 800f21a:	4b0e      	ldr	r3, [pc, #56]	@ (800f254 <_svfiprintf_r+0x1f0>)
 800f21c:	a904      	add	r1, sp, #16
 800f21e:	4638      	mov	r0, r7
 800f220:	f7fd fe3c 	bl	800ce9c <_printf_float>
 800f224:	1c42      	adds	r2, r0, #1
 800f226:	4606      	mov	r6, r0
 800f228:	d1d6      	bne.n	800f1d8 <_svfiprintf_r+0x174>
 800f22a:	89ab      	ldrh	r3, [r5, #12]
 800f22c:	065b      	lsls	r3, r3, #25
 800f22e:	f53f af2d 	bmi.w	800f08c <_svfiprintf_r+0x28>
 800f232:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f234:	e72c      	b.n	800f090 <_svfiprintf_r+0x2c>
 800f236:	ab03      	add	r3, sp, #12
 800f238:	9300      	str	r3, [sp, #0]
 800f23a:	462a      	mov	r2, r5
 800f23c:	4b05      	ldr	r3, [pc, #20]	@ (800f254 <_svfiprintf_r+0x1f0>)
 800f23e:	a904      	add	r1, sp, #16
 800f240:	4638      	mov	r0, r7
 800f242:	f7fe f8c3 	bl	800d3cc <_printf_i>
 800f246:	e7ed      	b.n	800f224 <_svfiprintf_r+0x1c0>
 800f248:	08012d46 	.word	0x08012d46
 800f24c:	08012d50 	.word	0x08012d50
 800f250:	0800ce9d 	.word	0x0800ce9d
 800f254:	0800efad 	.word	0x0800efad
 800f258:	08012d4c 	.word	0x08012d4c

0800f25c <__sflush_r>:
 800f25c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f264:	0716      	lsls	r6, r2, #28
 800f266:	4605      	mov	r5, r0
 800f268:	460c      	mov	r4, r1
 800f26a:	d454      	bmi.n	800f316 <__sflush_r+0xba>
 800f26c:	684b      	ldr	r3, [r1, #4]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	dc02      	bgt.n	800f278 <__sflush_r+0x1c>
 800f272:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f274:	2b00      	cmp	r3, #0
 800f276:	dd48      	ble.n	800f30a <__sflush_r+0xae>
 800f278:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f27a:	2e00      	cmp	r6, #0
 800f27c:	d045      	beq.n	800f30a <__sflush_r+0xae>
 800f27e:	2300      	movs	r3, #0
 800f280:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f284:	682f      	ldr	r7, [r5, #0]
 800f286:	6a21      	ldr	r1, [r4, #32]
 800f288:	602b      	str	r3, [r5, #0]
 800f28a:	d030      	beq.n	800f2ee <__sflush_r+0x92>
 800f28c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f28e:	89a3      	ldrh	r3, [r4, #12]
 800f290:	0759      	lsls	r1, r3, #29
 800f292:	d505      	bpl.n	800f2a0 <__sflush_r+0x44>
 800f294:	6863      	ldr	r3, [r4, #4]
 800f296:	1ad2      	subs	r2, r2, r3
 800f298:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f29a:	b10b      	cbz	r3, 800f2a0 <__sflush_r+0x44>
 800f29c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f29e:	1ad2      	subs	r2, r2, r3
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f2a4:	6a21      	ldr	r1, [r4, #32]
 800f2a6:	4628      	mov	r0, r5
 800f2a8:	47b0      	blx	r6
 800f2aa:	1c43      	adds	r3, r0, #1
 800f2ac:	89a3      	ldrh	r3, [r4, #12]
 800f2ae:	d106      	bne.n	800f2be <__sflush_r+0x62>
 800f2b0:	6829      	ldr	r1, [r5, #0]
 800f2b2:	291d      	cmp	r1, #29
 800f2b4:	d82b      	bhi.n	800f30e <__sflush_r+0xb2>
 800f2b6:	4a2a      	ldr	r2, [pc, #168]	@ (800f360 <__sflush_r+0x104>)
 800f2b8:	40ca      	lsrs	r2, r1
 800f2ba:	07d6      	lsls	r6, r2, #31
 800f2bc:	d527      	bpl.n	800f30e <__sflush_r+0xb2>
 800f2be:	2200      	movs	r2, #0
 800f2c0:	6062      	str	r2, [r4, #4]
 800f2c2:	04d9      	lsls	r1, r3, #19
 800f2c4:	6922      	ldr	r2, [r4, #16]
 800f2c6:	6022      	str	r2, [r4, #0]
 800f2c8:	d504      	bpl.n	800f2d4 <__sflush_r+0x78>
 800f2ca:	1c42      	adds	r2, r0, #1
 800f2cc:	d101      	bne.n	800f2d2 <__sflush_r+0x76>
 800f2ce:	682b      	ldr	r3, [r5, #0]
 800f2d0:	b903      	cbnz	r3, 800f2d4 <__sflush_r+0x78>
 800f2d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f2d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f2d6:	602f      	str	r7, [r5, #0]
 800f2d8:	b1b9      	cbz	r1, 800f30a <__sflush_r+0xae>
 800f2da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f2de:	4299      	cmp	r1, r3
 800f2e0:	d002      	beq.n	800f2e8 <__sflush_r+0x8c>
 800f2e2:	4628      	mov	r0, r5
 800f2e4:	f7ff f9e8 	bl	800e6b8 <_free_r>
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800f2ec:	e00d      	b.n	800f30a <__sflush_r+0xae>
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	4628      	mov	r0, r5
 800f2f2:	47b0      	blx	r6
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	1c50      	adds	r0, r2, #1
 800f2f8:	d1c9      	bne.n	800f28e <__sflush_r+0x32>
 800f2fa:	682b      	ldr	r3, [r5, #0]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d0c6      	beq.n	800f28e <__sflush_r+0x32>
 800f300:	2b1d      	cmp	r3, #29
 800f302:	d001      	beq.n	800f308 <__sflush_r+0xac>
 800f304:	2b16      	cmp	r3, #22
 800f306:	d11e      	bne.n	800f346 <__sflush_r+0xea>
 800f308:	602f      	str	r7, [r5, #0]
 800f30a:	2000      	movs	r0, #0
 800f30c:	e022      	b.n	800f354 <__sflush_r+0xf8>
 800f30e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f312:	b21b      	sxth	r3, r3
 800f314:	e01b      	b.n	800f34e <__sflush_r+0xf2>
 800f316:	690f      	ldr	r7, [r1, #16]
 800f318:	2f00      	cmp	r7, #0
 800f31a:	d0f6      	beq.n	800f30a <__sflush_r+0xae>
 800f31c:	0793      	lsls	r3, r2, #30
 800f31e:	680e      	ldr	r6, [r1, #0]
 800f320:	bf08      	it	eq
 800f322:	694b      	ldreq	r3, [r1, #20]
 800f324:	600f      	str	r7, [r1, #0]
 800f326:	bf18      	it	ne
 800f328:	2300      	movne	r3, #0
 800f32a:	eba6 0807 	sub.w	r8, r6, r7
 800f32e:	608b      	str	r3, [r1, #8]
 800f330:	f1b8 0f00 	cmp.w	r8, #0
 800f334:	dde9      	ble.n	800f30a <__sflush_r+0xae>
 800f336:	6a21      	ldr	r1, [r4, #32]
 800f338:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f33a:	4643      	mov	r3, r8
 800f33c:	463a      	mov	r2, r7
 800f33e:	4628      	mov	r0, r5
 800f340:	47b0      	blx	r6
 800f342:	2800      	cmp	r0, #0
 800f344:	dc08      	bgt.n	800f358 <__sflush_r+0xfc>
 800f346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f34a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f34e:	81a3      	strh	r3, [r4, #12]
 800f350:	f04f 30ff 	mov.w	r0, #4294967295
 800f354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f358:	4407      	add	r7, r0
 800f35a:	eba8 0800 	sub.w	r8, r8, r0
 800f35e:	e7e7      	b.n	800f330 <__sflush_r+0xd4>
 800f360:	20400001 	.word	0x20400001

0800f364 <_fflush_r>:
 800f364:	b538      	push	{r3, r4, r5, lr}
 800f366:	690b      	ldr	r3, [r1, #16]
 800f368:	4605      	mov	r5, r0
 800f36a:	460c      	mov	r4, r1
 800f36c:	b913      	cbnz	r3, 800f374 <_fflush_r+0x10>
 800f36e:	2500      	movs	r5, #0
 800f370:	4628      	mov	r0, r5
 800f372:	bd38      	pop	{r3, r4, r5, pc}
 800f374:	b118      	cbz	r0, 800f37e <_fflush_r+0x1a>
 800f376:	6a03      	ldr	r3, [r0, #32]
 800f378:	b90b      	cbnz	r3, 800f37e <_fflush_r+0x1a>
 800f37a:	f7fe f9d1 	bl	800d720 <__sinit>
 800f37e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d0f3      	beq.n	800f36e <_fflush_r+0xa>
 800f386:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f388:	07d0      	lsls	r0, r2, #31
 800f38a:	d404      	bmi.n	800f396 <_fflush_r+0x32>
 800f38c:	0599      	lsls	r1, r3, #22
 800f38e:	d402      	bmi.n	800f396 <_fflush_r+0x32>
 800f390:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f392:	f7fe fb26 	bl	800d9e2 <__retarget_lock_acquire_recursive>
 800f396:	4628      	mov	r0, r5
 800f398:	4621      	mov	r1, r4
 800f39a:	f7ff ff5f 	bl	800f25c <__sflush_r>
 800f39e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f3a0:	07da      	lsls	r2, r3, #31
 800f3a2:	4605      	mov	r5, r0
 800f3a4:	d4e4      	bmi.n	800f370 <_fflush_r+0xc>
 800f3a6:	89a3      	ldrh	r3, [r4, #12]
 800f3a8:	059b      	lsls	r3, r3, #22
 800f3aa:	d4e1      	bmi.n	800f370 <_fflush_r+0xc>
 800f3ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f3ae:	f7fe fb19 	bl	800d9e4 <__retarget_lock_release_recursive>
 800f3b2:	e7dd      	b.n	800f370 <_fflush_r+0xc>

0800f3b4 <memmove>:
 800f3b4:	4288      	cmp	r0, r1
 800f3b6:	b510      	push	{r4, lr}
 800f3b8:	eb01 0402 	add.w	r4, r1, r2
 800f3bc:	d902      	bls.n	800f3c4 <memmove+0x10>
 800f3be:	4284      	cmp	r4, r0
 800f3c0:	4623      	mov	r3, r4
 800f3c2:	d807      	bhi.n	800f3d4 <memmove+0x20>
 800f3c4:	1e43      	subs	r3, r0, #1
 800f3c6:	42a1      	cmp	r1, r4
 800f3c8:	d008      	beq.n	800f3dc <memmove+0x28>
 800f3ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3d2:	e7f8      	b.n	800f3c6 <memmove+0x12>
 800f3d4:	4402      	add	r2, r0
 800f3d6:	4601      	mov	r1, r0
 800f3d8:	428a      	cmp	r2, r1
 800f3da:	d100      	bne.n	800f3de <memmove+0x2a>
 800f3dc:	bd10      	pop	{r4, pc}
 800f3de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f3e6:	e7f7      	b.n	800f3d8 <memmove+0x24>

0800f3e8 <_sbrk_r>:
 800f3e8:	b538      	push	{r3, r4, r5, lr}
 800f3ea:	4d06      	ldr	r5, [pc, #24]	@ (800f404 <_sbrk_r+0x1c>)
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	4604      	mov	r4, r0
 800f3f0:	4608      	mov	r0, r1
 800f3f2:	602b      	str	r3, [r5, #0]
 800f3f4:	f7f5 fe4e 	bl	8005094 <_sbrk>
 800f3f8:	1c43      	adds	r3, r0, #1
 800f3fa:	d102      	bne.n	800f402 <_sbrk_r+0x1a>
 800f3fc:	682b      	ldr	r3, [r5, #0]
 800f3fe:	b103      	cbz	r3, 800f402 <_sbrk_r+0x1a>
 800f400:	6023      	str	r3, [r4, #0]
 800f402:	bd38      	pop	{r3, r4, r5, pc}
 800f404:	20000f44 	.word	0x20000f44

0800f408 <__assert_func>:
 800f408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f40a:	4614      	mov	r4, r2
 800f40c:	461a      	mov	r2, r3
 800f40e:	4b09      	ldr	r3, [pc, #36]	@ (800f434 <__assert_func+0x2c>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	4605      	mov	r5, r0
 800f414:	68d8      	ldr	r0, [r3, #12]
 800f416:	b14c      	cbz	r4, 800f42c <__assert_func+0x24>
 800f418:	4b07      	ldr	r3, [pc, #28]	@ (800f438 <__assert_func+0x30>)
 800f41a:	9100      	str	r1, [sp, #0]
 800f41c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f420:	4906      	ldr	r1, [pc, #24]	@ (800f43c <__assert_func+0x34>)
 800f422:	462b      	mov	r3, r5
 800f424:	f000 f870 	bl	800f508 <fiprintf>
 800f428:	f000 f880 	bl	800f52c <abort>
 800f42c:	4b04      	ldr	r3, [pc, #16]	@ (800f440 <__assert_func+0x38>)
 800f42e:	461c      	mov	r4, r3
 800f430:	e7f3      	b.n	800f41a <__assert_func+0x12>
 800f432:	bf00      	nop
 800f434:	200000c8 	.word	0x200000c8
 800f438:	08012d61 	.word	0x08012d61
 800f43c:	08012d6e 	.word	0x08012d6e
 800f440:	08012d9c 	.word	0x08012d9c

0800f444 <_calloc_r>:
 800f444:	b570      	push	{r4, r5, r6, lr}
 800f446:	fba1 5402 	umull	r5, r4, r1, r2
 800f44a:	b934      	cbnz	r4, 800f45a <_calloc_r+0x16>
 800f44c:	4629      	mov	r1, r5
 800f44e:	f7ff f9a7 	bl	800e7a0 <_malloc_r>
 800f452:	4606      	mov	r6, r0
 800f454:	b928      	cbnz	r0, 800f462 <_calloc_r+0x1e>
 800f456:	4630      	mov	r0, r6
 800f458:	bd70      	pop	{r4, r5, r6, pc}
 800f45a:	220c      	movs	r2, #12
 800f45c:	6002      	str	r2, [r0, #0]
 800f45e:	2600      	movs	r6, #0
 800f460:	e7f9      	b.n	800f456 <_calloc_r+0x12>
 800f462:	462a      	mov	r2, r5
 800f464:	4621      	mov	r1, r4
 800f466:	f7fe fa2c 	bl	800d8c2 <memset>
 800f46a:	e7f4      	b.n	800f456 <_calloc_r+0x12>

0800f46c <__ascii_mbtowc>:
 800f46c:	b082      	sub	sp, #8
 800f46e:	b901      	cbnz	r1, 800f472 <__ascii_mbtowc+0x6>
 800f470:	a901      	add	r1, sp, #4
 800f472:	b142      	cbz	r2, 800f486 <__ascii_mbtowc+0x1a>
 800f474:	b14b      	cbz	r3, 800f48a <__ascii_mbtowc+0x1e>
 800f476:	7813      	ldrb	r3, [r2, #0]
 800f478:	600b      	str	r3, [r1, #0]
 800f47a:	7812      	ldrb	r2, [r2, #0]
 800f47c:	1e10      	subs	r0, r2, #0
 800f47e:	bf18      	it	ne
 800f480:	2001      	movne	r0, #1
 800f482:	b002      	add	sp, #8
 800f484:	4770      	bx	lr
 800f486:	4610      	mov	r0, r2
 800f488:	e7fb      	b.n	800f482 <__ascii_mbtowc+0x16>
 800f48a:	f06f 0001 	mvn.w	r0, #1
 800f48e:	e7f8      	b.n	800f482 <__ascii_mbtowc+0x16>

0800f490 <_realloc_r>:
 800f490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f494:	4607      	mov	r7, r0
 800f496:	4614      	mov	r4, r2
 800f498:	460d      	mov	r5, r1
 800f49a:	b921      	cbnz	r1, 800f4a6 <_realloc_r+0x16>
 800f49c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4a0:	4611      	mov	r1, r2
 800f4a2:	f7ff b97d 	b.w	800e7a0 <_malloc_r>
 800f4a6:	b92a      	cbnz	r2, 800f4b4 <_realloc_r+0x24>
 800f4a8:	f7ff f906 	bl	800e6b8 <_free_r>
 800f4ac:	4625      	mov	r5, r4
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4b4:	f000 f841 	bl	800f53a <_malloc_usable_size_r>
 800f4b8:	4284      	cmp	r4, r0
 800f4ba:	4606      	mov	r6, r0
 800f4bc:	d802      	bhi.n	800f4c4 <_realloc_r+0x34>
 800f4be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f4c2:	d8f4      	bhi.n	800f4ae <_realloc_r+0x1e>
 800f4c4:	4621      	mov	r1, r4
 800f4c6:	4638      	mov	r0, r7
 800f4c8:	f7ff f96a 	bl	800e7a0 <_malloc_r>
 800f4cc:	4680      	mov	r8, r0
 800f4ce:	b908      	cbnz	r0, 800f4d4 <_realloc_r+0x44>
 800f4d0:	4645      	mov	r5, r8
 800f4d2:	e7ec      	b.n	800f4ae <_realloc_r+0x1e>
 800f4d4:	42b4      	cmp	r4, r6
 800f4d6:	4622      	mov	r2, r4
 800f4d8:	4629      	mov	r1, r5
 800f4da:	bf28      	it	cs
 800f4dc:	4632      	movcs	r2, r6
 800f4de:	f7fe fa82 	bl	800d9e6 <memcpy>
 800f4e2:	4629      	mov	r1, r5
 800f4e4:	4638      	mov	r0, r7
 800f4e6:	f7ff f8e7 	bl	800e6b8 <_free_r>
 800f4ea:	e7f1      	b.n	800f4d0 <_realloc_r+0x40>

0800f4ec <__ascii_wctomb>:
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	4608      	mov	r0, r1
 800f4f0:	b141      	cbz	r1, 800f504 <__ascii_wctomb+0x18>
 800f4f2:	2aff      	cmp	r2, #255	@ 0xff
 800f4f4:	d904      	bls.n	800f500 <__ascii_wctomb+0x14>
 800f4f6:	228a      	movs	r2, #138	@ 0x8a
 800f4f8:	601a      	str	r2, [r3, #0]
 800f4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f4fe:	4770      	bx	lr
 800f500:	700a      	strb	r2, [r1, #0]
 800f502:	2001      	movs	r0, #1
 800f504:	4770      	bx	lr
	...

0800f508 <fiprintf>:
 800f508:	b40e      	push	{r1, r2, r3}
 800f50a:	b503      	push	{r0, r1, lr}
 800f50c:	4601      	mov	r1, r0
 800f50e:	ab03      	add	r3, sp, #12
 800f510:	4805      	ldr	r0, [pc, #20]	@ (800f528 <fiprintf+0x20>)
 800f512:	f853 2b04 	ldr.w	r2, [r3], #4
 800f516:	6800      	ldr	r0, [r0, #0]
 800f518:	9301      	str	r3, [sp, #4]
 800f51a:	f000 f83f 	bl	800f59c <_vfiprintf_r>
 800f51e:	b002      	add	sp, #8
 800f520:	f85d eb04 	ldr.w	lr, [sp], #4
 800f524:	b003      	add	sp, #12
 800f526:	4770      	bx	lr
 800f528:	200000c8 	.word	0x200000c8

0800f52c <abort>:
 800f52c:	b508      	push	{r3, lr}
 800f52e:	2006      	movs	r0, #6
 800f530:	f000 fa08 	bl	800f944 <raise>
 800f534:	2001      	movs	r0, #1
 800f536:	f7f5 fd35 	bl	8004fa4 <_exit>

0800f53a <_malloc_usable_size_r>:
 800f53a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f53e:	1f18      	subs	r0, r3, #4
 800f540:	2b00      	cmp	r3, #0
 800f542:	bfbc      	itt	lt
 800f544:	580b      	ldrlt	r3, [r1, r0]
 800f546:	18c0      	addlt	r0, r0, r3
 800f548:	4770      	bx	lr

0800f54a <__sfputc_r>:
 800f54a:	6893      	ldr	r3, [r2, #8]
 800f54c:	3b01      	subs	r3, #1
 800f54e:	2b00      	cmp	r3, #0
 800f550:	b410      	push	{r4}
 800f552:	6093      	str	r3, [r2, #8]
 800f554:	da08      	bge.n	800f568 <__sfputc_r+0x1e>
 800f556:	6994      	ldr	r4, [r2, #24]
 800f558:	42a3      	cmp	r3, r4
 800f55a:	db01      	blt.n	800f560 <__sfputc_r+0x16>
 800f55c:	290a      	cmp	r1, #10
 800f55e:	d103      	bne.n	800f568 <__sfputc_r+0x1e>
 800f560:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f564:	f000 b932 	b.w	800f7cc <__swbuf_r>
 800f568:	6813      	ldr	r3, [r2, #0]
 800f56a:	1c58      	adds	r0, r3, #1
 800f56c:	6010      	str	r0, [r2, #0]
 800f56e:	7019      	strb	r1, [r3, #0]
 800f570:	4608      	mov	r0, r1
 800f572:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f576:	4770      	bx	lr

0800f578 <__sfputs_r>:
 800f578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f57a:	4606      	mov	r6, r0
 800f57c:	460f      	mov	r7, r1
 800f57e:	4614      	mov	r4, r2
 800f580:	18d5      	adds	r5, r2, r3
 800f582:	42ac      	cmp	r4, r5
 800f584:	d101      	bne.n	800f58a <__sfputs_r+0x12>
 800f586:	2000      	movs	r0, #0
 800f588:	e007      	b.n	800f59a <__sfputs_r+0x22>
 800f58a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f58e:	463a      	mov	r2, r7
 800f590:	4630      	mov	r0, r6
 800f592:	f7ff ffda 	bl	800f54a <__sfputc_r>
 800f596:	1c43      	adds	r3, r0, #1
 800f598:	d1f3      	bne.n	800f582 <__sfputs_r+0xa>
 800f59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f59c <_vfiprintf_r>:
 800f59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5a0:	460d      	mov	r5, r1
 800f5a2:	b09d      	sub	sp, #116	@ 0x74
 800f5a4:	4614      	mov	r4, r2
 800f5a6:	4698      	mov	r8, r3
 800f5a8:	4606      	mov	r6, r0
 800f5aa:	b118      	cbz	r0, 800f5b4 <_vfiprintf_r+0x18>
 800f5ac:	6a03      	ldr	r3, [r0, #32]
 800f5ae:	b90b      	cbnz	r3, 800f5b4 <_vfiprintf_r+0x18>
 800f5b0:	f7fe f8b6 	bl	800d720 <__sinit>
 800f5b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5b6:	07d9      	lsls	r1, r3, #31
 800f5b8:	d405      	bmi.n	800f5c6 <_vfiprintf_r+0x2a>
 800f5ba:	89ab      	ldrh	r3, [r5, #12]
 800f5bc:	059a      	lsls	r2, r3, #22
 800f5be:	d402      	bmi.n	800f5c6 <_vfiprintf_r+0x2a>
 800f5c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5c2:	f7fe fa0e 	bl	800d9e2 <__retarget_lock_acquire_recursive>
 800f5c6:	89ab      	ldrh	r3, [r5, #12]
 800f5c8:	071b      	lsls	r3, r3, #28
 800f5ca:	d501      	bpl.n	800f5d0 <_vfiprintf_r+0x34>
 800f5cc:	692b      	ldr	r3, [r5, #16]
 800f5ce:	b99b      	cbnz	r3, 800f5f8 <_vfiprintf_r+0x5c>
 800f5d0:	4629      	mov	r1, r5
 800f5d2:	4630      	mov	r0, r6
 800f5d4:	f000 f938 	bl	800f848 <__swsetup_r>
 800f5d8:	b170      	cbz	r0, 800f5f8 <_vfiprintf_r+0x5c>
 800f5da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f5dc:	07dc      	lsls	r4, r3, #31
 800f5de:	d504      	bpl.n	800f5ea <_vfiprintf_r+0x4e>
 800f5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f5e4:	b01d      	add	sp, #116	@ 0x74
 800f5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ea:	89ab      	ldrh	r3, [r5, #12]
 800f5ec:	0598      	lsls	r0, r3, #22
 800f5ee:	d4f7      	bmi.n	800f5e0 <_vfiprintf_r+0x44>
 800f5f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f5f2:	f7fe f9f7 	bl	800d9e4 <__retarget_lock_release_recursive>
 800f5f6:	e7f3      	b.n	800f5e0 <_vfiprintf_r+0x44>
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5fc:	2320      	movs	r3, #32
 800f5fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f602:	f8cd 800c 	str.w	r8, [sp, #12]
 800f606:	2330      	movs	r3, #48	@ 0x30
 800f608:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f7b8 <_vfiprintf_r+0x21c>
 800f60c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f610:	f04f 0901 	mov.w	r9, #1
 800f614:	4623      	mov	r3, r4
 800f616:	469a      	mov	sl, r3
 800f618:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f61c:	b10a      	cbz	r2, 800f622 <_vfiprintf_r+0x86>
 800f61e:	2a25      	cmp	r2, #37	@ 0x25
 800f620:	d1f9      	bne.n	800f616 <_vfiprintf_r+0x7a>
 800f622:	ebba 0b04 	subs.w	fp, sl, r4
 800f626:	d00b      	beq.n	800f640 <_vfiprintf_r+0xa4>
 800f628:	465b      	mov	r3, fp
 800f62a:	4622      	mov	r2, r4
 800f62c:	4629      	mov	r1, r5
 800f62e:	4630      	mov	r0, r6
 800f630:	f7ff ffa2 	bl	800f578 <__sfputs_r>
 800f634:	3001      	adds	r0, #1
 800f636:	f000 80a7 	beq.w	800f788 <_vfiprintf_r+0x1ec>
 800f63a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f63c:	445a      	add	r2, fp
 800f63e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f640:	f89a 3000 	ldrb.w	r3, [sl]
 800f644:	2b00      	cmp	r3, #0
 800f646:	f000 809f 	beq.w	800f788 <_vfiprintf_r+0x1ec>
 800f64a:	2300      	movs	r3, #0
 800f64c:	f04f 32ff 	mov.w	r2, #4294967295
 800f650:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f654:	f10a 0a01 	add.w	sl, sl, #1
 800f658:	9304      	str	r3, [sp, #16]
 800f65a:	9307      	str	r3, [sp, #28]
 800f65c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f660:	931a      	str	r3, [sp, #104]	@ 0x68
 800f662:	4654      	mov	r4, sl
 800f664:	2205      	movs	r2, #5
 800f666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f66a:	4853      	ldr	r0, [pc, #332]	@ (800f7b8 <_vfiprintf_r+0x21c>)
 800f66c:	f7f0 fdd0 	bl	8000210 <memchr>
 800f670:	9a04      	ldr	r2, [sp, #16]
 800f672:	b9d8      	cbnz	r0, 800f6ac <_vfiprintf_r+0x110>
 800f674:	06d1      	lsls	r1, r2, #27
 800f676:	bf44      	itt	mi
 800f678:	2320      	movmi	r3, #32
 800f67a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f67e:	0713      	lsls	r3, r2, #28
 800f680:	bf44      	itt	mi
 800f682:	232b      	movmi	r3, #43	@ 0x2b
 800f684:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f688:	f89a 3000 	ldrb.w	r3, [sl]
 800f68c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f68e:	d015      	beq.n	800f6bc <_vfiprintf_r+0x120>
 800f690:	9a07      	ldr	r2, [sp, #28]
 800f692:	4654      	mov	r4, sl
 800f694:	2000      	movs	r0, #0
 800f696:	f04f 0c0a 	mov.w	ip, #10
 800f69a:	4621      	mov	r1, r4
 800f69c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6a0:	3b30      	subs	r3, #48	@ 0x30
 800f6a2:	2b09      	cmp	r3, #9
 800f6a4:	d94b      	bls.n	800f73e <_vfiprintf_r+0x1a2>
 800f6a6:	b1b0      	cbz	r0, 800f6d6 <_vfiprintf_r+0x13a>
 800f6a8:	9207      	str	r2, [sp, #28]
 800f6aa:	e014      	b.n	800f6d6 <_vfiprintf_r+0x13a>
 800f6ac:	eba0 0308 	sub.w	r3, r0, r8
 800f6b0:	fa09 f303 	lsl.w	r3, r9, r3
 800f6b4:	4313      	orrs	r3, r2
 800f6b6:	9304      	str	r3, [sp, #16]
 800f6b8:	46a2      	mov	sl, r4
 800f6ba:	e7d2      	b.n	800f662 <_vfiprintf_r+0xc6>
 800f6bc:	9b03      	ldr	r3, [sp, #12]
 800f6be:	1d19      	adds	r1, r3, #4
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	9103      	str	r1, [sp, #12]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	bfbb      	ittet	lt
 800f6c8:	425b      	neglt	r3, r3
 800f6ca:	f042 0202 	orrlt.w	r2, r2, #2
 800f6ce:	9307      	strge	r3, [sp, #28]
 800f6d0:	9307      	strlt	r3, [sp, #28]
 800f6d2:	bfb8      	it	lt
 800f6d4:	9204      	strlt	r2, [sp, #16]
 800f6d6:	7823      	ldrb	r3, [r4, #0]
 800f6d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f6da:	d10a      	bne.n	800f6f2 <_vfiprintf_r+0x156>
 800f6dc:	7863      	ldrb	r3, [r4, #1]
 800f6de:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6e0:	d132      	bne.n	800f748 <_vfiprintf_r+0x1ac>
 800f6e2:	9b03      	ldr	r3, [sp, #12]
 800f6e4:	1d1a      	adds	r2, r3, #4
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	9203      	str	r2, [sp, #12]
 800f6ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f6ee:	3402      	adds	r4, #2
 800f6f0:	9305      	str	r3, [sp, #20]
 800f6f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f7c8 <_vfiprintf_r+0x22c>
 800f6f6:	7821      	ldrb	r1, [r4, #0]
 800f6f8:	2203      	movs	r2, #3
 800f6fa:	4650      	mov	r0, sl
 800f6fc:	f7f0 fd88 	bl	8000210 <memchr>
 800f700:	b138      	cbz	r0, 800f712 <_vfiprintf_r+0x176>
 800f702:	9b04      	ldr	r3, [sp, #16]
 800f704:	eba0 000a 	sub.w	r0, r0, sl
 800f708:	2240      	movs	r2, #64	@ 0x40
 800f70a:	4082      	lsls	r2, r0
 800f70c:	4313      	orrs	r3, r2
 800f70e:	3401      	adds	r4, #1
 800f710:	9304      	str	r3, [sp, #16]
 800f712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f716:	4829      	ldr	r0, [pc, #164]	@ (800f7bc <_vfiprintf_r+0x220>)
 800f718:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f71c:	2206      	movs	r2, #6
 800f71e:	f7f0 fd77 	bl	8000210 <memchr>
 800f722:	2800      	cmp	r0, #0
 800f724:	d03f      	beq.n	800f7a6 <_vfiprintf_r+0x20a>
 800f726:	4b26      	ldr	r3, [pc, #152]	@ (800f7c0 <_vfiprintf_r+0x224>)
 800f728:	bb1b      	cbnz	r3, 800f772 <_vfiprintf_r+0x1d6>
 800f72a:	9b03      	ldr	r3, [sp, #12]
 800f72c:	3307      	adds	r3, #7
 800f72e:	f023 0307 	bic.w	r3, r3, #7
 800f732:	3308      	adds	r3, #8
 800f734:	9303      	str	r3, [sp, #12]
 800f736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f738:	443b      	add	r3, r7
 800f73a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f73c:	e76a      	b.n	800f614 <_vfiprintf_r+0x78>
 800f73e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f742:	460c      	mov	r4, r1
 800f744:	2001      	movs	r0, #1
 800f746:	e7a8      	b.n	800f69a <_vfiprintf_r+0xfe>
 800f748:	2300      	movs	r3, #0
 800f74a:	3401      	adds	r4, #1
 800f74c:	9305      	str	r3, [sp, #20]
 800f74e:	4619      	mov	r1, r3
 800f750:	f04f 0c0a 	mov.w	ip, #10
 800f754:	4620      	mov	r0, r4
 800f756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f75a:	3a30      	subs	r2, #48	@ 0x30
 800f75c:	2a09      	cmp	r2, #9
 800f75e:	d903      	bls.n	800f768 <_vfiprintf_r+0x1cc>
 800f760:	2b00      	cmp	r3, #0
 800f762:	d0c6      	beq.n	800f6f2 <_vfiprintf_r+0x156>
 800f764:	9105      	str	r1, [sp, #20]
 800f766:	e7c4      	b.n	800f6f2 <_vfiprintf_r+0x156>
 800f768:	fb0c 2101 	mla	r1, ip, r1, r2
 800f76c:	4604      	mov	r4, r0
 800f76e:	2301      	movs	r3, #1
 800f770:	e7f0      	b.n	800f754 <_vfiprintf_r+0x1b8>
 800f772:	ab03      	add	r3, sp, #12
 800f774:	9300      	str	r3, [sp, #0]
 800f776:	462a      	mov	r2, r5
 800f778:	4b12      	ldr	r3, [pc, #72]	@ (800f7c4 <_vfiprintf_r+0x228>)
 800f77a:	a904      	add	r1, sp, #16
 800f77c:	4630      	mov	r0, r6
 800f77e:	f7fd fb8d 	bl	800ce9c <_printf_float>
 800f782:	4607      	mov	r7, r0
 800f784:	1c78      	adds	r0, r7, #1
 800f786:	d1d6      	bne.n	800f736 <_vfiprintf_r+0x19a>
 800f788:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f78a:	07d9      	lsls	r1, r3, #31
 800f78c:	d405      	bmi.n	800f79a <_vfiprintf_r+0x1fe>
 800f78e:	89ab      	ldrh	r3, [r5, #12]
 800f790:	059a      	lsls	r2, r3, #22
 800f792:	d402      	bmi.n	800f79a <_vfiprintf_r+0x1fe>
 800f794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f796:	f7fe f925 	bl	800d9e4 <__retarget_lock_release_recursive>
 800f79a:	89ab      	ldrh	r3, [r5, #12]
 800f79c:	065b      	lsls	r3, r3, #25
 800f79e:	f53f af1f 	bmi.w	800f5e0 <_vfiprintf_r+0x44>
 800f7a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f7a4:	e71e      	b.n	800f5e4 <_vfiprintf_r+0x48>
 800f7a6:	ab03      	add	r3, sp, #12
 800f7a8:	9300      	str	r3, [sp, #0]
 800f7aa:	462a      	mov	r2, r5
 800f7ac:	4b05      	ldr	r3, [pc, #20]	@ (800f7c4 <_vfiprintf_r+0x228>)
 800f7ae:	a904      	add	r1, sp, #16
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	f7fd fe0b 	bl	800d3cc <_printf_i>
 800f7b6:	e7e4      	b.n	800f782 <_vfiprintf_r+0x1e6>
 800f7b8:	08012d46 	.word	0x08012d46
 800f7bc:	08012d50 	.word	0x08012d50
 800f7c0:	0800ce9d 	.word	0x0800ce9d
 800f7c4:	0800f579 	.word	0x0800f579
 800f7c8:	08012d4c 	.word	0x08012d4c

0800f7cc <__swbuf_r>:
 800f7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ce:	460e      	mov	r6, r1
 800f7d0:	4614      	mov	r4, r2
 800f7d2:	4605      	mov	r5, r0
 800f7d4:	b118      	cbz	r0, 800f7de <__swbuf_r+0x12>
 800f7d6:	6a03      	ldr	r3, [r0, #32]
 800f7d8:	b90b      	cbnz	r3, 800f7de <__swbuf_r+0x12>
 800f7da:	f7fd ffa1 	bl	800d720 <__sinit>
 800f7de:	69a3      	ldr	r3, [r4, #24]
 800f7e0:	60a3      	str	r3, [r4, #8]
 800f7e2:	89a3      	ldrh	r3, [r4, #12]
 800f7e4:	071a      	lsls	r2, r3, #28
 800f7e6:	d501      	bpl.n	800f7ec <__swbuf_r+0x20>
 800f7e8:	6923      	ldr	r3, [r4, #16]
 800f7ea:	b943      	cbnz	r3, 800f7fe <__swbuf_r+0x32>
 800f7ec:	4621      	mov	r1, r4
 800f7ee:	4628      	mov	r0, r5
 800f7f0:	f000 f82a 	bl	800f848 <__swsetup_r>
 800f7f4:	b118      	cbz	r0, 800f7fe <__swbuf_r+0x32>
 800f7f6:	f04f 37ff 	mov.w	r7, #4294967295
 800f7fa:	4638      	mov	r0, r7
 800f7fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7fe:	6823      	ldr	r3, [r4, #0]
 800f800:	6922      	ldr	r2, [r4, #16]
 800f802:	1a98      	subs	r0, r3, r2
 800f804:	6963      	ldr	r3, [r4, #20]
 800f806:	b2f6      	uxtb	r6, r6
 800f808:	4283      	cmp	r3, r0
 800f80a:	4637      	mov	r7, r6
 800f80c:	dc05      	bgt.n	800f81a <__swbuf_r+0x4e>
 800f80e:	4621      	mov	r1, r4
 800f810:	4628      	mov	r0, r5
 800f812:	f7ff fda7 	bl	800f364 <_fflush_r>
 800f816:	2800      	cmp	r0, #0
 800f818:	d1ed      	bne.n	800f7f6 <__swbuf_r+0x2a>
 800f81a:	68a3      	ldr	r3, [r4, #8]
 800f81c:	3b01      	subs	r3, #1
 800f81e:	60a3      	str	r3, [r4, #8]
 800f820:	6823      	ldr	r3, [r4, #0]
 800f822:	1c5a      	adds	r2, r3, #1
 800f824:	6022      	str	r2, [r4, #0]
 800f826:	701e      	strb	r6, [r3, #0]
 800f828:	6962      	ldr	r2, [r4, #20]
 800f82a:	1c43      	adds	r3, r0, #1
 800f82c:	429a      	cmp	r2, r3
 800f82e:	d004      	beq.n	800f83a <__swbuf_r+0x6e>
 800f830:	89a3      	ldrh	r3, [r4, #12]
 800f832:	07db      	lsls	r3, r3, #31
 800f834:	d5e1      	bpl.n	800f7fa <__swbuf_r+0x2e>
 800f836:	2e0a      	cmp	r6, #10
 800f838:	d1df      	bne.n	800f7fa <__swbuf_r+0x2e>
 800f83a:	4621      	mov	r1, r4
 800f83c:	4628      	mov	r0, r5
 800f83e:	f7ff fd91 	bl	800f364 <_fflush_r>
 800f842:	2800      	cmp	r0, #0
 800f844:	d0d9      	beq.n	800f7fa <__swbuf_r+0x2e>
 800f846:	e7d6      	b.n	800f7f6 <__swbuf_r+0x2a>

0800f848 <__swsetup_r>:
 800f848:	b538      	push	{r3, r4, r5, lr}
 800f84a:	4b29      	ldr	r3, [pc, #164]	@ (800f8f0 <__swsetup_r+0xa8>)
 800f84c:	4605      	mov	r5, r0
 800f84e:	6818      	ldr	r0, [r3, #0]
 800f850:	460c      	mov	r4, r1
 800f852:	b118      	cbz	r0, 800f85c <__swsetup_r+0x14>
 800f854:	6a03      	ldr	r3, [r0, #32]
 800f856:	b90b      	cbnz	r3, 800f85c <__swsetup_r+0x14>
 800f858:	f7fd ff62 	bl	800d720 <__sinit>
 800f85c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f860:	0719      	lsls	r1, r3, #28
 800f862:	d422      	bmi.n	800f8aa <__swsetup_r+0x62>
 800f864:	06da      	lsls	r2, r3, #27
 800f866:	d407      	bmi.n	800f878 <__swsetup_r+0x30>
 800f868:	2209      	movs	r2, #9
 800f86a:	602a      	str	r2, [r5, #0]
 800f86c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f870:	81a3      	strh	r3, [r4, #12]
 800f872:	f04f 30ff 	mov.w	r0, #4294967295
 800f876:	e033      	b.n	800f8e0 <__swsetup_r+0x98>
 800f878:	0758      	lsls	r0, r3, #29
 800f87a:	d512      	bpl.n	800f8a2 <__swsetup_r+0x5a>
 800f87c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f87e:	b141      	cbz	r1, 800f892 <__swsetup_r+0x4a>
 800f880:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f884:	4299      	cmp	r1, r3
 800f886:	d002      	beq.n	800f88e <__swsetup_r+0x46>
 800f888:	4628      	mov	r0, r5
 800f88a:	f7fe ff15 	bl	800e6b8 <_free_r>
 800f88e:	2300      	movs	r3, #0
 800f890:	6363      	str	r3, [r4, #52]	@ 0x34
 800f892:	89a3      	ldrh	r3, [r4, #12]
 800f894:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f898:	81a3      	strh	r3, [r4, #12]
 800f89a:	2300      	movs	r3, #0
 800f89c:	6063      	str	r3, [r4, #4]
 800f89e:	6923      	ldr	r3, [r4, #16]
 800f8a0:	6023      	str	r3, [r4, #0]
 800f8a2:	89a3      	ldrh	r3, [r4, #12]
 800f8a4:	f043 0308 	orr.w	r3, r3, #8
 800f8a8:	81a3      	strh	r3, [r4, #12]
 800f8aa:	6923      	ldr	r3, [r4, #16]
 800f8ac:	b94b      	cbnz	r3, 800f8c2 <__swsetup_r+0x7a>
 800f8ae:	89a3      	ldrh	r3, [r4, #12]
 800f8b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f8b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f8b8:	d003      	beq.n	800f8c2 <__swsetup_r+0x7a>
 800f8ba:	4621      	mov	r1, r4
 800f8bc:	4628      	mov	r0, r5
 800f8be:	f000 f883 	bl	800f9c8 <__smakebuf_r>
 800f8c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8c6:	f013 0201 	ands.w	r2, r3, #1
 800f8ca:	d00a      	beq.n	800f8e2 <__swsetup_r+0x9a>
 800f8cc:	2200      	movs	r2, #0
 800f8ce:	60a2      	str	r2, [r4, #8]
 800f8d0:	6962      	ldr	r2, [r4, #20]
 800f8d2:	4252      	negs	r2, r2
 800f8d4:	61a2      	str	r2, [r4, #24]
 800f8d6:	6922      	ldr	r2, [r4, #16]
 800f8d8:	b942      	cbnz	r2, 800f8ec <__swsetup_r+0xa4>
 800f8da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f8de:	d1c5      	bne.n	800f86c <__swsetup_r+0x24>
 800f8e0:	bd38      	pop	{r3, r4, r5, pc}
 800f8e2:	0799      	lsls	r1, r3, #30
 800f8e4:	bf58      	it	pl
 800f8e6:	6962      	ldrpl	r2, [r4, #20]
 800f8e8:	60a2      	str	r2, [r4, #8]
 800f8ea:	e7f4      	b.n	800f8d6 <__swsetup_r+0x8e>
 800f8ec:	2000      	movs	r0, #0
 800f8ee:	e7f7      	b.n	800f8e0 <__swsetup_r+0x98>
 800f8f0:	200000c8 	.word	0x200000c8

0800f8f4 <_raise_r>:
 800f8f4:	291f      	cmp	r1, #31
 800f8f6:	b538      	push	{r3, r4, r5, lr}
 800f8f8:	4605      	mov	r5, r0
 800f8fa:	460c      	mov	r4, r1
 800f8fc:	d904      	bls.n	800f908 <_raise_r+0x14>
 800f8fe:	2316      	movs	r3, #22
 800f900:	6003      	str	r3, [r0, #0]
 800f902:	f04f 30ff 	mov.w	r0, #4294967295
 800f906:	bd38      	pop	{r3, r4, r5, pc}
 800f908:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f90a:	b112      	cbz	r2, 800f912 <_raise_r+0x1e>
 800f90c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f910:	b94b      	cbnz	r3, 800f926 <_raise_r+0x32>
 800f912:	4628      	mov	r0, r5
 800f914:	f000 f830 	bl	800f978 <_getpid_r>
 800f918:	4622      	mov	r2, r4
 800f91a:	4601      	mov	r1, r0
 800f91c:	4628      	mov	r0, r5
 800f91e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f922:	f000 b817 	b.w	800f954 <_kill_r>
 800f926:	2b01      	cmp	r3, #1
 800f928:	d00a      	beq.n	800f940 <_raise_r+0x4c>
 800f92a:	1c59      	adds	r1, r3, #1
 800f92c:	d103      	bne.n	800f936 <_raise_r+0x42>
 800f92e:	2316      	movs	r3, #22
 800f930:	6003      	str	r3, [r0, #0]
 800f932:	2001      	movs	r0, #1
 800f934:	e7e7      	b.n	800f906 <_raise_r+0x12>
 800f936:	2100      	movs	r1, #0
 800f938:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f93c:	4620      	mov	r0, r4
 800f93e:	4798      	blx	r3
 800f940:	2000      	movs	r0, #0
 800f942:	e7e0      	b.n	800f906 <_raise_r+0x12>

0800f944 <raise>:
 800f944:	4b02      	ldr	r3, [pc, #8]	@ (800f950 <raise+0xc>)
 800f946:	4601      	mov	r1, r0
 800f948:	6818      	ldr	r0, [r3, #0]
 800f94a:	f7ff bfd3 	b.w	800f8f4 <_raise_r>
 800f94e:	bf00      	nop
 800f950:	200000c8 	.word	0x200000c8

0800f954 <_kill_r>:
 800f954:	b538      	push	{r3, r4, r5, lr}
 800f956:	4d07      	ldr	r5, [pc, #28]	@ (800f974 <_kill_r+0x20>)
 800f958:	2300      	movs	r3, #0
 800f95a:	4604      	mov	r4, r0
 800f95c:	4608      	mov	r0, r1
 800f95e:	4611      	mov	r1, r2
 800f960:	602b      	str	r3, [r5, #0]
 800f962:	f7f5 fb0f 	bl	8004f84 <_kill>
 800f966:	1c43      	adds	r3, r0, #1
 800f968:	d102      	bne.n	800f970 <_kill_r+0x1c>
 800f96a:	682b      	ldr	r3, [r5, #0]
 800f96c:	b103      	cbz	r3, 800f970 <_kill_r+0x1c>
 800f96e:	6023      	str	r3, [r4, #0]
 800f970:	bd38      	pop	{r3, r4, r5, pc}
 800f972:	bf00      	nop
 800f974:	20000f44 	.word	0x20000f44

0800f978 <_getpid_r>:
 800f978:	f7f5 bafc 	b.w	8004f74 <_getpid>

0800f97c <__swhatbuf_r>:
 800f97c:	b570      	push	{r4, r5, r6, lr}
 800f97e:	460c      	mov	r4, r1
 800f980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f984:	2900      	cmp	r1, #0
 800f986:	b096      	sub	sp, #88	@ 0x58
 800f988:	4615      	mov	r5, r2
 800f98a:	461e      	mov	r6, r3
 800f98c:	da0d      	bge.n	800f9aa <__swhatbuf_r+0x2e>
 800f98e:	89a3      	ldrh	r3, [r4, #12]
 800f990:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f994:	f04f 0100 	mov.w	r1, #0
 800f998:	bf14      	ite	ne
 800f99a:	2340      	movne	r3, #64	@ 0x40
 800f99c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f9a0:	2000      	movs	r0, #0
 800f9a2:	6031      	str	r1, [r6, #0]
 800f9a4:	602b      	str	r3, [r5, #0]
 800f9a6:	b016      	add	sp, #88	@ 0x58
 800f9a8:	bd70      	pop	{r4, r5, r6, pc}
 800f9aa:	466a      	mov	r2, sp
 800f9ac:	f000 f848 	bl	800fa40 <_fstat_r>
 800f9b0:	2800      	cmp	r0, #0
 800f9b2:	dbec      	blt.n	800f98e <__swhatbuf_r+0x12>
 800f9b4:	9901      	ldr	r1, [sp, #4]
 800f9b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f9ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f9be:	4259      	negs	r1, r3
 800f9c0:	4159      	adcs	r1, r3
 800f9c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9c6:	e7eb      	b.n	800f9a0 <__swhatbuf_r+0x24>

0800f9c8 <__smakebuf_r>:
 800f9c8:	898b      	ldrh	r3, [r1, #12]
 800f9ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9cc:	079d      	lsls	r5, r3, #30
 800f9ce:	4606      	mov	r6, r0
 800f9d0:	460c      	mov	r4, r1
 800f9d2:	d507      	bpl.n	800f9e4 <__smakebuf_r+0x1c>
 800f9d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f9d8:	6023      	str	r3, [r4, #0]
 800f9da:	6123      	str	r3, [r4, #16]
 800f9dc:	2301      	movs	r3, #1
 800f9de:	6163      	str	r3, [r4, #20]
 800f9e0:	b003      	add	sp, #12
 800f9e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9e4:	ab01      	add	r3, sp, #4
 800f9e6:	466a      	mov	r2, sp
 800f9e8:	f7ff ffc8 	bl	800f97c <__swhatbuf_r>
 800f9ec:	9f00      	ldr	r7, [sp, #0]
 800f9ee:	4605      	mov	r5, r0
 800f9f0:	4639      	mov	r1, r7
 800f9f2:	4630      	mov	r0, r6
 800f9f4:	f7fe fed4 	bl	800e7a0 <_malloc_r>
 800f9f8:	b948      	cbnz	r0, 800fa0e <__smakebuf_r+0x46>
 800f9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9fe:	059a      	lsls	r2, r3, #22
 800fa00:	d4ee      	bmi.n	800f9e0 <__smakebuf_r+0x18>
 800fa02:	f023 0303 	bic.w	r3, r3, #3
 800fa06:	f043 0302 	orr.w	r3, r3, #2
 800fa0a:	81a3      	strh	r3, [r4, #12]
 800fa0c:	e7e2      	b.n	800f9d4 <__smakebuf_r+0xc>
 800fa0e:	89a3      	ldrh	r3, [r4, #12]
 800fa10:	6020      	str	r0, [r4, #0]
 800fa12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa16:	81a3      	strh	r3, [r4, #12]
 800fa18:	9b01      	ldr	r3, [sp, #4]
 800fa1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fa1e:	b15b      	cbz	r3, 800fa38 <__smakebuf_r+0x70>
 800fa20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa24:	4630      	mov	r0, r6
 800fa26:	f000 f81d 	bl	800fa64 <_isatty_r>
 800fa2a:	b128      	cbz	r0, 800fa38 <__smakebuf_r+0x70>
 800fa2c:	89a3      	ldrh	r3, [r4, #12]
 800fa2e:	f023 0303 	bic.w	r3, r3, #3
 800fa32:	f043 0301 	orr.w	r3, r3, #1
 800fa36:	81a3      	strh	r3, [r4, #12]
 800fa38:	89a3      	ldrh	r3, [r4, #12]
 800fa3a:	431d      	orrs	r5, r3
 800fa3c:	81a5      	strh	r5, [r4, #12]
 800fa3e:	e7cf      	b.n	800f9e0 <__smakebuf_r+0x18>

0800fa40 <_fstat_r>:
 800fa40:	b538      	push	{r3, r4, r5, lr}
 800fa42:	4d07      	ldr	r5, [pc, #28]	@ (800fa60 <_fstat_r+0x20>)
 800fa44:	2300      	movs	r3, #0
 800fa46:	4604      	mov	r4, r0
 800fa48:	4608      	mov	r0, r1
 800fa4a:	4611      	mov	r1, r2
 800fa4c:	602b      	str	r3, [r5, #0]
 800fa4e:	f7f5 faf9 	bl	8005044 <_fstat>
 800fa52:	1c43      	adds	r3, r0, #1
 800fa54:	d102      	bne.n	800fa5c <_fstat_r+0x1c>
 800fa56:	682b      	ldr	r3, [r5, #0]
 800fa58:	b103      	cbz	r3, 800fa5c <_fstat_r+0x1c>
 800fa5a:	6023      	str	r3, [r4, #0]
 800fa5c:	bd38      	pop	{r3, r4, r5, pc}
 800fa5e:	bf00      	nop
 800fa60:	20000f44 	.word	0x20000f44

0800fa64 <_isatty_r>:
 800fa64:	b538      	push	{r3, r4, r5, lr}
 800fa66:	4d06      	ldr	r5, [pc, #24]	@ (800fa80 <_isatty_r+0x1c>)
 800fa68:	2300      	movs	r3, #0
 800fa6a:	4604      	mov	r4, r0
 800fa6c:	4608      	mov	r0, r1
 800fa6e:	602b      	str	r3, [r5, #0]
 800fa70:	f7f5 faf8 	bl	8005064 <_isatty>
 800fa74:	1c43      	adds	r3, r0, #1
 800fa76:	d102      	bne.n	800fa7e <_isatty_r+0x1a>
 800fa78:	682b      	ldr	r3, [r5, #0]
 800fa7a:	b103      	cbz	r3, 800fa7e <_isatty_r+0x1a>
 800fa7c:	6023      	str	r3, [r4, #0]
 800fa7e:	bd38      	pop	{r3, r4, r5, pc}
 800fa80:	20000f44 	.word	0x20000f44

0800fa84 <fmaxf>:
 800fa84:	b508      	push	{r3, lr}
 800fa86:	ed2d 8b02 	vpush	{d8}
 800fa8a:	eeb0 8a40 	vmov.f32	s16, s0
 800fa8e:	eef0 8a60 	vmov.f32	s17, s1
 800fa92:	f000 f831 	bl	800faf8 <__fpclassifyf>
 800fa96:	b930      	cbnz	r0, 800faa6 <fmaxf+0x22>
 800fa98:	eeb0 8a68 	vmov.f32	s16, s17
 800fa9c:	eeb0 0a48 	vmov.f32	s0, s16
 800faa0:	ecbd 8b02 	vpop	{d8}
 800faa4:	bd08      	pop	{r3, pc}
 800faa6:	eeb0 0a68 	vmov.f32	s0, s17
 800faaa:	f000 f825 	bl	800faf8 <__fpclassifyf>
 800faae:	2800      	cmp	r0, #0
 800fab0:	d0f4      	beq.n	800fa9c <fmaxf+0x18>
 800fab2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faba:	dded      	ble.n	800fa98 <fmaxf+0x14>
 800fabc:	e7ee      	b.n	800fa9c <fmaxf+0x18>

0800fabe <fminf>:
 800fabe:	b508      	push	{r3, lr}
 800fac0:	ed2d 8b02 	vpush	{d8}
 800fac4:	eeb0 8a40 	vmov.f32	s16, s0
 800fac8:	eef0 8a60 	vmov.f32	s17, s1
 800facc:	f000 f814 	bl	800faf8 <__fpclassifyf>
 800fad0:	b930      	cbnz	r0, 800fae0 <fminf+0x22>
 800fad2:	eeb0 8a68 	vmov.f32	s16, s17
 800fad6:	eeb0 0a48 	vmov.f32	s0, s16
 800fada:	ecbd 8b02 	vpop	{d8}
 800fade:	bd08      	pop	{r3, pc}
 800fae0:	eeb0 0a68 	vmov.f32	s0, s17
 800fae4:	f000 f808 	bl	800faf8 <__fpclassifyf>
 800fae8:	2800      	cmp	r0, #0
 800faea:	d0f4      	beq.n	800fad6 <fminf+0x18>
 800faec:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800faf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faf4:	d5ed      	bpl.n	800fad2 <fminf+0x14>
 800faf6:	e7ee      	b.n	800fad6 <fminf+0x18>

0800faf8 <__fpclassifyf>:
 800faf8:	ee10 3a10 	vmov	r3, s0
 800fafc:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800fb00:	d00d      	beq.n	800fb1e <__fpclassifyf+0x26>
 800fb02:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800fb06:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800fb0a:	d30a      	bcc.n	800fb22 <__fpclassifyf+0x2a>
 800fb0c:	4b07      	ldr	r3, [pc, #28]	@ (800fb2c <__fpclassifyf+0x34>)
 800fb0e:	1e42      	subs	r2, r0, #1
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d908      	bls.n	800fb26 <__fpclassifyf+0x2e>
 800fb14:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800fb18:	4258      	negs	r0, r3
 800fb1a:	4158      	adcs	r0, r3
 800fb1c:	4770      	bx	lr
 800fb1e:	2002      	movs	r0, #2
 800fb20:	4770      	bx	lr
 800fb22:	2004      	movs	r0, #4
 800fb24:	4770      	bx	lr
 800fb26:	2003      	movs	r0, #3
 800fb28:	4770      	bx	lr
 800fb2a:	bf00      	nop
 800fb2c:	007ffffe 	.word	0x007ffffe

0800fb30 <round>:
 800fb30:	ec51 0b10 	vmov	r0, r1, d0
 800fb34:	b570      	push	{r4, r5, r6, lr}
 800fb36:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800fb3a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800fb3e:	2a13      	cmp	r2, #19
 800fb40:	460b      	mov	r3, r1
 800fb42:	4605      	mov	r5, r0
 800fb44:	dc1b      	bgt.n	800fb7e <round+0x4e>
 800fb46:	2a00      	cmp	r2, #0
 800fb48:	da0b      	bge.n	800fb62 <round+0x32>
 800fb4a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800fb4e:	3201      	adds	r2, #1
 800fb50:	bf04      	itt	eq
 800fb52:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800fb56:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	4619      	mov	r1, r3
 800fb5e:	4610      	mov	r0, r2
 800fb60:	e015      	b.n	800fb8e <round+0x5e>
 800fb62:	4c15      	ldr	r4, [pc, #84]	@ (800fbb8 <round+0x88>)
 800fb64:	4114      	asrs	r4, r2
 800fb66:	ea04 0601 	and.w	r6, r4, r1
 800fb6a:	4306      	orrs	r6, r0
 800fb6c:	d00f      	beq.n	800fb8e <round+0x5e>
 800fb6e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800fb72:	fa41 f202 	asr.w	r2, r1, r2
 800fb76:	4413      	add	r3, r2
 800fb78:	ea23 0304 	bic.w	r3, r3, r4
 800fb7c:	e7ed      	b.n	800fb5a <round+0x2a>
 800fb7e:	2a33      	cmp	r2, #51	@ 0x33
 800fb80:	dd08      	ble.n	800fb94 <round+0x64>
 800fb82:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800fb86:	d102      	bne.n	800fb8e <round+0x5e>
 800fb88:	4602      	mov	r2, r0
 800fb8a:	f7f0 fb9f 	bl	80002cc <__adddf3>
 800fb8e:	ec41 0b10 	vmov	d0, r0, r1
 800fb92:	bd70      	pop	{r4, r5, r6, pc}
 800fb94:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800fb98:	f04f 34ff 	mov.w	r4, #4294967295
 800fb9c:	40f4      	lsrs	r4, r6
 800fb9e:	4204      	tst	r4, r0
 800fba0:	d0f5      	beq.n	800fb8e <round+0x5e>
 800fba2:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800fba6:	2201      	movs	r2, #1
 800fba8:	408a      	lsls	r2, r1
 800fbaa:	1952      	adds	r2, r2, r5
 800fbac:	bf28      	it	cs
 800fbae:	3301      	addcs	r3, #1
 800fbb0:	ea22 0204 	bic.w	r2, r2, r4
 800fbb4:	e7d2      	b.n	800fb5c <round+0x2c>
 800fbb6:	bf00      	nop
 800fbb8:	000fffff 	.word	0x000fffff

0800fbbc <_init>:
 800fbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbbe:	bf00      	nop
 800fbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbc2:	bc08      	pop	{r3}
 800fbc4:	469e      	mov	lr, r3
 800fbc6:	4770      	bx	lr

0800fbc8 <_fini>:
 800fbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbca:	bf00      	nop
 800fbcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbce:	bc08      	pop	{r3}
 800fbd0:	469e      	mov	lr, r3
 800fbd2:	4770      	bx	lr
