<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>des_dec</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>des_dec</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.690</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6629</Best-caseLatency>
<Average-caseLatency>6629</Average-caseLatency>
<Worst-caseLatency>6629</Worst-caseLatency>
<PipelineInitiationInterval>6630</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<unroll1>
<Name>unroll1</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</unroll1>
<unroll2>
<Name>unroll2</Name>
<TripCount>56</TripCount>
<Latency>112</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</unroll2>
<loop3>
<Name>loop3</Name>
<TripCount>16</TripCount>
<Latency>3120</Latency>
<IterationLatency>195</IterationLatency>
<PipelineDepth>195</PipelineDepth>
<loop3_1>
<Name>loop3_1</Name>
<TripCount>48</TripCount>
<Latency>192</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</loop3_1>
</loop3>
<Pipeline_loop4>
<Name>Pipeline_loop4</Name>
<TripCount>16</TripCount>
<Latency>3136</Latency>
<IterationLatency>196</IterationLatency>
<PipelineDepth>196</PipelineDepth>
<loop4_1>
<Name>loop4_1</Name>
<TripCount>48</TripCount>
<Latency>96</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</loop4_1>
<loop4_2>
<Name>loop4_2</Name>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</loop4_2>
<loop4_3>
<Name>loop4_3</Name>
<TripCount>32</TripCount>
<Latency>64</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</loop4_3>
</Pipeline_loop4>
<loop5>
<Name>loop5</Name>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<FF>2285</FF>
<LUT>3830</LUT>
<DSP48E>0</DSP48E>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>des_dec</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r</name>
<Object>input_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>key</name>
<Object>key</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
