TRACE::2023-05-29.16:01:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-29.16:01:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-05-29.16:01:10::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis"
		}]
}
TRACE::2023-05-29.16:01:10::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-05-29.16:01:10::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-05-29.16:01:10::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis"
		}]
}
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:10::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-29.16:01:10::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::mss does not exists at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::Creating sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::Adding the swdes entry, created swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::updating the scw layer changes to swdes at   E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::Writing mss at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:10::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-05-29.16:01:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-29.16:01:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-29.16:01:10::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-05-29.16:01:10::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-05-29.16:01:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-29.16:01:18::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-29.16:01:18::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-05-29.16:01:18::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-29.16:01:18::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-05-29.16:01:18::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-29.16:01:18::SCWSystem::Not a boot domain 
LOG::2023-05-29.16:01:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-29.16:01:18::SCWDomain::Generating domain artifcats
TRACE::2023-05-29.16:01:18::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-29.16:01:18::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-05-29.16:01:18::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-29.16:01:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-29.16:01:18::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-05-29.16:01:18::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-29.16:01:18::SCWMssOS::Copying to export directory.
TRACE::2023-05-29.16:01:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-29.16:01:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-29.16:01:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-29.16:01:18::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-05-29.16:01:18::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-05-29.16:01:18::SCWPlatform::Started preparing the platform 
TRACE::2023-05-29.16:01:18::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-05-29.16:01:18::SCWSystem::dir created 
TRACE::2023-05-29.16:01:18::SCWSystem::Writing the bif 
TRACE::2023-05-29.16:01:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-29.16:01:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-29.16:01:18::SCWPlatform::Completed generating the platform
TRACE::2023-05-29.16:01:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-29.16:01:18::SCWPlatform::updated the xpfm file.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-29.16:01:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:18::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-05-29.16:01:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-29.16:01:19::SCWPlatform::Clearing the existing platform
TRACE::2023-05-29.16:01:19::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-29.16:01:19::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWSystem::Clearing the domains completed.
TRACE::2023-05-29.16:01:19::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-05-29.16:01:19::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-05-29.16:01:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-29.16:01:19::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-05-29.16:01:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-29.16:01:19::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:19::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-29.16:01:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:19::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:19::SCWReader::No isolation master present  
LOG::2023-05-29.16:01:53::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-05-29.16:01:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-29.16:01:53::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-05-29.16:01:53::SCWSystem::Checking the domain standalone_domain
LOG::2023-05-29.16:01:53::SCWSystem::Not a boot domain 
LOG::2023-05-29.16:01:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-05-29.16:01:53::SCWDomain::Generating domain artifcats
TRACE::2023-05-29.16:01:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-29.16:01:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-29.16:01:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:53::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:53::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:53::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:53::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-05-29.16:01:53::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-29.16:01:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-29.16:01:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-05-29.16:01:53::SCWMssOS::doing bsp build ... 
TRACE::2023-05-29.16:01:53::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-05-29.16:01:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-29.16:01:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-29.16:01:53::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-29.16:01:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-29.16:01:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-29.16:01:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-29.16:01:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-29.16:01:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-29.16:01:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-29.16:01:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-29.16:01:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-29.16:01:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-29.16:01:53::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-29.16:01:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-29.16:01:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-29.16:01:53::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-29.16:01:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-29.16:01:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-29.16:01:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-29.16:01:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-29.16:01:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-29.16:01:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-29.16:01:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-29.16:01:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-29.16:01:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-29.16:01:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-29.16:01:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-29.16:01:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-29.16:01:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-29.16:01:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-29.16:01:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-29.16:01:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-05-29.16:01:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-05-29.16:01:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-05-29.16:01:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-05-29.16:01:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-05-29.16:01:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-05-29.16:01:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-05-29.16:01:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-05-29.16:01:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-05-29.16:01:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-05-29.16:01:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-05-29.16:01:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-05-29.16:01:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-05-29.16:01:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2023-05-29.16:01:56::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2023-05-29.16:01:56::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2023-05-29.16:01:56::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2023-05-29.16:01:56::SCWMssOS::/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2023-05-29.16:01:56::SCWMssOS::b/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-05-29.16:01:56::SCWMssOS::'Finished building libraries'

TRACE::2023-05-29.16:01:56::SCWMssOS::Copying to export directory.
TRACE::2023-05-29.16:01:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-29.16:01:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-29.16:01:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-05-29.16:01:56::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-05-29.16:01:56::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-05-29.16:01:56::SCWPlatform::Started preparing the platform 
TRACE::2023-05-29.16:01:56::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-05-29.16:01:56::SCWSystem::dir created 
TRACE::2023-05-29.16:01:56::SCWSystem::Writing the bif 
TRACE::2023-05-29.16:01:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-29.16:01:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-29.16:01:56::SCWPlatform::Completed generating the platform
TRACE::2023-05-29.16:01:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-29.16:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-29.16:01:56::SCWMssOS::Commit changes completed.
TRACE::2023-05-29.16:01:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:56::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-29.16:01:56::SCWPlatform::updated the xpfm file.
TRACE::2023-05-29.16:01:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-05-29.16:01:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-05-29.16:01:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-29.16:01:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-05-29.16:01:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-05-29.16:01:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-29.16:01:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-05-29.16:01:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-05-29.16:01:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-18.15:37:55::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-18.15:37:55::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:37:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-18.15:37:55::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-18.15:37:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-18.15:37:55::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-18.15:37:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-18.15:37:55::SCWMssOS::Commit changes completed.
TRACE::2023-09-18.15:37:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-18.15:37:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:37:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:37:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:37:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-18.15:37:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:37:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-18.15:37:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:37:55::SCWReader::No isolation master present  
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-18.15:44:57::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-18.15:44:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:44:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-18.15:44:57::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-18.15:44:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-18.15:44:57::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-18.15:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-18.15:44:57::SCWMssOS::Commit changes completed.
TRACE::2023-09-18.15:44:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-18.15:44:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.15:44:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.15:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.15:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.15:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.15:44:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-18.15:44:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.15:44:57::SCWReader::No isolation master present  
LOG::2023-09-18.16:35:57::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-18.16:35:57::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-18.16:35:57::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-18.16:35:57::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-18.16:35:57::SCWSystem::Not a boot domain 
LOG::2023-09-18.16:35:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-18.16:35:57::SCWDomain::Generating domain artifcats
TRACE::2023-09-18.16:35:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-18.16:35:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-18.16:35:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.16:35:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.16:35:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.16:35:57::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.16:35:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.16:35:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-18.16:35:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:57::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-18.16:35:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-18.16:35:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-18.16:35:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-18.16:35:57::SCWMssOS::doing bsp build ... 
TRACE::2023-09-18.16:35:57::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-18.16:35:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-18.16:35:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-18.16:35:57::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-18.16:35:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-18.16:35:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-18.16:35:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-18.16:35:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-18.16:35:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-18.16:35:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-18.16:35:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-18.16:35:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-18.16:35:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-18.16:35:57::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-18.16:35:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-18.16:35:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-18.16:35:57::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-18.16:35:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-18.16:35:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-18.16:35:58::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-18.16:35:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-18.16:35:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-18.16:35:58::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-18.16:35:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-18.16:35:58::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-18.16:35:58::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-18.16:35:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-18.16:35:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-18.16:35:58::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-18.16:35:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-18.16:35:58::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-18.16:35:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-18.16:35:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-18.16:35:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-18.16:35:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-18.16:35:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-18.16:35:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-18.16:35:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-18.16:35:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-18.16:35:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-18.16:35:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-18.16:35:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-18.16:35:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-18.16:35:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-18.16:35:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2023-09-18.16:35:58::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2023-09-18.16:35:58::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2023-09-18.16:35:58::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2023-09-18.16:35:58::SCWMssOS::/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2023-09-18.16:35:58::SCWMssOS::b/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-18.16:35:59::SCWMssOS::'Finished building libraries'

TRACE::2023-09-18.16:35:59::SCWMssOS::Copying to export directory.
TRACE::2023-09-18.16:35:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-18.16:35:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-18.16:35:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-18.16:35:59::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-18.16:35:59::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-18.16:35:59::SCWPlatform::Started preparing the platform 
TRACE::2023-09-18.16:35:59::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-18.16:35:59::SCWSystem::dir created 
TRACE::2023-09-18.16:35:59::SCWSystem::Writing the bif 
TRACE::2023-09-18.16:35:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-18.16:35:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-18.16:35:59::SCWPlatform::Completed generating the platform
TRACE::2023-09-18.16:35:59::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-18.16:35:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-18.16:35:59::SCWMssOS::Commit changes completed.
TRACE::2023-09-18.16:35:59::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:59::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:59::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:59::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.16:35:59::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.16:35:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.16:35:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.16:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.16:35:59::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:59::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-18.16:35:59::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:35:59::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-18.16:35:59::SCWPlatform::updated the xpfm file.
TRACE::2023-09-18.16:36:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:36:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:36:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:36:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-18.16:36:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-18.16:36:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-18.16:36:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-18.16:36:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-18.16:36:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-18.16:36:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-18.16:36:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-18.16:36:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.13:25:25::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.13:25:25::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.13:25:25::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:25:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:25:25::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:25:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:25:25::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:25:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:25:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:25:25::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWReader::No isolation master present  
LOG::2023-09-21.13:25:25::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.13:25:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:25:25::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.13:25:25::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:25:25::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:25:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:25:25::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:25:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:25:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:25::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:25:25::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.13:25:25::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.13:25:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.13:25:25::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.13:25:25::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:25:25::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.13:25:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:25:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.13:25:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.13:25:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:25:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:25:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:25:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:25:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:25:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:25:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:25:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.13:25:25::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.13:25:25::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:25:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.13:25:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.13:25:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:25:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:25:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:25:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:25:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:25:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:25:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:25:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.13:25:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.13:25:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:25:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.13:25:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.13:25:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:25:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.13:25:26::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:25:26::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.13:25:26::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.13:25:26::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.13:25:26::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.13:25:26::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.13:25:26::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.13:25:26::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.13:25:26::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.13:25:26::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.13:25:26::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.13:25:26::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.13:25:26::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.13:25:26::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.13:25:26::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2023-09-21.13:25:26::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2023-09-21.13:25:26::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2023-09-21.13:25:26::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2023-09-21.13:25:26::SCWMssOS::/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2023-09-21.13:25:26::SCWMssOS::b/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.13:25:26::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.13:25:26::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.13:25:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:25:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:25:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:25:27::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.13:25:27::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.13:25:27::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:25:27::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.13:25:27::SCWSystem::dir created 
TRACE::2023-09-21.13:25:27::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:25:27::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:25:27::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:25:27::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:25:27::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:25:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:25:27::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:25:27::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:27::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:27::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:27::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:25:27::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:27::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:25:27::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:25:27::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:25:27::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:25:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:25:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.13:25:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.13:25:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:25:27::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:25:27::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:25:27::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:51::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.13:26:51::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.13:26:51::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:51::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.13:26:51::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.13:26:51::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:51::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:51::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:51::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.13:26:52::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.13:26:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:52::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.13:26:52::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:26:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:26:52::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:26:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:26:52::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:26:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:26:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:52::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:26:52::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:52::SCWReader::No isolation master present  
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.13:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.13:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:26:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.13:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:26:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:26:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:26:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.13:26:56::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:26:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-09-21.13:26:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:26:56::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:26:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:26:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:26:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:26:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:26:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:26:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:26:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:26:56::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.13:27:06::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.13:27:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:27:07::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.13:27:07::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:27:07::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:27:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:27:07::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:27:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:27:07::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:27:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:07::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:07::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.13:27:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:07::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.13:27:07::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:27:07::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.13:27:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:27:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.13:27:07::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:27:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:27:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:27:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:27:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.13:27:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.13:27:07::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.13:27:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.13:27:07::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:27:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:27:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:27:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:27:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:27:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:27:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.13:27:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.13:27:08::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:27:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.13:27:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.13:27:08::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:08::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.13:27:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.13:27:08::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:27:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.13:27:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.13:27:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.13:27:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.13:27:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.13:27:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.13:27:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.13:27:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.13:27:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.13:27:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.13:27:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.13:27:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.13:27:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.13:27:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2023-09-21.13:27:08::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2023-09-21.13:27:08::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2023-09-21.13:27:08::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2023-09-21.13:27:08::SCWMssOS::/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2023-09-21.13:27:08::SCWMssOS::b/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.13:27:08::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.13:27:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:27:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:27:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:27:08::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.13:27:08::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.13:27:08::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:27:08::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.13:27:08::SCWSystem::dir created 
TRACE::2023-09-21.13:27:08::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:27:08::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:27:08::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:27:08::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:27:08::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:27:08::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:27:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:08::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:08::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:27:08::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:27:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:09::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:09::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:09::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:09::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:29::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.13:27:29::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.13:27:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.13:27:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.13:27:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.13:27:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.13:27:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.13:27:35::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.13:27:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:27:35::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.13:27:35::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:27:35::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:27:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:27:35::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:27:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:27:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:27:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:35::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.13:27:35::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.13:27:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.13:27:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.13:27:35::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:27:35::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.13:27:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:27:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.13:27:35::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:27:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:27:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:27:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.13:27:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.13:27:35::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.13:27:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.13:27:35::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:27:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:27:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:27:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:27:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.13:27:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.13:27:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:27:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.13:27:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.13:27:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:27:35::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.13:27:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.13:27:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:27:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.13:27:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.13:27:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.13:27:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.13:27:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.13:27:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.13:27:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.13:27:35::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.13:27:35::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.13:27:35::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.13:27:35::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.13:27:35::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.13:27:35::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.13:27:35::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2023-09-21.13:27:35::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2023-09-21.13:27:35::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2023-09-21.13:27:35::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2023-09-21.13:27:35::SCWMssOS::/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2023-09-21.13:27:35::SCWMssOS::b/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.13:27:35::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.13:27:35::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.13:27:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:27:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:27:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:27:36::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.13:27:36::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.13:27:36::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:27:36::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.13:27:36::SCWSystem::dir created 
TRACE::2023-09-21.13:27:36::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:27:36::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:27:36::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:27:36::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:27:36::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:27:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:27:36::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:27:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:36::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:36::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"f8b287126095da33c96115fa1e81be5b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:27:36::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:27:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:27:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:27:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:27:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.13:27:36::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.13:27:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:27:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:27:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:27:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.13:47:48::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.13:47:48::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.13:47:48::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.13:47:48::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.13:47:48::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:47:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.13:47:48::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:47:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.13:47:48::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:47:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:47:48::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:47:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.13:47:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:47:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:47:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:47:48::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:47:48::SCWReader::No isolation master present  
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:48:06::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.13:48:06::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.13:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:48:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-21.13:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:48:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:48:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:48:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.13:48:06::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.13:48:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-21.13:48:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:48:06::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:48:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:48:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:06::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"697211c7e8fe0174d344f03ed8f047301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.13:48:16::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.13:48:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:48:16::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.13:48:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:48:16::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:48:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:48:16::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:48:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:48:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:48:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:48:16::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:48:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:16::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:16::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:48:16::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:16::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.13:48:16::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.13:48:16::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:48:16::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.13:48:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:48:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.13:48:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.13:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:48:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:48:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:48:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:48:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:48:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:48:17::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.13:48:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.13:48:17::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.13:48:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.13:48:17::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.13:48:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.13:48:17::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:48:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:48:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:48:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:48:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:48:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:48:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.13:48:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.13:48:17::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.13:48:17::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.13:48:17::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:48:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.13:48:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.13:48:17::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:48:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.13:48:18::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.13:48:18::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:48:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.13:48:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.13:48:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.13:48:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.13:48:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.13:48:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.13:48:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.13:48:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.13:48:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.13:48:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.13:48:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.13:48:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.13:48:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.13:48:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.13:48:18::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.13:48:18::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.13:48:18::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.13:48:18::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.13:48:18::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.13:48:18::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.13:48:18::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.13:48:18::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.13:48:18::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.13:48:18::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.13:48:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:48:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:48:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:48:18::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.13:48:18::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.13:48:18::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:48:18::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.13:48:18::SCWSystem::dir created 
TRACE::2023-09-21.13:48:18::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:48:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:48:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:48:18::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:48:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.13:48:18::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:18::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:48:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:48:18::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:48:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"697211c7e8fe0174d344f03ed8f04730",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:48:18::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:48:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:48:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:48:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:48:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:48:18::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:48:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:48:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:48:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:00::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.13:49:00::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.13:49:00::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.13:49:06::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.13:49:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.13:49:06::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.13:49:06::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.13:49:06::SCWSystem::Not a boot domain 
LOG::2023-09-21.13:49:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.13:49:06::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.13:49:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.13:49:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.13:49:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:49:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:49:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:49:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:06::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.13:49:06::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.13:49:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.13:49:06::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.13:49:06::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.13:49:06::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.13:49:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.13:49:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.13:49:06::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:49:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:49:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:49:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:49:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.13:49:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.13:49:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.13:49:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.13:49:07::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.13:49:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.13:49:07::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.13:49:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.13:49:07::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:49:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:49:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:49:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:49:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.13:49:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.13:49:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.13:49:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.13:49:07::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.13:49:07::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.13:49:07::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.13:49:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.13:49:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.13:49:07::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.13:49:07::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.13:49:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.13:49:07::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.13:49:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.13:49:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.13:49:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.13:49:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.13:49:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.13:49:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.13:49:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.13:49:07::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.13:49:07::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.13:49:07::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.13:49:07::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.13:49:07::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.13:49:07::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.13:49:07::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.13:49:07::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.13:49:07::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.13:49:07::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.13:49:07::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.13:49:07::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.13:49:07::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.13:49:07::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.13:49:07::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.13:49:07::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.13:49:07::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.13:49:07::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.13:49:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.13:49:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.13:49:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.13:49:08::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.13:49:08::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.13:49:08::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.13:49:08::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.13:49:08::SCWSystem::dir created 
TRACE::2023-09-21.13:49:08::SCWSystem::Writing the bif 
TRACE::2023-09-21.13:49:08::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.13:49:08::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.13:49:08::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.13:49:08::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.13:49:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.13:49:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.13:49:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:49:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:49:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:49:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:08::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"697211c7e8fe0174d344f03ed8f04730",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.13:49:08::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.13:49:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.13:49:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.13:49:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.13:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.13:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.13:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.13:49:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.13:49:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.13:49:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.14:03:24::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.14:03:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.14:03:24::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:03:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.14:03:24::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:03:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:03:24::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:03:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.14:03:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:03:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:24::SCWReader::No isolation master present  
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:03:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:50::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:50::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:03:50::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-21.14:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:50::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:03:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:03:50::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:03:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:03:50::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:03:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-21.14:03:51::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:03:51::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:51::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:03:51::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:51::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:51::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:51::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:03:51::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:03:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:03:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:03:51::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:51::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:03:51::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:03:51::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/buttonInterrupt/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"016602d0fc5d29e563b1c46aa133c1c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-21.14:04:00::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.14:04:00::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.14:04:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.14:04:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.14:04:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.14:04:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.14:04:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.14:04:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.14:04:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.14:04:04::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.14:04:04::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.14:04:04::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.14:04:04::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.14:04:04::SCWSystem::Not a boot domain 
LOG::2023-09-21.14:04:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.14:04:04::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.14:04:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.14:04:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.14:04:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:04:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:04:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:04:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:04:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:04:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:04:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:04:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:04:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:04:04::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:04:04::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:04:04::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:04:04::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.14:04:04::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:04:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.14:04:05::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.14:04:05::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.14:04:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:04:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:04:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:04:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:04:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:04:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:04:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.14:04:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.14:04:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:04:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:04:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.14:04:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.14:04:05::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.14:04:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.14:04:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.14:04:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.14:04:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.14:04:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.14:04:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/myip_v1_0/src"

TRACE::2023-09-21.14:04:06::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:04:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:04:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:04:06::SCWMssOS::"Compiling myip..."

ERROR::2023-09-21.14:04:06::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2023-09-21.14:04:06::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2023-09-21.14:06:38::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.14:06:38::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.14:06:38::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.14:06:38::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.14:06:38::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.14:06:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:38::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.14:06:38::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:06:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.14:06:38::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:06:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:06:38::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:06:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.14:06:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:38::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:38::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:06:38::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:38::SCWReader::No isolation master present  
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-09-21.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-09-21.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:06:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:06:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:06:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:06:56::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:06:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-09-21.14:06:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:06:56::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:06:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:06:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:06:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:06:56::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-21.14:07:04::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.14:07:04::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.14:07:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.14:07:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.14:07:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.14:07:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2023-09-21.14:07:04::SCWMssOS::make -C microblaze_0/libsrc/myip_v1_0/src -s clean 

ERROR::2023-09-21.14:07:04::SCWSystem::Error in Processing the domain standalone_domain
LOG::2023-09-21.14:07:15::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.14:07:15::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.14:07:15::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.14:07:15::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.14:07:15::SCWSystem::Not a boot domain 
LOG::2023-09-21.14:07:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.14:07:15::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.14:07:15::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.14:07:15::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.14:07:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:07:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:07:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:07:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:07:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:07:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:07:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:15::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.14:07:15::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.14:07:16::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.14:07:16::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.14:07:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.14:07:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.14:07:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:07:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:07:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:07:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:07:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:07:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:07:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.14:07:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.14:07:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.14:07:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.14:07:16::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.14:07:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.14:07:16::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:07:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:07:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:07:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:07:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:07:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:07:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.14:07:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.14:07:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.14:07:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.14:07:16::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.14:07:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.14:07:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.14:07:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:07:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.14:07:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.14:07:17::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.14:07:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.14:07:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.14:07:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.14:07:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.14:07:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.14:07:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.14:07:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.14:07:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.14:07:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.14:07:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.14:07:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.14:07:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.14:07:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.14:07:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.14:07:17::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.14:07:17::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.14:07:17::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.14:07:17::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.14:07:17::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.14:07:17::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.14:07:17::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.14:07:17::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.14:07:17::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.14:07:17::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.14:07:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.14:07:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.14:07:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.14:07:17::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.14:07:17::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.14:07:17::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.14:07:17::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.14:07:17::SCWSystem::dir created 
TRACE::2023-09-21.14:07:17::SCWSystem::Writing the bif 
TRACE::2023-09-21.14:07:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.14:07:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.14:07:17::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.14:07:17::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:07:17::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:17::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:07:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:07:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:07:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:07:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:07:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:07:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:17::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.14:07:17::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.14:07:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:07:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:07:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.14:07:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.14:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:07:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:07:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:07:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.14:28:40::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.14:28:40::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.14:28:40::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:28:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.14:28:40::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:28:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:28:40::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:28:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.14:28:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:40::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:40::SCWReader::No isolation master present  
TRACE::2023-09-21.14:28:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:44::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:28:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-09-21.14:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-09-21.14:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-09-21.14:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.14:28:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.14:28:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:28:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.14:28:45::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.14:28:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-09-21.14:28:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:28:45::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:45::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.14:28:53::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.14:28:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.14:28:53::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.14:28:53::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.14:28:53::SCWSystem::Not a boot domain 
LOG::2023-09-21.14:28:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.14:28:53::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.14:28:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.14:28:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.14:28:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:28:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:28:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:53::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:53::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:53::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:53::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.14:28:53::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.14:28:54::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.14:28:54::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.14:28:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.14:28:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.14:28:54::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:28:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:28:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:28:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:28:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.14:28:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.14:28:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.14:28:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.14:28:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.14:28:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.14:28:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.14:28:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.14:28:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:28:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:28:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:28:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:28:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.14:28:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.14:28:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.14:28:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.14:28:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.14:28:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.14:28:54::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.14:28:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.14:28:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.14:28:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.14:28:55::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.14:28:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.14:28:55::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.14:28:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.14:28:55::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.14:28:55::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.14:28:55::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.14:28:55::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.14:28:55::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.14:28:55::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.14:28:55::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.14:28:55::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.14:28:55::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.14:28:55::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.14:28:55::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.14:28:55::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.14:28:55::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.14:28:55::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.14:28:55::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.14:28:55::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.14:28:55::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.14:28:55::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.14:28:55::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.14:28:55::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.14:28:55::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.14:28:55::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.14:28:55::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.14:28:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.14:28:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.14:28:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.14:28:55::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.14:28:55::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.14:28:55::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.14:28:55::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.14:28:55::SCWSystem::dir created 
TRACE::2023-09-21.14:28:55::SCWSystem::Writing the bif 
TRACE::2023-09-21.14:28:55::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.14:28:55::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.14:28:55::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.14:28:55::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.14:28:55::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:55::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.14:28:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:28:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:28:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:55::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.14:28:55::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.14:28:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.14:28:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.14:28:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.14:28:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-09-21.14:28:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-09-21.14:28:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.14:28:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.14:28:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.14:28:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:44::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.15:20:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.15:20:44::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:44::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.15:20:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.15:20:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:44::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.15:20:45::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.15:20:45::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:20:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.15:20:45::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:20:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.15:20:45::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:20:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:20:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:20:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.15:20:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:20:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:20:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:20:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-09-21.15:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:20:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:20:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:20:45::SCWReader::No isolation master present  
TRACE::2023-09-21.15:21:43::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.15:21:43::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.15:21:43::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.15:21:43::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.15:21:43::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.15:21:43::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.15:21:43::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:21:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.15:21:43::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:21:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:21:43::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:21:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.15:21:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:21:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:43::SCWReader::No isolation master present  
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-09-21.15:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-09-21.15:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:21:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2023-09-21.15:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:54::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:21:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:21:54::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:21:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:21:54::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:21:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-09-21.15:21:54::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:21:54::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:21:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:21:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:21:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:21:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:21:54::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.15:22:07::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:22:07::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:22:07::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:22:07::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:22:07::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:22:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:22:07::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:22:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:22:07::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:22:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:07::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:07::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:22:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:07::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.15:22:08::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:22:08::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:22:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:22:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:22:08::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:22:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:22:08::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:22:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:22:08::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:22:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:22:08::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:22:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:22:08::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:22:08::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:22:08::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:22:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:22:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:22:08::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:22:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:22:09::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:22:09::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:22:09::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:22:09::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:22:09::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:22:09::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:22:09::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:22:09::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:22:09::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:22:09::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:22:09::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:22:09::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:22:09::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:22:09::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:22:09::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:22:09::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:22:09::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:22:09::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:22:09::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:22:09::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:22:09::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:22:09::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:22:09::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:22:09::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:22:09::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:22:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:22:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:22:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:22:09::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:22:09::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:22:09::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:22:09::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:22:09::SCWSystem::dir created 
TRACE::2023-09-21.15:22:09::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:22:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:22:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:22:09::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:22:09::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:22:09::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:09::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:22:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:09::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:09::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:09::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:09::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:22:09::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:22:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:10::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:10::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:10::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:10::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:23::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.15:22:23::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.15:22:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.15:22:28::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:22:28::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:22:28::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:22:28::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:22:28::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:22:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:22:28::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:22:28::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:22:28::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:22:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:28::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:28::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:22:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.15:22:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.15:22:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.15:22:28::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:22:28::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:22:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:22:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:22:28::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:28::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:28::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:22:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:22:28::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:22:28::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:22:28::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:22:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:22:28::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:22:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:22:28::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:22:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:22:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:22:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:22:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:22:28::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:22:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:22:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:22:29::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:22:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:22:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:22:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:22:29::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:22:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:22:29::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:22:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:22:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:22:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:22:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:22:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:22:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:22:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:22:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:22:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:22:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:22:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:22:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:22:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:22:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:22:29::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:22:29::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:22:29::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:22:29::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:22:29::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:22:29::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:22:29::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:22:29::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:22:29::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:22:29::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:22:29::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.15:22:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:22:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:22:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:22:29::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:22:29::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:22:29::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:22:29::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:22:29::SCWSystem::dir created 
TRACE::2023-09-21.15:22:29::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:22:29::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:22:29::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:22:29::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:22:29::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:22:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:22:29::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:22:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:29::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:29::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:29::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:22:29::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:22:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:22:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:22:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:22:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-09-21.15:22:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-09-21.15:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:22:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:22:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:22:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.15:39:48::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.15:39:48::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.15:39:48::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:39:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.15:39:48::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.15:39:48::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:39:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.15:39:48::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:48::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:39:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.15:39:49::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:49::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:39:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:39:49::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:39:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.15:39:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.15:39:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:39:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:39:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:39:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:39:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:39:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:39:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:39:49::SCWReader::No isolation master present  
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-09-21.15:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-09-21.15:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:40:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2023-09-21.15:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:40:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:40:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:40:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:40:00::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:40:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-09-21.15:40:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:40:00::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:40:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:00::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.15:40:09::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:40:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:40:09::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:40:09::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:40:09::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:40:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:40:09::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:40:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:40:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:40:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:40:09::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:09::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:09::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:40:09::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:09::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:40:09::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.15:40:09::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:40:09::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:40:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:40:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:40:09::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:40:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:40:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:40:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:40:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:40:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:40:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:40:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:40:09::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:40:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:40:09::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:40:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:40:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:40:09::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:40:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:40:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:40:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:40:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:40:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:40:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:40:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:40:10::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:40:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:40:10::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:40:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:40:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:40:10::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:40:10::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:40:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:40:10::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:40:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:40:10::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:40:10::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:40:10::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:40:10::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:40:10::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:40:10::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:40:10::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:40:10::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:40:10::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:40:10::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:40:10::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:40:10::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:40:10::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:40:10::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:40:10::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:40:10::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:40:10::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:40:10::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:40:10::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:40:10::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:40:10::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:40:10::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:40:11::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:40:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:40:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:40:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:40:11::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:40:11::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:40:11::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:40:11::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:40:11::SCWSystem::dir created 
TRACE::2023-09-21.15:40:11::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:40:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:40:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:40:11::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:40:11::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:40:11::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:40:11::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:11::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:11::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:11::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:40:11::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:11::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:40:11::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:40:11::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:40:11::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:40:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:40:11::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:11::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:40:11::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:40:22::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.15:40:22::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.15:40:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.15:40:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.15:40:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.15:40:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.15:40:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.15:40:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.15:40:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.15:41:41::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:41:41::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:41:41::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:41:41::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:41:41::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:41:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:41:41::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:41:41::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:41:41::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:41:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:41:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:41:41::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:41::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:41:41::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:41::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:41:41::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.15:41:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.15:41:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.15:41:41::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:41:41::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:41:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:41:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:41:41::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:41:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:41:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:41:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:41:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:41:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:41:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:41:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:41:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:41:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:41:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:41:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:41:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:41:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:41:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:41:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:41:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:41:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:41:42::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:41:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:41:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:41:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:41:42::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:41:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:41:42::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:41:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:41:42::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:41:42::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:41:42::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:41:42::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:41:42::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:41:42::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:41:42::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:41:42::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:41:42::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:41:42::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:41:42::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:41:42::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:41:42::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:41:42::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:41:42::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:41:42::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:41:42::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:41:42::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:41:42::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:41:42::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:41:42::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:41:42::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:41:42::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:41:42::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.15:41:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:41:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:41:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:41:42::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:41:42::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:41:42::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:41:42::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:41:42::SCWSystem::dir created 
TRACE::2023-09-21.15:41:42::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:41:42::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:41:42::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:41:42::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:41:42::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:41:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:41:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:41:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:41:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:41:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:42::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:41:42::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:42::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:41:42::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:41:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:41:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:41:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-09-21.15:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-09-21.15:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:41:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:41:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:41:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:25::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.15:56:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.15:56:25::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:25::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.15:56:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:56:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.15:56:25::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.15:56:25::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:25::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.15:56:25::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:56:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.15:56:26::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:56:26::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:56:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.15:56:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.15:56:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:26::SCWReader::No isolation master present  
TRACE::2023-09-21.15:56:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:35::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:56:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:36::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-09-21.15:56:36::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-09-21.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2023-09-21.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:36::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:56:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:56:36::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:56:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.15:56:36::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.15:56:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2023-09-21.15:56:36::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:56:36::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:56:36::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:56:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:36::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.15:56:43::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:56:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:56:43::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:56:43::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:56:43::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:56:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:56:43::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:56:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:56:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:56:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:56:43::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:56:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:43::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:56:43::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.15:56:44::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:56:44::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:56:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:56:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:56:44::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:56:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:56:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:56:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:56:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:56:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:56:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:56:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:56:44::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:56:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:56:44::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:56:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:56:44::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:56:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:56:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:56:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:56:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:56:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:56:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:56:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:56:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:56:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:56:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:56:45::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:56:45::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:56:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:56:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:56:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:56:45::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:56:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:56:45::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:56:45::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:56:45::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:56:45::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:56:45::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:56:45::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:56:45::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:56:45::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:56:45::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:56:45::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:56:45::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:56:45::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:56:45::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:56:45::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:56:45::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:56:45::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:56:45::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:56:45::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:56:45::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:56:45::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:56:45::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:56:45::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:56:45::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:56:45::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:56:45::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:56:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:56:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:56:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:56:45::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:56:45::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:56:45::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:56:45::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:56:45::SCWSystem::dir created 
TRACE::2023-09-21.15:56:45::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:56:45::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:56:45::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:56:45::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:56:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.15:56:45::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:56:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:56:45::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:56:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:45::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:56:45::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:56:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:56:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:56:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:56:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:56:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:56:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:56:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:56:53::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.15:56:53::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.15:56:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.15:56:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.15:56:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.15:56:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.15:56:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.15:56:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.15:56:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.15:57:07::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.15:57:07::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.15:57:07::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.15:57:07::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.15:57:07::SCWSystem::Not a boot domain 
LOG::2023-09-21.15:57:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.15:57:07::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.15:57:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.15:57:07::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.15:57:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:57:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:57:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:57:07::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:57:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:57:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:57:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:07::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.15:57:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.15:57:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.15:57:07::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.15:57:07::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.15:57:07::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.15:57:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.15:57:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.15:57:07::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:57:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:57:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.15:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.15:57:07::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.15:57:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.15:57:07::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.15:57:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.15:57:07::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.15:57:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.15:57:07::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:57:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:57:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.15:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.15:57:07::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.15:57:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.15:57:07::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.15:57:07::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.15:57:07::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.15:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.15:57:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.15:57:07::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.15:57:07::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.15:57:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.15:57:07::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.15:57:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.15:57:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.15:57:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.15:57:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.15:57:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.15:57:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.15:57:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.15:57:07::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.15:57:07::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.15:57:07::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.15:57:07::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.15:57:07::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.15:57:07::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.15:57:07::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.15:57:07::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.15:57:07::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.15:57:07::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.15:57:07::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.15:57:07::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.15:57:07::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.15:57:07::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.15:57:07::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.15:57:07::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.15:57:07::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.15:57:07::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.15:57:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.15:57:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.15:57:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.15:57:08::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.15:57:08::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.15:57:08::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.15:57:08::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.15:57:08::SCWSystem::dir created 
TRACE::2023-09-21.15:57:08::SCWSystem::Writing the bif 
TRACE::2023-09-21.15:57:08::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.15:57:08::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.15:57:08::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.15:57:08::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.15:57:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.15:57:08::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.15:57:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:57:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:57:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:57:08::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:57:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:57:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:08::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.15:57:08::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.15:57:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.15:57:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.15:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.15:57:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-09-21.15:57:08::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-09-21.15:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.15:57:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.15:57:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.15:57:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.16:35:14::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.16:35:14::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.16:35:14::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.16:35:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.16:35:14::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.16:35:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:14::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.16:35:14::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.16:35:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.16:35:14::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.16:35:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.16:35:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.16:35:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.16:35:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.16:35:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:15::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:15::SCWReader::No isolation master present  
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:24::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-09-21.16:35:24::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-09-21.16:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_17
TRACE::2023-09-21.16:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.16:35:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.16:35:24::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.16:35:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.16:35:24::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.16:35:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2023-09-21.16:35:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.16:35:24::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:35:24::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:35:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:24::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d9781",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.16:35:36::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.16:35:36::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.16:35:36::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.16:35:36::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.16:35:36::SCWSystem::Not a boot domain 
LOG::2023-09-21.16:35:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.16:35:36::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.16:35:36::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.16:35:36::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.16:35:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:36::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.16:35:36::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.16:35:43::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.16:35:43::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.16:35:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.16:35:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.16:35:43::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:35:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:35:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:35:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:35:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:35:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:35:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.16:35:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.16:35:43::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.16:35:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.16:35:43::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.16:35:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.16:35:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.16:35:43::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:35:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:35:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:35:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:35:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:35:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:35:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.16:35:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.16:35:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.16:35:44::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.16:35:44::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.16:35:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.16:35:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.16:35:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:35:45::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.16:35:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.16:35:45::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.16:35:45::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.16:35:45::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.16:35:45::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.16:35:45::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.16:35:45::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.16:35:45::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.16:35:45::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.16:35:45::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.16:35:45::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.16:35:45::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.16:35:45::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.16:35:45::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.16:35:45::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.16:35:45::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.16:35:45::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.16:35:45::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.16:35:45::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.16:35:45::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.16:35:45::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.16:35:45::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.16:35:45::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.16:35:45::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.16:35:45::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.16:35:45::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.16:35:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.16:35:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.16:35:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.16:35:45::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.16:35:45::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.16:35:45::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.16:35:45::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.16:35:45::SCWSystem::dir created 
TRACE::2023-09-21.16:35:45::SCWSystem::Writing the bif 
TRACE::2023-09-21.16:35:45::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.16:35:45::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.16:35:45::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.16:35:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.16:35:45::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:45::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.16:35:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:35:45::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:35:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:45::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.16:35:45::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.16:35:47::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:47::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:47::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:47::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:35:47::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:35:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:35:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:35:47::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:35:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:35:47::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:47::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:35:47::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:35:54::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.16:35:54::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.16:35:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.16:36:10::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.16:36:10::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.16:36:10::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.16:36:10::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.16:36:10::SCWSystem::Not a boot domain 
LOG::2023-09-21.16:36:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.16:36:10::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.16:36:10::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.16:36:10::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.16:36:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:36:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:36:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:36:10::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:36:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:36:10::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:10::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:36:10::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:10::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.16:36:10::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.16:36:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.16:36:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.16:36:10::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.16:36:10::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.16:36:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.16:36:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.16:36:10::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:36:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:36:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:36:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:36:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.16:36:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.16:36:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.16:36:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.16:36:10::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.16:36:10::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.16:36:10::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.16:36:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.16:36:10::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:36:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:36:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:36:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:36:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.16:36:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.16:36:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.16:36:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.16:36:10::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.16:36:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.16:36:10::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.16:36:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.16:36:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.16:36:10::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.16:36:11::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.16:36:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.16:36:11::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.16:36:11::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.16:36:11::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.16:36:11::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.16:36:11::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.16:36:11::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.16:36:11::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.16:36:11::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.16:36:11::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.16:36:11::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.16:36:11::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.16:36:11::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.16:36:11::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.16:36:11::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.16:36:11::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.16:36:11::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.16:36:11::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.16:36:11::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.16:36:11::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.16:36:11::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.16:36:11::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.16:36:11::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.16:36:11::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.16:36:11::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.16:36:11::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.16:36:11::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.16:36:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.16:36:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.16:36:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.16:36:11::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.16:36:11::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.16:36:11::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.16:36:11::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.16:36:11::SCWSystem::dir created 
TRACE::2023-09-21.16:36:11::SCWSystem::Writing the bif 
TRACE::2023-09-21.16:36:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.16:36:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.16:36:11::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.16:36:11::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.16:36:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.16:36:11::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.16:36:11::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:11::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:11::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:11::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:36:11::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:36:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:36:11::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:36:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:36:11::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:11::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:36:11::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:11::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"27cb3e3e320bf2825e31435b6759d978",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.16:36:11::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.16:36:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.16:36:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.16:36:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2023-09-21.16:36:12::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2023-09-21.16:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.16:36:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.16:36:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.16:36:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWPlatform::Clearing the existing platform
TRACE::2023-09-21.17:19:53::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-21.17:19:53::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWSystem::Clearing the domains completed.
TRACE::2023-09-21.17:19:53::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-21.17:19:53::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-21.17:19:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:19:53::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-21.17:19:53::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.17:19:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-21.17:19:53::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.17:19:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.17:19:53::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.17:19:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-21.17:19:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:19:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:19:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:19:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:19:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:19:53::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:19:53::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:19:53::SCWReader::No isolation master present  
TRACE::2023-09-21.17:20:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:02::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.17:20:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:20:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-09-21.17:20:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-09-21.17:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_21
TRACE::2023-09-21.17:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.17:20:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.17:20:03::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.17:20:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-21.17:20:03::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-21.17:20:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2023-09-21.17:20:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.17:20:03::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:03::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:03::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"01b50f18022f58daa2746603dc1e61021",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-21.17:20:12::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.17:20:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.17:20:12::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.17:20:12::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.17:20:12::SCWSystem::Not a boot domain 
LOG::2023-09-21.17:20:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.17:20:12::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.17:20:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.17:20:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.17:20:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:12::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:12::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.17:20:12::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-21.17:20:16::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.17:20:16::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.17:20:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.17:20:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.17:20:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.17:20:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.17:20:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.17:20:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.17:20:16::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.17:20:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.17:20:16::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.17:20:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.17:20:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.17:20:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.17:20:16::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.17:20:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.17:20:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.17:20:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:18::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.17:20:18::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.17:20:18::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.17:20:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.17:20:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.17:20:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.17:20:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.17:20:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.17:20:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.17:20:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.17:20:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.17:20:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.17:20:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.17:20:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.17:20:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.17:20:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.17:20:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.17:20:18::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.17:20:18::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.17:20:18::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.17:20:18::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.17:20:18::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.17:20:18::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.17:20:18::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.17:20:18::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.17:20:18::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.17:20:18::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.17:20:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.17:20:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.17:20:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.17:20:18::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.17:20:18::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.17:20:18::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.17:20:18::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.17:20:18::SCWSystem::dir created 
TRACE::2023-09-21.17:20:18::SCWSystem::Writing the bif 
TRACE::2023-09-21.17:20:18::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.17:20:18::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.17:20:18::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.17:20:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-21.17:20:18::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:18::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.17:20:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:18::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:18::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"01b50f18022f58daa2746603dc1e6102",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.17:20:18::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.17:20:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:19::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:19::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:27::SCWMssOS::cleaning the bsp 
TRACE::2023-09-21.17:20:27::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-21.17:20:27::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-21.17:20:33::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-21.17:20:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-21.17:20:33::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-21.17:20:33::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-21.17:20:33::SCWSystem::Not a boot domain 
LOG::2023-09-21.17:20:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-21.17:20:33::SCWDomain::Generating domain artifcats
TRACE::2023-09-21.17:20:33::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-21.17:20:33::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-21.17:20:33::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:33::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:33::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:33::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:33::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:33::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:33::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:33::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:33::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-21.17:20:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-21.17:20:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-21.17:20:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-21.17:20:33::SCWMssOS::doing bsp build ... 
TRACE::2023-09-21.17:20:33::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-21.17:20:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-21.17:20:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-21.17:20:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-21.17:20:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-21.17:20:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-21.17:20:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-21.17:20:33::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-21.17:20:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-21.17:20:33::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-21.17:20:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-21.17:20:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-21.17:20:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-21.17:20:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-21.17:20:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-21.17:20:33::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-21.17:20:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-21.17:20:33::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-21.17:20:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-21.17:20:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-21.17:20:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-21.17:20:34::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-21.17:20:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-21.17:20:34::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-21.17:20:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-21.17:20:34::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-21.17:20:34::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-21.17:20:34::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-21.17:20:34::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-21.17:20:34::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-21.17:20:34::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-21.17:20:34::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-21.17:20:34::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-21.17:20:34::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-21.17:20:34::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-21.17:20:34::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-21.17:20:34::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-21.17:20:34::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-21.17:20:34::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-21.17:20:34::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-21.17:20:34::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-21.17:20:34::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-21.17:20:34::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-21.17:20:34::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-21.17:20:34::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-21.17:20:34::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-21.17:20:34::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-21.17:20:34::SCWMssOS::'Finished building libraries'

TRACE::2023-09-21.17:20:34::SCWMssOS::Copying to export directory.
TRACE::2023-09-21.17:20:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-21.17:20:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-21.17:20:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-21.17:20:35::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-21.17:20:35::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-21.17:20:35::SCWPlatform::Started preparing the platform 
TRACE::2023-09-21.17:20:35::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-21.17:20:35::SCWSystem::dir created 
TRACE::2023-09-21.17:20:35::SCWSystem::Writing the bif 
TRACE::2023-09-21.17:20:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-21.17:20:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-21.17:20:35::SCWPlatform::Completed generating the platform
TRACE::2023-09-21.17:20:35::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-21.17:20:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-21.17:20:35::SCWMssOS::Commit changes completed.
TRACE::2023-09-21.17:20:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:35::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:35::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"01b50f18022f58daa2746603dc1e6102",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-21.17:20:35::SCWPlatform::updated the xpfm file.
TRACE::2023-09-21.17:20:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-21.17:20:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-21.17:20:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-21.17:20:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-09-21.17:20:36::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-09-21.17:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-21.17:20:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-21.17:20:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-21.17:20:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.15:46:15::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.15:46:15::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.15:46:15::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.15:46:15::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.15:46:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.15:46:15::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.15:46:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.15:46:15::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.15:46:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.15:46:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.15:46:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.15:46:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:15::SCWReader::No isolation master present  
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:28::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-09-22.15:46:28::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-09-22.15:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_25
TRACE::2023-09-22.15:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:28::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.15:46:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.15:46:28::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.15:46:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.15:46:28::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.15:46:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2023-09-22.15:46:28::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.15:46:28::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:46:28::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:46:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:28::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-22.15:46:40::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.15:46:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.15:46:40::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.15:46:40::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.15:46:40::SCWSystem::Not a boot domain 
LOG::2023-09-22.15:46:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.15:46:40::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.15:46:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.15:46:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.15:46:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:46:40::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:46:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:40::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:40::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:40::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.15:46:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-22.15:46:41::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.15:46:41::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.15:46:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.15:46:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.15:46:41::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.15:46:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.15:46:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.15:46:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.15:46:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.15:46:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.15:46:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.15:46:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.15:46:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.15:46:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.15:46:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.15:46:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.15:46:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.15:46:42::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.15:46:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.15:46:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.15:46:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:42::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.15:46:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.15:46:43::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.15:46:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.15:46:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.15:46:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.15:46:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.15:46:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.15:46:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.15:46:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.15:46:43::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.15:46:43::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.15:46:43::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.15:46:43::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.15:46:43::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.15:46:43::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.15:46:43::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.15:46:43::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.15:46:43::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.15:46:43::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.15:46:43::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.15:46:43::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.15:46:43::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.15:46:43::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.15:46:43::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.15:46:43::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.15:46:43::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.15:46:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.15:46:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.15:46:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.15:46:43::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.15:46:43::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.15:46:43::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.15:46:43::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.15:46:43::SCWSystem::dir created 
TRACE::2023-09-22.15:46:43::SCWSystem::Writing the bif 
TRACE::2023-09-22.15:46:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.15:46:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.15:46:43::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.15:46:43::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.15:46:43::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:43::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.15:46:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:46:43::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:43::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.15:46:43::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.15:46:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:46:44::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:46:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:53::SCWMssOS::cleaning the bsp 
TRACE::2023-09-22.15:46:53::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-22.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-22.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-22.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-22.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-22.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-22.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-22.15:46:54::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-22.15:46:59::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.15:46:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.15:46:59::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.15:46:59::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.15:46:59::SCWSystem::Not a boot domain 
LOG::2023-09-22.15:46:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.15:46:59::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.15:46:59::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.15:46:59::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.15:46:59::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:59::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:59::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:59::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:46:59::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:46:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:46:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:46:59::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:46:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:46:59::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:59::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:46:59::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:59::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.15:46:59::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:46:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-22.15:46:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-22.15:46:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-22.15:46:59::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.15:46:59::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.15:46:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.15:46:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.15:46:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.15:46:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.15:46:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.15:46:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.15:46:59::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.15:46:59::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.15:46:59::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.15:46:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.15:46:59::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.15:46:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.15:46:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.15:46:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.15:46:59::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.15:46:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.15:46:59::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:46:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.15:46:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.15:46:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.15:46:59::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.15:47:00::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.15:47:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.15:47:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.15:47:00::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.15:47:00::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.15:47:00::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.15:47:00::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.15:47:00::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.15:47:00::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.15:47:00::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.15:47:00::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.15:47:00::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.15:47:00::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.15:47:00::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.15:47:00::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.15:47:00::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.15:47:00::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.15:47:00::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.15:47:00::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.15:47:00::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.15:47:00::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.15:47:00::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.15:47:00::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.15:47:00::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.15:47:00::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.15:47:00::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.15:47:00::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.15:47:00::SCWMssOS::Copying to export directory.
TRACE::2023-09-22.15:47:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.15:47:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.15:47:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.15:47:00::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.15:47:00::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.15:47:00::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.15:47:00::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.15:47:00::SCWSystem::dir created 
TRACE::2023-09-22.15:47:00::SCWSystem::Writing the bif 
TRACE::2023-09-22.15:47:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.15:47:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.15:47:00::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.15:47:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:47:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.15:47:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.15:47:00::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.15:47:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:47:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:47:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:47:00::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:47:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:47:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:47:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:47:00::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.15:47:00::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.15:47:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.15:47:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.15:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.15:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-09-22.15:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-09-22.15:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.15:47:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.15:47:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.15:47:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.16:28:46::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.16:28:46::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.16:28:46::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.16:28:46::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.16:28:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.16:28:46::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:28:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.16:28:46::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.16:28:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.16:28:46::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:28:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.16:28:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:28:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:46::SCWReader::No isolation master present  
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:50::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-09-22.16:28:50::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-09-22.16:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:50::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:28:50::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_29
TRACE::2023-09-22.16:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:50::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.16:28:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.16:28:50::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:28:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.16:28:50::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.16:28:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2023-09-22.16:28:50::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:28:50::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:28:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:28:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-09-22.16:28:50::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-09-22.16:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:28:50::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:28:50::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:28:50::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-22.16:29:07::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.16:29:07::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.16:29:07::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.16:29:07::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.16:29:07::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.16:29:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.16:29:07::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:29:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.16:29:07::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.16:29:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.16:29:07::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:29:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.16:29:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:07::SCWReader::No isolation master present  
TRACE::2023-09-22.16:29:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:12::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.16:29:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:13::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-09-22.16:29:13::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-09-22.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_32
TRACE::2023-09-22.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.16:29:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.16:29:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:29:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.16:29:13::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.16:29:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_33
TRACE::2023-09-22.16:29:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:29:13::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2023-09-22.16:29:13::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2023-09-22.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:13::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-09-22.16:29:31::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.16:29:31::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.16:29:31::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.16:29:31::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.16:29:31::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.16:29:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:31::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.16:29:31::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:29:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.16:29:31::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.16:29:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.16:29:31::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:29:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.16:29:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:31::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:31::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:31::SCWReader::No isolation master present  
LOG::2023-09-22.16:29:46::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.16:29:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.16:29:46::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.16:29:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.16:29:46::SCWSystem::Not a boot domain 
LOG::2023-09-22.16:29:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.16:29:46::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.16:29:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.16:29:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.16:29:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:46::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:46::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.16:29:46::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:46::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-22.16:29:47::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.16:29:47::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.16:29:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.16:29:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.16:29:47::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.16:29:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.16:29:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.16:29:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.16:29:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.16:29:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.16:29:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.16:29:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.16:29:47::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.16:29:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.16:29:47::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.16:29:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.16:29:47::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.16:29:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.16:29:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.16:29:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.16:29:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.16:29:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.16:29:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.16:29:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.16:29:47::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.16:29:47::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.16:29:47::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.16:29:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.16:29:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.16:29:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.16:29:48::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.16:29:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.16:29:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.16:29:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.16:29:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.16:29:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.16:29:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.16:29:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.16:29:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.16:29:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.16:29:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.16:29:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.16:29:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.16:29:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.16:29:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.16:29:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.16:29:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.16:29:48::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.16:29:48::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.16:29:48::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.16:29:48::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.16:29:48::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.16:29:48::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.16:29:48::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.16:29:48::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.16:29:48::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.16:29:48::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.16:29:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.16:29:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.16:29:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.16:29:48::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.16:29:48::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.16:29:48::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.16:29:48::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.16:29:48::SCWSystem::dir created 
TRACE::2023-09-22.16:29:48::SCWSystem::Writing the bif 
TRACE::2023-09-22.16:29:48::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.16:29:48::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.16:29:48::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.16:29:48::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.16:29:48::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:48::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.16:29:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:48::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:48::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:48::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:48::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.16:29:48::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.16:29:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.16:29:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.16:29:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.16:29:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-09-22.16:29:49::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-09-22.16:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.16:29:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.16:29:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.16:29:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:04::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.17:05:04::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.17:05:04::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:04::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.17:05:04::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.17:05:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:04::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.17:05:05::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.17:05:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.17:05:05::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:05:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.17:05:05::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:05:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:05:05::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:05:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.17:05:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:05::SCWReader::No isolation master present  
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-09-22.17:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-09-22.17:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_37
TRACE::2023-09-22.17:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:12::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:05:12::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:05:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.17:05:12::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.17:05:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_38
TRACE::2023-09-22.17:05:12::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:05:12::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:12::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-22.17:05:25::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.17:05:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.17:05:26::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.17:05:26::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.17:05:26::SCWSystem::Not a boot domain 
LOG::2023-09-22.17:05:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.17:05:26::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.17:05:26::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.17:05:26::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.17:05:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:26::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:26::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.17:05:26::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-22.17:05:27::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.17:05:27::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.17:05:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.17:05:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.17:05:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.17:05:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.17:05:27::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.17:05:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.17:05:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.17:05:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.17:05:27::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:05:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:05:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.17:05:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.17:05:28::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:05:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.17:05:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.17:05:28::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:05:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.17:05:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.17:05:28::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.17:05:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.17:05:28::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.17:05:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.17:05:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.17:05:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.17:05:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.17:05:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.17:05:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.17:05:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.17:05:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.17:05:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.17:05:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.17:05:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.17:05:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.17:05:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.17:05:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.17:05:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.17:05:28::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.17:05:28::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.17:05:28::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.17:05:28::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.17:05:28::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.17:05:28::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.17:05:28::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.17:05:28::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.17:05:28::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.17:05:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.17:05:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.17:05:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.17:05:28::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.17:05:28::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.17:05:28::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.17:05:28::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.17:05:28::SCWSystem::dir created 
TRACE::2023-09-22.17:05:28::SCWSystem::Writing the bif 
TRACE::2023-09-22.17:05:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.17:05:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.17:05:28::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.17:05:28::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:05:28::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:28::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:05:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:28::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:28::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.17:05:28::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.17:05:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:29::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:29::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:29::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:42::SCWMssOS::cleaning the bsp 
TRACE::2023-09-22.17:05:42::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-22.17:05:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-22.17:05:48::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.17:05:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.17:05:48::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.17:05:48::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.17:05:48::SCWSystem::Not a boot domain 
LOG::2023-09-22.17:05:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.17:05:48::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.17:05:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.17:05:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.17:05:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:48::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:48::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:48::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:48::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.17:05:48::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-22.17:05:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-22.17:05:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-22.17:05:48::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.17:05:48::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.17:05:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.17:05:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.17:05:48::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:05:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:05:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.17:05:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.17:05:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.17:05:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.17:05:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.17:05:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.17:05:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:05:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:05:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.17:05:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.17:05:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.17:05:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.17:05:48::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:05:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.17:05:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.17:05:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:05:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.17:05:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.17:05:49::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.17:05:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.17:05:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.17:05:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.17:05:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.17:05:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.17:05:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.17:05:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.17:05:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.17:05:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.17:05:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.17:05:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.17:05:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.17:05:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.17:05:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.17:05:49::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.17:05:49::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.17:05:49::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.17:05:49::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.17:05:49::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.17:05:49::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.17:05:49::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.17:05:49::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.17:05:49::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.17:05:49::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.17:05:49::SCWMssOS::Copying to export directory.
TRACE::2023-09-22.17:05:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.17:05:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.17:05:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.17:05:49::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.17:05:49::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.17:05:49::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.17:05:49::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.17:05:49::SCWSystem::dir created 
TRACE::2023-09-22.17:05:49::SCWSystem::Writing the bif 
TRACE::2023-09-22.17:05:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.17:05:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.17:05:49::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.17:05:49::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:05:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:05:49::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:05:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:49::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:49::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.17:05:49::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.17:05:50::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:50::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:50::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:50::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:05:50::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:05:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:05:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-09-22.17:05:50::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-09-22.17:05:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:05:50::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:05:50::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:05:50::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWPlatform::Clearing the existing platform
TRACE::2023-09-22.17:16:15::SCWSystem::Clearing the existing sysconfig
TRACE::2023-09-22.17:16:15::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWSystem::Clearing the domains completed.
TRACE::2023-09-22.17:16:15::SCWPlatform::Clearing the opened hw db.
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-09-22.17:16:15::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-09-22.17:16:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-09-22.17:16:15::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:16:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-09-22.17:16:15::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:16:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:16:15::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:16:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-09-22.17:16:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:15::SCWReader::No isolation master present  
TRACE::2023-09-22.17:16:23::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:23::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:23::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.17:16:23::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:24::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-09-22.17:16:24::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-09-22.17:16:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_41
TRACE::2023-09-22.17:16:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:16:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:16:24::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:16:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-09-22.17:16:24::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-09-22.17:16:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2023-09-22.17:16:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:16:24::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:24::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:24::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-09-22.17:16:40::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.17:16:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.17:16:40::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.17:16:40::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.17:16:40::SCWSystem::Not a boot domain 
LOG::2023-09-22.17:16:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.17:16:40::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.17:16:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.17:16:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.17:16:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:40::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:40::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:40::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:40::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.17:16:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-09-22.17:16:40::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.17:16:40::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.17:16:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.17:16:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.17:16:41::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.17:16:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.17:16:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.17:16:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.17:16:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.17:16:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.17:16:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.17:16:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.17:16:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.17:16:41::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.17:16:41::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:16:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.17:16:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.17:16:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.17:16:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.17:16:42::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.17:16:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.17:16:42::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.17:16:42::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.17:16:42::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.17:16:42::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.17:16:42::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.17:16:42::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.17:16:42::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.17:16:42::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.17:16:42::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.17:16:42::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.17:16:42::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.17:16:42::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.17:16:42::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.17:16:42::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.17:16:42::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.17:16:42::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.17:16:42::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.17:16:42::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.17:16:42::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.17:16:42::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.17:16:42::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.17:16:42::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.17:16:42::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.17:16:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.17:16:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.17:16:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.17:16:42::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.17:16:42::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.17:16:42::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.17:16:42::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.17:16:42::SCWSystem::dir created 
TRACE::2023-09-22.17:16:42::SCWSystem::Writing the bif 
TRACE::2023-09-22.17:16:42::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.17:16:42::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.17:16:42::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.17:16:42::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-09-22.17:16:42::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:42::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:16:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:42::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:42::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:42::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:42::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.17:16:42::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.17:16:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:42::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:42::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:42::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:49::SCWMssOS::cleaning the bsp 
TRACE::2023-09-22.17:16:49::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-22.17:16:49::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-22.17:16:57::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.17:16:57::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.17:16:57::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.17:16:57::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.17:16:57::SCWSystem::Not a boot domain 
LOG::2023-09-22.17:16:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.17:16:57::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.17:16:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.17:16:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.17:16:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:57::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:57::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.17:16:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-22.17:16:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-22.17:16:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-22.17:16:57::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.17:16:57::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.17:16:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.17:16:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.17:16:57::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:16:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:16:57::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.17:16:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.17:16:57::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.17:16:57::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.17:16:57::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.17:16:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.17:16:57::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:16:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:16:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.17:16:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.17:16:57::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.17:16:57::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.17:16:57::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:16:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.17:16:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.17:16:57::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:16:58::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.17:16:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.17:16:58::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.17:16:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.17:16:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.17:16:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.17:16:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.17:16:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.17:16:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.17:16:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.17:16:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.17:16:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.17:16:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.17:16:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.17:16:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.17:16:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.17:16:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.17:16:58::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.17:16:58::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.17:16:58::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.17:16:58::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.17:16:58::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.17:16:58::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.17:16:58::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.17:16:58::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.17:16:58::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.17:16:58::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.17:16:58::SCWMssOS::Copying to export directory.
TRACE::2023-09-22.17:16:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.17:16:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.17:16:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.17:16:58::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.17:16:58::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.17:16:58::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.17:16:58::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.17:16:58::SCWSystem::dir created 
TRACE::2023-09-22.17:16:58::SCWSystem::Writing the bif 
TRACE::2023-09-22.17:16:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.17:16:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.17:16:58::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.17:16:58::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:16:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:16:58::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:16:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:58::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.17:16:58::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.17:16:59::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:59::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:59::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:59::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:16:59::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:16:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:16:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:16:59::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:16:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:16:59::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:16:59::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:16:59::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:12::SCWMssOS::cleaning the bsp 
TRACE::2023-09-22.17:17:12::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-09-22.17:17:12::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-09-22.17:17:18::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-09-22.17:17:18::SCWPlatform::Sanity checking of platform is completed
LOG::2023-09-22.17:17:18::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-09-22.17:17:18::SCWSystem::Checking the domain standalone_domain
LOG::2023-09-22.17:17:18::SCWSystem::Not a boot domain 
LOG::2023-09-22.17:17:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-09-22.17:17:18::SCWDomain::Generating domain artifcats
TRACE::2023-09-22.17:17:18::SCWMssOS::Generating standalone artifcats
TRACE::2023-09-22.17:17:18::SCWMssOS:: Copying the user libraries. 
TRACE::2023-09-22.17:17:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:17:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:17:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:17:18::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:17:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:17:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:18::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-09-22.17:17:18::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-09-22.17:17:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-09-22.17:17:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-09-22.17:17:18::SCWMssOS::doing bsp build ... 
TRACE::2023-09-22.17:17:18::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-09-22.17:17:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-09-22.17:17:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-09-22.17:17:18::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:17:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:17:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:17:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:17:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-09-22.17:17:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-09-22.17:17:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-09-22.17:17:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-09-22.17:17:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-09-22.17:17:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-09-22.17:17:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-09-22.17:17:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-09-22.17:17:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:17:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:17:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:17:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:17:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-09-22.17:17:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-09-22.17:17:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-09-22.17:17:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-09-22.17:17:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-09-22.17:17:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-09-22.17:17:18::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-09-22.17:17:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-09-22.17:17:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-09-22.17:17:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-09-22.17:17:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-09-22.17:17:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-09-22.17:17:19::SCWMssOS::make --no-print-directory archive

TRACE::2023-09-22.17:17:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-09-22.17:17:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-09-22.17:17:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-09-22.17:17:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-09-22.17:17:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-09-22.17:17:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-09-22.17:17:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-09-22.17:17:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-09-22.17:17:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-09-22.17:17:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-09-22.17:17:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-09-22.17:17:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-09-22.17:17:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-09-22.17:17:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-09-22.17:17:19::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-09-22.17:17:19::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-09-22.17:17:19::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-09-22.17:17:19::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-09-22.17:17:19::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-09-22.17:17:19::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-09-22.17:17:19::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-09-22.17:17:19::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-09-22.17:17:19::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-09-22.17:17:19::SCWMssOS::'Finished building libraries'

TRACE::2023-09-22.17:17:19::SCWMssOS::Copying to export directory.
TRACE::2023-09-22.17:17:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-09-22.17:17:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-09-22.17:17:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-09-22.17:17:19::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-09-22.17:17:19::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-09-22.17:17:19::SCWPlatform::Started preparing the platform 
TRACE::2023-09-22.17:17:19::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-09-22.17:17:19::SCWSystem::dir created 
TRACE::2023-09-22.17:17:19::SCWSystem::Writing the bif 
TRACE::2023-09-22.17:17:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-09-22.17:17:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-09-22.17:17:19::SCWPlatform::Completed generating the platform
TRACE::2023-09-22.17:17:19::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-09-22.17:17:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-09-22.17:17:19::SCWMssOS::Commit changes completed.
TRACE::2023-09-22.17:17:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:17:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:17:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:17:19::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:17:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:17:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:19::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:17:19::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:19::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-09-22.17:17:19::SCWPlatform::updated the xpfm file.
TRACE::2023-09-22.17:17:20::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:20::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:20::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:20::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-09-22.17:17:20::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-09-22.17:17:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-09-22.17:17:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-09-22.17:17:20::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-09-22.17:17:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-09-22.17:17:20::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-09-22.17:17:20::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-09-22.17:17:20::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-10-04.10:02:00::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-10-04.10:02:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-04.10:02:00::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:02:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-04.10:02:00::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.10:02:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.10:02:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:02:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-04.10:02:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:00::SCWReader::No isolation master present  
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-10-04.10:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-10-04.10:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.10:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.10:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.10:02:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:02:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.10:02:06::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.10:02:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-10-04.10:02:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:02:06::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-04.10:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-04.10:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:06::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-04.10:02:28::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-10-04.10:02:28::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-04.10:02:28::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-10-04.10:02:28::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-04.10:02:28::SCWSystem::Not a boot domain 
LOG::2023-10-04.10:02:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-04.10:02:28::SCWDomain::Generating domain artifcats
TRACE::2023-10-04.10:02:28::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-04.10:02:28::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-04.10:02:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-04.10:02:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-04.10:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:28::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-10-04.10:02:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-10-04.10:02:32::SCWMssOS::doing bsp build ... 
TRACE::2023-10-04.10:02:32::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-10-04.10:02:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-04.10:02:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-04.10:02:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:02:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:02:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:02:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:02:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:02:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:02:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-10-04.10:02:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-10-04.10:02:33::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-04.10:02:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-10-04.10:02:33::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-10-04.10:02:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-10-04.10:02:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:02:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:02:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:02:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:02:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:02:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:02:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-04.10:02:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-10-04.10:02:33::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-04.10:02:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-10-04.10:02:33::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.10:02:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-04.10:02:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-10-04.10:02:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:02:35::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-10-04.10:02:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-04.10:02:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-04.10:02:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-10-04.10:02:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-10-04.10:02:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-10-04.10:02:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-10-04.10:02:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-10-04.10:02:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-10-04.10:02:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-10-04.10:02:35::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-10-04.10:02:35::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-10-04.10:02:35::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-10-04.10:02:35::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-10-04.10:02:35::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-10-04.10:02:35::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-10-04.10:02:35::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-10-04.10:02:35::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-10-04.10:02:35::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-10-04.10:02:35::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-10-04.10:02:35::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-10-04.10:02:35::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-10-04.10:02:35::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-10-04.10:02:35::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-10-04.10:02:35::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-10-04.10:02:35::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-10-04.10:02:35::SCWMssOS::'Finished building libraries'

TRACE::2023-10-04.10:02:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-04.10:02:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-04.10:02:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-04.10:02:35::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-10-04.10:02:35::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-10-04.10:02:35::SCWPlatform::Started preparing the platform 
TRACE::2023-10-04.10:02:35::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-10-04.10:02:35::SCWSystem::dir created 
TRACE::2023-10-04.10:02:35::SCWSystem::Writing the bif 
TRACE::2023-10-04.10:02:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-04.10:02:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-04.10:02:35::SCWPlatform::Completed generating the platform
TRACE::2023-10-04.10:02:35::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:02:35::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:02:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-04.10:02:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-04.10:02:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:35::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-04.10:02:35::SCWPlatform::updated the xpfm file.
TRACE::2023-10-04.10:02:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:02:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:02:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:02:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-04.10:02:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-04.10:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:02:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:02:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:02:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWPlatform::Clearing the existing platform
TRACE::2023-10-04.10:16:03::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-04.10:16:03::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWSystem::Clearing the domains completed.
TRACE::2023-10-04.10:16:03::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-10-04.10:16:03::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-10-04.10:16:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-04.10:16:03::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:16:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-04.10:16:03::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.10:16:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.10:16:03::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:16:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-04.10:16:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:03::SCWReader::No isolation master present  
TRACE::2023-10-04.10:16:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:14::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.10:16:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.10:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-10-04.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.10:16:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.10:16:15::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:16:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.10:16:15::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.10:16:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-10-04.10:16:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:16:15::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.10:16:15::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.10:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:15::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-04.10:16:28::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-10-04.10:16:28::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-04.10:16:28::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-10-04.10:16:28::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-04.10:16:28::SCWSystem::Not a boot domain 
LOG::2023-10-04.10:16:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-04.10:16:28::SCWDomain::Generating domain artifcats
TRACE::2023-10-04.10:16:28::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-04.10:16:28::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-04.10:16:28::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:28::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:28::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:28::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:28::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.10:16:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.10:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:28::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:28::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:28::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:28::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-10-04.10:16:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-10-04.10:16:28::SCWMssOS::doing bsp build ... 
TRACE::2023-10-04.10:16:28::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-10-04.10:16:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-04.10:16:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-04.10:16:29::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:16:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:16:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:16:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:16:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.10:16:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.10:16:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-10-04.10:16:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-10-04.10:16:29::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-04.10:16:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-10-04.10:16:29::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-10-04.10:16:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-10-04.10:16:29::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:16:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:16:29::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:16:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:16:29::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.10:16:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.10:16:29::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-04.10:16:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-10-04.10:16:29::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-04.10:16:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-10-04.10:16:29::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.10:16:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-04.10:16:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-10-04.10:16:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.10:16:29::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-10-04.10:16:30::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-04.10:16:30::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-04.10:16:30::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-10-04.10:16:30::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-10-04.10:16:30::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-10-04.10:16:30::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-10-04.10:16:30::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-10-04.10:16:30::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-10-04.10:16:30::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-10-04.10:16:30::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-10-04.10:16:30::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-10-04.10:16:30::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-10-04.10:16:30::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-10-04.10:16:30::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-10-04.10:16:30::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-10-04.10:16:30::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-10-04.10:16:30::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-10-04.10:16:30::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-10-04.10:16:30::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-10-04.10:16:30::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-10-04.10:16:30::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-10-04.10:16:30::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-10-04.10:16:30::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-10-04.10:16:30::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-10-04.10:16:30::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-10-04.10:16:30::SCWMssOS::'Finished building libraries'

TRACE::2023-10-04.10:16:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-04.10:16:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-04.10:16:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-04.10:16:30::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-10-04.10:16:30::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-10-04.10:16:30::SCWPlatform::Started preparing the platform 
TRACE::2023-10-04.10:16:30::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-10-04.10:16:30::SCWSystem::dir created 
TRACE::2023-10-04.10:16:30::SCWSystem::Writing the bif 
TRACE::2023-10-04.10:16:30::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-04.10:16:30::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-04.10:16:30::SCWPlatform::Completed generating the platform
TRACE::2023-10-04.10:16:30::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.10:16:30::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:30::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.10:16:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.10:16:30::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.10:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:30::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-04.10:16:30::SCWPlatform::updated the xpfm file.
TRACE::2023-10-04.10:16:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.10:16:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.10:16:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.10:16:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.10:16:30::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.10:16:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.10:16:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.10:16:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.10:16:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-10-04.11:02:09::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-10-04.11:02:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:09::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-04.11:02:09::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:02:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-04.11:02:09::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.11:02:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.11:02:09::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:02:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-04.11:02:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:09::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:09::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:09::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:09::SCWReader::No isolation master present  
TRACE::2023-10-04.11:02:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:12::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.11:02:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-04.11:02:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-04.11:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-04.11:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.11:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.11:02:13::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:02:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.11:02:13::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.11:02:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-10-04.11:02:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:02:13::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-10-04.11:02:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-10-04.11:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:13::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-04.11:02:22::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-10-04.11:02:22::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-04.11:02:23::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-10-04.11:02:23::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-04.11:02:23::SCWSystem::Not a boot domain 
LOG::2023-10-04.11:02:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-04.11:02:23::SCWDomain::Generating domain artifcats
TRACE::2023-10-04.11:02:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-04.11:02:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-04.11:02:23::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:23::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:23::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:23::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:23::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-10-04.11:02:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-10-04.11:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:23::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:23::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:23::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:23::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-10-04.11:02:23::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:23::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-10-04.11:02:30::SCWMssOS::doing bsp build ... 
TRACE::2023-10-04.11:02:30::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-10-04.11:02:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-04.11:02:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-04.11:02:30::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:02:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:02:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:02:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:02:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:02:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:02:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-10-04.11:02:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-10-04.11:02:30::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-04.11:02:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-10-04.11:02:30::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-10-04.11:02:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-10-04.11:02:30::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:02:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:02:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:02:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:02:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:02:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:02:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-04.11:02:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-10-04.11:02:30::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-04.11:02:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-10-04.11:02:30::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.11:02:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-04.11:02:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-10-04.11:02:30::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:02:32::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-10-04.11:02:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-04.11:02:32::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-04.11:02:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-10-04.11:02:32::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-10-04.11:02:32::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-10-04.11:02:32::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-10-04.11:02:32::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-10-04.11:02:32::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-10-04.11:02:32::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-10-04.11:02:32::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-10-04.11:02:32::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-10-04.11:02:32::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-10-04.11:02:32::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-10-04.11:02:32::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-10-04.11:02:32::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-10-04.11:02:32::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-10-04.11:02:32::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-10-04.11:02:32::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-10-04.11:02:32::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-10-04.11:02:32::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-10-04.11:02:32::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-10-04.11:02:32::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-10-04.11:02:32::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-10-04.11:02:32::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-10-04.11:02:32::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-10-04.11:02:32::SCWMssOS::'Finished building libraries'

TRACE::2023-10-04.11:02:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-04.11:02:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-04.11:02:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-04.11:02:32::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-10-04.11:02:32::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-10-04.11:02:32::SCWPlatform::Started preparing the platform 
TRACE::2023-10-04.11:02:32::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-10-04.11:02:32::SCWSystem::dir created 
TRACE::2023-10-04.11:02:32::SCWSystem::Writing the bif 
TRACE::2023-10-04.11:02:32::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-04.11:02:32::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-04.11:02:32::SCWPlatform::Completed generating the platform
TRACE::2023-10-04.11:02:32::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:02:32::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:02:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-10-04.11:02:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-10-04.11:02:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:32::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:32::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:32::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:32::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-04.11:02:32::SCWPlatform::updated the xpfm file.
TRACE::2023-10-04.11:02:33::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:33::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:33::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:33::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:02:33::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:02:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-10-04.11:02:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-10-04.11:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:02:33::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:02:33::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:02:33::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWPlatform::Clearing the existing platform
TRACE::2023-10-04.11:43:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-04.11:43:56::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWSystem::Clearing the domains completed.
TRACE::2023-10-04.11:43:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-10-04.11:43:56::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-10-04.11:43:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:43:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-04.11:43:56::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:43:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-04.11:43:56::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.11:43:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.11:43:56::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:43:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-04.11:43:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:43:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:43:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:43:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:43:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:43:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:43:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:43:56::SCWReader::No isolation master present  
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:44:05::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-10-04.11:44:05::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-10-04.11:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:44:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-10-04.11:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-04.11:44:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-04.11:44:05::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:44:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-04.11:44:05::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-04.11:44:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-10-04.11:44:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:44:05::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.11:44:05::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.11:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:44:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:05::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-04.11:44:12::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-10-04.11:44:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-04.11:44:12::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-10-04.11:44:12::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-04.11:44:12::SCWSystem::Not a boot domain 
LOG::2023-10-04.11:44:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-04.11:44:12::SCWDomain::Generating domain artifcats
TRACE::2023-10-04.11:44:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-04.11:44:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-04.11:44:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.11:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.11:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:44:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:12::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-10-04.11:44:12::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-10-04.11:44:13::SCWMssOS::doing bsp build ... 
TRACE::2023-10-04.11:44:13::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-10-04.11:44:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-10-04.11:44:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-10-04.11:44:13::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:44:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:44:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:44:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:44:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-10-04.11:44:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-10-04.11:44:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-10-04.11:44:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-10-04.11:44:13::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-10-04.11:44:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-10-04.11:44:13::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-10-04.11:44:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-10-04.11:44:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:44:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:44:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:44:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:44:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-10-04.11:44:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-10-04.11:44:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-10-04.11:44:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-10-04.11:44:13::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-10-04.11:44:13::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-10-04.11:44:13::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-10-04.11:44:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-10-04.11:44:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-10-04.11:44:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-10-04.11:44:13::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-10-04.11:44:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-10-04.11:44:14::SCWMssOS::make --no-print-directory archive

TRACE::2023-10-04.11:44:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-10-04.11:44:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-10-04.11:44:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-10-04.11:44:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-10-04.11:44:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-10-04.11:44:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-10-04.11:44:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-10-04.11:44:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-10-04.11:44:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-10-04.11:44:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-10-04.11:44:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-10-04.11:44:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-10-04.11:44:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-10-04.11:44:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-10-04.11:44:14::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-10-04.11:44:14::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-10-04.11:44:14::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-10-04.11:44:14::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-10-04.11:44:14::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-10-04.11:44:14::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-10-04.11:44:14::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-10-04.11:44:14::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-10-04.11:44:14::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-10-04.11:44:14::SCWMssOS::'Finished building libraries'

TRACE::2023-10-04.11:44:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-04.11:44:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-04.11:44:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-04.11:44:14::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-10-04.11:44:14::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-10-04.11:44:14::SCWPlatform::Started preparing the platform 
TRACE::2023-10-04.11:44:14::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-10-04.11:44:14::SCWSystem::dir created 
TRACE::2023-10-04.11:44:14::SCWSystem::Writing the bif 
TRACE::2023-10-04.11:44:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-04.11:44:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-04.11:44:14::SCWPlatform::Completed generating the platform
TRACE::2023-10-04.11:44:14::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-10-04.11:44:14::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:14::SCWMssOS::Commit changes completed.
TRACE::2023-10-04.11:44:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.11:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.11:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:14::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:14::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:44:14::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:14::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-04.11:44:14::SCWPlatform::updated the xpfm file.
TRACE::2023-10-04.11:44:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-10-04.11:44:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-10-04.11:44:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-04.11:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-04.11:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-04.11:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-04.11:44:14::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-10-04.11:44:14::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-10-04.11:44:14::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-17.17:40:13::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-17.17:40:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-17.17:40:13::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:40:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-17.17:40:13::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-17.17:40:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-17.17:40:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:40:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-17.17:40:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:40:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:13::SCWReader::No isolation master present  
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-11-17.17:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-17.17:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:40:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-11-17.17:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:17::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-17.17:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-17.17:40:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:40:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-17.17:40:17::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-17.17:40:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-11-17.17:40:17::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:40:17::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-11-17.17:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-11-17.17:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:40:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:17::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-17.17:40:49::SCWPlatform::Clearing the existing platform
TRACE::2023-11-17.17:40:49::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-17.17:40:49::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWSystem::Clearing the domains completed.
TRACE::2023-11-17.17:40:49::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-17.17:40:49::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-17.17:40:49::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-17.17:40:49::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:40:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-17.17:40:49::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-17.17:40:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-17.17:40:49::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:40:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-17.17:40:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:40:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:40:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-17.17:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:40:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:40:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:40:49::SCWReader::No isolation master present  
TRACE::2023-11-17.17:41:34::SCWPlatform::Clearing the existing platform
TRACE::2023-11-17.17:41:34::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-17.17:41:34::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWSystem::Clearing the domains completed.
TRACE::2023-11-17.17:41:34::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-17.17:41:34::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-17.17:41:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:34::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-17.17:41:34::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:41:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-17.17:41:34::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-17.17:41:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-17.17:41:34::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:41:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-17.17:41:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:34::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:41:34::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:34::SCWReader::No isolation master present  
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-11-17.17:41:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-17.17:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:41:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-17.17:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:44::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-17.17:41:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-17.17:41:44::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:41:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-17.17:41:44::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-17.17:41:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-11-17.17:41:44::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:41:44::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-17.17:41:44::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-17.17:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:41:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:44::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-17.17:41:54::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-17.17:41:54::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-17.17:41:54::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-17.17:41:54::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-17.17:41:54::SCWSystem::Not a boot domain 
LOG::2023-11-17.17:41:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-17.17:41:54::SCWDomain::Generating domain artifcats
TRACE::2023-11-17.17:41:54::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-17.17:41:54::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-17.17:41:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:41:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-17.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-17.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:41:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:41:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:54::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-17.17:41:54::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:41:55::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-17.17:42:01::SCWMssOS::doing bsp build ... 
TRACE::2023-11-17.17:42:01::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-17.17:42:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-17.17:42:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-17.17:42:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-17.17:42:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-17.17:42:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-17.17:42:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-17.17:42:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-17.17:42:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-17.17:42:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-17.17:42:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-17.17:42:01::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-17.17:42:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-17.17:42:01::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-17.17:42:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-17.17:42:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-17.17:42:01::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-17.17:42:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-17.17:42:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-17.17:42:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-17.17:42:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-17.17:42:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-17.17:42:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-17.17:42:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-17.17:42:02::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-17.17:42:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-17.17:42:02::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-17.17:42:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-17.17:42:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-17.17:42:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-17.17:42:02::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-17.17:42:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-17.17:42:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-17.17:42:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-17.17:42:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-17.17:42:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-17.17:42:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-17.17:42:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-17.17:42:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-17.17:42:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-17.17:42:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-17.17:42:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-17.17:42:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-17.17:42:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-17.17:42:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-17.17:42:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-17.17:42:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-17.17:42:03::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-17.17:42:03::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-17.17:42:03::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-17.17:42:03::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-17.17:42:03::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-17.17:42:03::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-17.17:42:03::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-17.17:42:03::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-17.17:42:03::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-17.17:42:03::SCWMssOS::'Finished building libraries'

TRACE::2023-11-17.17:42:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-17.17:42:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-17.17:42:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-17.17:42:03::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-17.17:42:03::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-17.17:42:03::SCWPlatform::Started preparing the platform 
TRACE::2023-11-17.17:42:03::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-17.17:42:03::SCWSystem::dir created 
TRACE::2023-11-17.17:42:03::SCWSystem::Writing the bif 
TRACE::2023-11-17.17:42:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-17.17:42:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-17.17:42:03::SCWPlatform::Completed generating the platform
TRACE::2023-11-17.17:42:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:42:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-17.17:42:03::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:42:03::SCWMssOS::Commit changes completed.
TRACE::2023-11-17.17:42:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:42:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:42:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-17.17:42:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-17.17:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:42:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:42:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:42:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:42:03::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-17.17:42:03::SCWPlatform::updated the xpfm file.
TRACE::2023-11-17.17:42:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-17.17:42:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-17.17:42:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-17.17:42:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-17.17:42:04::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-17.17:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-17.17:42:04::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-17.17:42:04::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-17.17:42:04::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-22.13:58:18::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-22.13:58:18::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-22.13:58:18::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-22.13:58:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-22.13:58:18::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-22.13:58:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-22.13:58:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.13:58:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-22.13:58:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.13:58:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWReader::No isolation master present  
LOG::2023-11-22.13:58:18::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-22.13:58:18::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-22.13:58:18::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-22.13:58:18::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-22.13:58:18::SCWSystem::Not a boot domain 
LOG::2023-11-22.13:58:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-22.13:58:18::SCWDomain::Generating domain artifcats
TRACE::2023-11-22.13:58:18::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-22.13:58:18::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.13:58:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-22.13:58:18::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-22.13:58:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-22.13:58:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-11-22.13:58:18::SCWMssOS::doing bsp build ... 
TRACE::2023-11-22.13:58:18::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-22.13:58:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-22.13:58:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-22.13:58:18::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.13:58:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.13:58:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.13:58:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.13:58:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.13:58:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.13:58:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-22.13:58:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-22.13:58:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-22.13:58:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-22.13:58:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-22.13:58:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-22.13:58:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.13:58:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.13:58:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.13:58:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.13:58:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.13:58:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.13:58:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-22.13:58:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-22.13:58:19::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-22.13:58:19::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-22.13:58:19::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-22.13:58:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-22.13:58:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-22.13:58:19::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.13:58:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-22.13:58:19::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-22.13:58:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-22.13:58:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-22.13:58:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-22.13:58:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-22.13:58:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-22.13:58:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-22.13:58:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-22.13:58:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-22.13:58:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-22.13:58:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-22.13:58:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-22.13:58:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-22.13:58:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-22.13:58:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-22.13:58:19::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-22.13:58:19::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-22.13:58:19::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-22.13:58:19::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-22.13:58:19::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-22.13:58:19::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-22.13:58:19::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-22.13:58:19::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-22.13:58:19::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-22.13:58:20::SCWMssOS::'Finished building libraries'

TRACE::2023-11-22.13:58:21::SCWMssOS::Copying to export directory.
TRACE::2023-11-22.13:58:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-22.13:58:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-22.13:58:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-22.13:58:21::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-22.13:58:21::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-22.13:58:21::SCWPlatform::Started preparing the platform 
TRACE::2023-11-22.13:58:21::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-22.13:58:21::SCWSystem::dir created 
TRACE::2023-11-22.13:58:21::SCWSystem::Writing the bif 
TRACE::2023-11-22.13:58:21::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-22.13:58:21::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-22.13:58:21::SCWPlatform::Completed generating the platform
TRACE::2023-11-22.13:58:21::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-22.13:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-22.13:58:21::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.13:58:21::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:21::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:21::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:21::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:21::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:21::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:21::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.13:58:21::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:21::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-22.13:58:21::SCWPlatform::updated the xpfm file.
TRACE::2023-11-22.13:58:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.13:58:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.13:58:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.13:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-11-22.13:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-11-22.13:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.13:58:22::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.13:58:22::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.13:58:22::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWPlatform::Clearing the existing platform
TRACE::2023-11-22.17:48:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-22.17:48:26::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWSystem::Clearing the domains completed.
TRACE::2023-11-22.17:48:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-22.17:48:26::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-22.17:48:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-22.17:48:26::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-22.17:48:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-22.17:48:26::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-22.17:48:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-22.17:48:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.17:48:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-22.17:48:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:26::SCWReader::No isolation master present  
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-11-22.17:48:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-11-22.17:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2023-11-22.17:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:30::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-22.17:48:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-22.17:48:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.17:48:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-22.17:48:30::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-22.17:48:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-11-22.17:48:30::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-22.17:48:30::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-11-22.17:48:30::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-11-22.17:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:30::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-22.17:48:47::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-22.17:48:47::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-22.17:48:47::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-22.17:48:47::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-22.17:48:47::SCWSystem::Not a boot domain 
LOG::2023-11-22.17:48:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-22.17:48:47::SCWDomain::Generating domain artifcats
TRACE::2023-11-22.17:48:47::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-22.17:48:47::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-22.17:48:47::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:47::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:47::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:47::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:47::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-11-22.17:48:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-11-22.17:48:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:47::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:47::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:47::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:47::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-22.17:48:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-22.17:48:54::SCWMssOS::doing bsp build ... 
TRACE::2023-11-22.17:48:54::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-22.17:48:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-22.17:48:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-22.17:48:54::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.17:48:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.17:48:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.17:48:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.17:48:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-22.17:48:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-22.17:48:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-22.17:48:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-22.17:48:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-22.17:48:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-22.17:48:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-22.17:48:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-22.17:48:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.17:48:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.17:48:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.17:48:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.17:48:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-22.17:48:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-22.17:48:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-22.17:48:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-22.17:48:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-22.17:48:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-22.17:48:54::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-22.17:48:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-22.17:48:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-22.17:48:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-22.17:48:55::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-22.17:48:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-22.17:48:55::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-22.17:48:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-22.17:48:55::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-22.17:48:55::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-22.17:48:55::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-22.17:48:55::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-22.17:48:55::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-22.17:48:55::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-22.17:48:55::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-22.17:48:55::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-22.17:48:55::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-22.17:48:55::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-22.17:48:55::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-22.17:48:55::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-22.17:48:55::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-22.17:48:55::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-22.17:48:55::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-22.17:48:55::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-22.17:48:55::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-22.17:48:55::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-22.17:48:55::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-22.17:48:55::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-22.17:48:55::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-22.17:48:55::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-22.17:48:55::SCWMssOS::'Finished building libraries'

TRACE::2023-11-22.17:48:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-22.17:48:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-22.17:48:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-22.17:48:55::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-22.17:48:55::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-22.17:48:55::SCWPlatform::Started preparing the platform 
TRACE::2023-11-22.17:48:55::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-22.17:48:55::SCWSystem::dir created 
TRACE::2023-11-22.17:48:55::SCWSystem::Writing the bif 
TRACE::2023-11-22.17:48:55::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-22.17:48:55::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-22.17:48:55::SCWPlatform::Completed generating the platform
TRACE::2023-11-22.17:48:55::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-22.17:48:55::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:55::SCWMssOS::Commit changes completed.
TRACE::2023-11-22.17:48:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-11-22.17:48:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-11-22.17:48:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:55::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-22.17:48:55::SCWPlatform::updated the xpfm file.
TRACE::2023-11-22.17:48:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-22.17:48:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-22.17:48:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-22.17:48:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-11-22.17:48:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-11-22.17:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-22.17:48:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-22.17:48:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-22.17:48:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWPlatform::Clearing the existing platform
TRACE::2023-11-23.10:50:54::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-23.10:50:54::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWSystem::Clearing the domains completed.
TRACE::2023-11-23.10:50:54::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-23.10:50:54::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-23.10:50:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:50:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-23.10:50:54::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-23.10:50:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-23.10:50:54::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-23.10:50:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-23.10:50:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.10:50:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-23.10:50:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:50:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:50:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:50:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:50:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.10:50:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:50:54::SCWReader::No isolation master present  
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:51:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-11-23.10:51:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-11-23.10:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:51:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.10:51:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2023-11-23.10:51:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:51:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-23.10:51:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-23.10:51:00::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.10:51:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-23.10:51:00::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:51:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-23.10:51:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-11-23.10:51:01::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-23.10:51:01::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.10:51:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.10:51:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.10:51:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.10:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-23.10:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-23.10:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.10:51:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.10:51:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.10:51:01::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-23.11:51:46::SCWPlatform::Clearing the existing platform
TRACE::2023-11-23.11:51:46::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-23.11:51:46::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWSystem::Clearing the domains completed.
TRACE::2023-11-23.11:51:46::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-23.11:51:46::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-23.11:51:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-23.11:51:46::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-23.11:51:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-23.11:51:46::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-23.11:51:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-23.11:51:46::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.11:51:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-23.11:51:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:51:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:46::SCWReader::No isolation master present  
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-11-23.11:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-11-23.11:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:51:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2023-11-23.11:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:49::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-23.11:51:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-23.11:51:49::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.11:51:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-23.11:51:49::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-23.11:51:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-11-23.11:51:49::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-23.11:51:49::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:51:49::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-11-23.11:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-11-23.11:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:51:49::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:51:49::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:51:49::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-23.11:52:04::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-23.11:52:04::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-23.11:52:04::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-23.11:52:04::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-23.11:52:04::SCWSystem::Not a boot domain 
LOG::2023-11-23.11:52:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-23.11:52:04::SCWDomain::Generating domain artifcats
TRACE::2023-11-23.11:52:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-23.11:52:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-23.11:52:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:52:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:52:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-11-23.11:52:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-11-23.11:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:52:04::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:04::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:52:04::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:04::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-23.11:52:04::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-23.11:52:05::SCWMssOS::doing bsp build ... 
TRACE::2023-11-23.11:52:05::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-23.11:52:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-23.11:52:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-23.11:52:05::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-23.11:52:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-23.11:52:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-23.11:52:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-23.11:52:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-23.11:52:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-23.11:52:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-23.11:52:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-23.11:52:05::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-23.11:52:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-23.11:52:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-23.11:52:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-23.11:52:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-23.11:52:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-23.11:52:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-23.11:52:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-23.11:52:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-23.11:52:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-23.11:52:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-23.11:52:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-23.11:52:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-23.11:52:05::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-23.11:52:05::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-23.11:52:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-23.11:52:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-23.11:52:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-23.11:52:06::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-23.11:52:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-23.11:52:06::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-23.11:52:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-23.11:52:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-23.11:52:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-23.11:52:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-23.11:52:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-23.11:52:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-23.11:52:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-23.11:52:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-23.11:52:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-23.11:52:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-23.11:52:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-23.11:52:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-23.11:52:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-23.11:52:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-23.11:52:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-23.11:52:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-23.11:52:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-23.11:52:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-23.11:52:06::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-23.11:52:06::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-23.11:52:06::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-23.11:52:06::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-23.11:52:06::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-23.11:52:06::SCWMssOS::'Finished building libraries'

TRACE::2023-11-23.11:52:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-23.11:52:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-23.11:52:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-23.11:52:06::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-23.11:52:06::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-23.11:52:06::SCWPlatform::Started preparing the platform 
TRACE::2023-11-23.11:52:06::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-23.11:52:06::SCWSystem::dir created 
TRACE::2023-11-23.11:52:06::SCWSystem::Writing the bif 
TRACE::2023-11-23.11:52:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-23.11:52:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-23.11:52:06::SCWPlatform::Completed generating the platform
TRACE::2023-11-23.11:52:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-23.11:52:06::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:06::SCWMssOS::Commit changes completed.
TRACE::2023-11-23.11:52:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:52:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-11-23.11:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-11-23.11:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:52:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:52:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:06::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-23.11:52:06::SCWPlatform::updated the xpfm file.
TRACE::2023-11-23.11:52:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-23.11:52:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-23.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-23.11:52:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-11-23.11:52:07::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-11-23.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-23.11:52:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-23.11:52:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-23.11:52:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:41::SCWPlatform::Clearing the existing platform
TRACE::2023-11-24.10:38:41::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-24.10:38:41::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:41::SCWSystem::Clearing the domains completed.
TRACE::2023-11-24.10:38:42::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:38:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-24.10:38:42::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-24.10:38:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-24.10:38:42::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:42::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:42::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:42::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:38:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-24.10:38:43::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:43::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:38:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:38:43::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:38:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-24.10:38:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-24.10:38:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:43::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:38:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:43::SCWReader::No isolation master present  
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:46::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-11-24.10:38:46::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-11-24.10:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:38:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2023-11-24.10:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:46::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:38:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:38:46::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:38:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:38:46::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:38:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2023-11-24.10:38:46::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:38:46::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:46::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-11-24.10:38:46::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-11-24.10:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:46::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:38:46::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:46::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-24.10:38:58::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:38:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:38:58::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:38:58::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:38:58::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:38:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:38:58::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:38:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:38:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:38:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:38:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-11-24.10:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-11-24.10:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:38:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:38:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:58::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:38:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:38:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-24.10:38:59::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:38:59::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:38:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:38:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:38:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:38:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:38:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:38:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:38:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:38:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:38:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:38:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:38:59::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:38:59::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:38:59::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:38:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:38:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:38:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:38:59::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:39:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:39:00::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:39:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:39:00::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:39:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:39:00::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:39:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:39:00::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:39:00::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:39:00::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:39:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:39:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:39:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:39:00::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:39:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:39:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:39:00::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:39:00::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:39:00::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:39:00::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:39:00::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:39:00::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:39:00::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:39:00::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:39:00::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:39:00::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:39:00::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:39:00::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:39:00::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:39:00::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:39:00::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:39:00::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:39:00::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:39:00::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:39:00::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:39:00::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:39:00::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:39:00::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:39:00::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:39:00::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:39:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:39:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:39:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:39:01::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:39:01::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:39:01::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:39:01::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:39:01::SCWSystem::dir created 
TRACE::2023-11-24.10:39:01::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:39:01::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:39:01::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:39:01::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:39:01::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:39:01::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:39:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-11-24.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-11-24.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:39:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:01::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:39:01::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:39:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2023-11-24.10:39:01::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2023-11-24.10:39:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:39:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:54::SCWPlatform::Clearing the existing platform
TRACE::2023-11-24.10:39:54::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-24.10:39:54::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:54::SCWSystem::Clearing the domains completed.
TRACE::2023-11-24.10:39:54::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-24.10:39:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:54::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-24.10:39:55::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-24.10:39:55::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-24.10:39:55::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:39:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-24.10:39:55::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:39:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:39:55::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:39:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-24.10:39:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:39:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:55::SCWReader::No isolation master present  
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:57::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-24.10:39:57::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-24.10:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:39:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:57::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2023-11-24.10:39:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:57::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:39:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:39:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:39:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:39:57::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:39:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2023-11-24.10:39:58::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:39:58::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:39:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:39:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:39:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:39:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-11-24.10:39:58::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-11-24.10:39:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:39:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:39:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:39:58::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-24.10:40:04::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:40:04::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:40:04::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:40:04::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:40:04::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:40:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:40:04::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:40:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:40:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:40:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:40:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:40:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-11-24.10:40:04::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-11-24.10:40:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:40:04::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:04::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:40:04::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:04::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:40:04::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:05::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-24.10:40:05::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:40:05::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:40:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:40:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:40:05::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:40:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:40:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:40:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:40:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:40:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:40:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:40:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:40:05::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:40:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:40:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:40:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:40:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:40:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:40:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:40:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:40:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:40:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:40:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:40:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:40:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:40:05::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:40:05::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:40:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:40:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:40:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:40:06::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:40:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:40:06::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:40:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:40:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:40:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:40:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:40:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:40:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:40:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:40:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:40:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:40:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:40:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:40:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:40:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:40:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:40:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:40:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:40:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:40:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:40:06::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:40:06::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:40:06::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:40:06::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:40:06::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:40:06::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:40:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:40:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:40:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:40:06::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:40:06::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:40:06::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:40:06::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:40:06::SCWSystem::dir created 
TRACE::2023-11-24.10:40:06::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:40:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:40:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:40:06::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:40:06::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:40:06::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:06::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:40:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:40:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:40:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-11-24.10:40:06::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-11-24.10:40:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:40:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:40:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:06::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:40:06::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:40:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:40:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:40:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-11-24.10:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-11-24.10:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:40:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:40:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:40:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWPlatform::Clearing the existing platform
TRACE::2023-11-24.10:43:42::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-24.10:43:42::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWSystem::Clearing the domains completed.
TRACE::2023-11-24.10:43:42::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-24.10:43:42::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-24.10:43:42::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-24.10:43:42::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:43:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-24.10:43:42::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:43:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:43:42::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:43:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-24.10:43:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:43:42::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:42::SCWReader::No isolation master present  
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2023-11-24.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2023-11-24.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:43:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_20
TRACE::2023-11-24.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:43:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:43:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:43:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:43:45::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:43:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2023-11-24.10:43:45::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:43:45::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:43:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:43:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:43:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:43:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:43:45::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-24.10:44:09::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:44:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:44:10::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:44:10::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:44:10::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:44:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:44:10::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:44:10::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:44:10::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:44:10::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:10::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:10::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:10::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:44:10::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:44:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:44:10::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:44:10::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:10::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:44:10::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:10::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:44:10::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:11::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-24.10:44:12::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:44:12::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:44:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:44:12::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:44:12::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:44:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:44:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:44:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:44:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:44:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:44:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:44:12::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:44:12::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:44:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:44:12::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:44:12::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:44:12::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:44:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:44:12::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:44:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:44:12::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:44:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:44:12::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:44:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:44:12::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:44:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:44:12::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:44:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:44:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:44:12::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:44:13::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:44:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:44:13::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:44:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:44:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:44:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:44:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:44:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:44:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:44:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:44:13::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:44:13::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:44:13::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:44:13::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:44:13::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:44:13::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:44:13::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:44:13::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:44:13::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:44:13::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:44:13::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:44:13::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:44:13::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:44:13::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:44:13::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:44:13::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:44:13::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:44:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:44:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:44:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:44:13::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:44:13::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:44:13::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:44:13::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:44:13::SCWSystem::dir created 
TRACE::2023-11-24.10:44:13::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:44:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:44:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:44:13::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:44:13::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:44:13::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:44:13::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:13::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:13::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:13::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:44:13::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:44:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:44:13::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:44:13::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:13::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:44:13::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:13::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:44:13::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:44:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:44:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:44:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:44:14::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:44:14::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:44:14::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:27::SCWMssOS::cleaning the bsp 
TRACE::2023-11-24.10:45:27::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-11-24.10:45:27::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-24.10:45:30::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:45:30::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:45:30::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:45:30::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:45:30::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:45:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:45:30::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:45:30::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:45:30::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:45:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:45:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:45:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:45:30::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:45:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:45:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:30::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:45:30::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-24.10:45:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-24.10:45:30::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-11-24.10:45:30::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:45:30::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:45:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:45:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:45:30::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:45:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:45:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:45:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:45:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:45:30::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:45:30::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:45:30::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:45:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:45:30::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:45:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:45:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:45:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:45:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:45:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:45:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:45:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:45:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:45:30::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:45:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:45:31::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:45:31::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:45:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:45:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:45:31::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:45:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:45:31::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:45:31::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:45:31::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:45:31::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:45:31::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:45:31::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:45:31::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:45:31::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:45:31::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:45:31::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:45:31::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:45:31::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:45:31::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:45:31::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:45:31::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:45:31::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:45:31::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:45:31::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:45:31::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:45:31::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:45:31::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:45:31::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:45:31::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:45:31::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:45:31::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:45:31::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:45:31::SCWMssOS::Copying to export directory.
TRACE::2023-11-24.10:45:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:45:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:45:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:45:31::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:45:31::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:45:31::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:45:31::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:45:31::SCWSystem::dir created 
TRACE::2023-11-24.10:45:31::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:45:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:45:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:45:31::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:45:31::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:45:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:45:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:45:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:45:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:45:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:45:31::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:45:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:45:31::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:31::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:45:31::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:31::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:45:31::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:45:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:45:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:45:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-11-24.10:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-11-24.10:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:45:32::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:45:32::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:45:32::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWPlatform::Clearing the existing platform
TRACE::2023-11-24.10:46:00::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-24.10:46:00::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWSystem::Clearing the domains completed.
TRACE::2023-11-24.10:46:00::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-24.10:46:00::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-24.10:46:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-24.10:46:00::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:46:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-24.10:46:00::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:46:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:46:00::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:46:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-24.10:46:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:00::SCWReader::No isolation master present  
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-11-24.10:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-11-24.10:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2023-11-24.10:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:46:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:46:03::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:46:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:46:03::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:46:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2023-11-24.10:46:03::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:46:03::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:03::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-11-24.10:46:03::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-11-24.10:46:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:03::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:03::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:03::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-24.10:46:33::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:46:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:46:34::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:46:34::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:46:34::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:46:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:46:34::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:46:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:46:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:46:34::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:34::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:34::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:34::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:34::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-11-24.10:46:34::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-11-24.10:46:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:34::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:34::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:34::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:34::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:46:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-24.10:46:34::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:46:34::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:46:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:46:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:46:34::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:46:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:46:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:46:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:46:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:46:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:46:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:46:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:46:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:46:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:46:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:46:35::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:46:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:46:35::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:46:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:46:35::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:46:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:46:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:46:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:46:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:46:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:46:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:46:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:46:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:46:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:46:35::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:46:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:46:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:46:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:46:35::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:46:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:46:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:46:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:46:36::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:46:36::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:46:36::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:46:36::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:46:36::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:46:36::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:46:36::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:46:36::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:46:36::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:46:36::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:46:36::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:46:36::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:46:36::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:46:36::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:46:36::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:46:36::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:46:36::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:46:36::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:46:36::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:46:36::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:46:36::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:46:36::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:46:36::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:46:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:46:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:46:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:46:36::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:46:36::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:46:36::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:46:36::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:46:36::SCWSystem::dir created 
TRACE::2023-11-24.10:46:36::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:46:36::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:46:36::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:46:36::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:46:36::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:46:36::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:36::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:46:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-11-24.10:46:36::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-11-24.10:46:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:36::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:46:36::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:46:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:46:36::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:46:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:46:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2023-11-24.10:46:36::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2023-11-24.10:46:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:46:36::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:46:36::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:46:36::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWPlatform::Clearing the existing platform
TRACE::2023-11-24.10:48:02::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-24.10:48:02::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWSystem::Clearing the domains completed.
TRACE::2023-11-24.10:48:02::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-24.10:48:02::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-24.10:48:02::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:02::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-24.10:48:02::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:48:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-24.10:48:02::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:48:02::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:48:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-24.10:48:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:02::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:02::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:02::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:02::SCWReader::No isolation master present  
TRACE::2023-11-24.10:48:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:04::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:48:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-11-24.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-11-24.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_26
TRACE::2023-11-24.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-24.10:48:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-24.10:48:05::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:48:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-24.10:48:05::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-24.10:48:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_27
TRACE::2023-11-24.10:48:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:48:05::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-11-24.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-11-24.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:05::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-24.10:48:15::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-24.10:48:15::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-24.10:48:15::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-24.10:48:15::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-24.10:48:15::SCWSystem::Not a boot domain 
LOG::2023-11-24.10:48:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-24.10:48:15::SCWDomain::Generating domain artifcats
TRACE::2023-11-24.10:48:15::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-24.10:48:15::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-24.10:48:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-11-24.10:48:15::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-11-24.10:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:15::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-24.10:48:15::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-24.10:48:16::SCWMssOS::doing bsp build ... 
TRACE::2023-11-24.10:48:16::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-24.10:48:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-24.10:48:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-24.10:48:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:48:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:48:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-24.10:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-24.10:48:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-24.10:48:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-24.10:48:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-24.10:48:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-24.10:48:16::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-24.10:48:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-24.10:48:16::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:48:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:48:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-24.10:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-24.10:48:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-24.10:48:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-24.10:48:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-24.10:48:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-24.10:48:16::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-24.10:48:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-24.10:48:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-24.10:48:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-24.10:48:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-24.10:48:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-24.10:48:17::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-24.10:48:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-24.10:48:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-24.10:48:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-24.10:48:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-24.10:48:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-24.10:48:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-24.10:48:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-24.10:48:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-24.10:48:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-24.10:48:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-24.10:48:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-24.10:48:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-24.10:48:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-24.10:48:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-24.10:48:17::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-24.10:48:17::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-24.10:48:17::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-24.10:48:17::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-24.10:48:17::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-24.10:48:17::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-24.10:48:17::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-24.10:48:17::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-24.10:48:17::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-24.10:48:17::SCWMssOS::'Finished building libraries'

TRACE::2023-11-24.10:48:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-24.10:48:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-24.10:48:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-24.10:48:17::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-24.10:48:17::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-24.10:48:17::SCWPlatform::Started preparing the platform 
TRACE::2023-11-24.10:48:17::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-24.10:48:17::SCWSystem::dir created 
TRACE::2023-11-24.10:48:17::SCWSystem::Writing the bif 
TRACE::2023-11-24.10:48:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-24.10:48:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-24.10:48:17::SCWPlatform::Completed generating the platform
TRACE::2023-11-24.10:48:17::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-24.10:48:17::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:17::SCWMssOS::Commit changes completed.
TRACE::2023-11-24.10:48:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-11-24.10:48:17::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-11-24.10:48:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:17::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-24.10:48:17::SCWPlatform::updated the xpfm file.
TRACE::2023-11-24.10:48:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-24.10:48:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-24.10:48:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-24.10:48:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-11-24.10:48:18::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-11-24.10:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-24.10:48:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-24.10:48:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-24.10:48:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:53::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.14:12:53::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.14:12:53::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:53::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.14:12:53::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.14:12:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:53::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-30.14:12:54::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-30.14:12:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.14:12:54::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.14:12:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.14:12:54::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.14:12:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.14:12:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.14:12:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.14:12:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:12:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:54::SCWReader::No isolation master present  
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2023-11-30.14:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2023-11-30.14:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:12:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::update - Opened existing hwdb design_1_wrapper_29
TRACE::2023-11-30.14:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:57::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.14:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.14:12:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.14:12:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.14:12:57::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.14:12:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2023-11-30.14:12:57::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.14:12:57::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:12:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-11-30.14:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-11-30.14:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:12:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:12:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:12:57::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-30.14:13:11::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-30.14:13:11::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-30.14:13:11::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-30.14:13:11::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-30.14:13:11::SCWSystem::Not a boot domain 
LOG::2023-11-30.14:13:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-30.14:13:11::SCWDomain::Generating domain artifcats
TRACE::2023-11-30.14:13:11::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-30.14:13:11::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-30.14:13:11::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:11::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:11::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:11::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:13:11::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:13:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-11-30.14:13:11::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-11-30.14:13:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:13:11::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:11::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:13:11::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:11::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-30.14:13:11::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:11::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-30.14:13:18::SCWMssOS::doing bsp build ... 
TRACE::2023-11-30.14:13:18::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-30.14:13:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-30.14:13:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-30.14:13:18::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-30.14:13:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-30.14:13:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-30.14:13:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-30.14:13:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-30.14:13:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-30.14:13:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.14:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.14:13:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.14:13:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.14:13:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.14:13:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.14:13:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.14:13:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.14:13:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.14:13:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.14:13:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-30.14:13:19::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.14:13:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-30.14:13:19::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-30.14:13:19::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.14:13:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.14:13:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-30.14:13:19::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.14:13:20::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-30.14:13:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-30.14:13:20::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-30.14:13:20::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-30.14:13:20::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-30.14:13:20::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-30.14:13:20::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-30.14:13:20::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-30.14:13:20::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-30.14:13:20::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-30.14:13:20::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-30.14:13:20::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-30.14:13:20::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-30.14:13:20::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-30.14:13:20::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-30.14:13:20::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-30.14:13:20::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-30.14:13:20::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-30.14:13:20::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-30.14:13:20::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-30.14:13:20::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-30.14:13:20::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-30.14:13:20::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-30.14:13:20::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-30.14:13:20::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-30.14:13:20::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-30.14:13:20::SCWMssOS::'Finished building libraries'

TRACE::2023-11-30.14:13:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-30.14:13:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-30.14:13:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-30.14:13:20::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-30.14:13:20::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-30.14:13:20::SCWPlatform::Started preparing the platform 
TRACE::2023-11-30.14:13:20::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-30.14:13:20::SCWSystem::dir created 
TRACE::2023-11-30.14:13:20::SCWSystem::Writing the bif 
TRACE::2023-11-30.14:13:20::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-30.14:13:20::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-30.14:13:20::SCWPlatform::Completed generating the platform
TRACE::2023-11-30.14:13:20::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.14:13:20::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:20::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.14:13:20::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:20::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:20::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:20::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:13:20::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-11-30.14:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-11-30.14:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:13:20::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:20::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:13:20::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:20::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-30.14:13:20::SCWPlatform::updated the xpfm file.
TRACE::2023-11-30.14:13:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.14:13:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.14:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.14:13:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-11-30.14:13:22::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-11-30.14:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.14:13:22::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.14:13:22::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.14:13:22::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:25::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.16:19:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.16:19:25::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:25::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.16:19:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-30.16:19:26::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-30.16:19:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.16:19:26::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.16:19:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.16:19:26::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.16:19:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.16:19:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.16:19:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.16:19:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:26::SCWReader::No isolation master present  
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-11-30.16:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-11-30.16:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:29::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::update - Opened existing hwdb design_1_wrapper_33
TRACE::2023-11-30.16:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:29::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.16:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.16:19:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.16:19:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.16:19:29::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.16:19:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_34
TRACE::2023-11-30.16:19:29::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.16:19:29::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-11-30.16:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-11-30.16:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:29::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:29::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-30.16:19:39::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-30.16:19:39::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-30.16:19:39::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-30.16:19:39::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-30.16:19:39::SCWSystem::Not a boot domain 
LOG::2023-11-30.16:19:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-30.16:19:39::SCWDomain::Generating domain artifcats
TRACE::2023-11-30.16:19:39::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-30.16:19:39::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-30.16:19:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-11-30.16:19:39::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-11-30.16:19:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:39::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:39::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:39::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:39::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-30.16:19:39::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:39::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-30.16:19:40::SCWMssOS::doing bsp build ... 
TRACE::2023-11-30.16:19:40::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-30.16:19:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-30.16:19:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-30.16:19:40::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.16:19:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.16:19:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.16:19:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.16:19:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.16:19:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.16:19:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-30.16:19:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-30.16:19:40::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-30.16:19:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-30.16:19:40::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-30.16:19:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-30.16:19:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.16:19:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.16:19:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.16:19:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.16:19:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.16:19:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.16:19:40::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.16:19:40::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-30.16:19:40::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-30.16:19:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-30.16:19:40::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.16:19:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.16:19:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-30.16:19:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.16:19:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-30.16:19:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-30.16:19:41::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-30.16:19:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-30.16:19:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-30.16:19:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-30.16:19:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-30.16:19:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-30.16:19:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-30.16:19:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-30.16:19:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-30.16:19:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-30.16:19:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-30.16:19:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-30.16:19:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-30.16:19:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-30.16:19:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-30.16:19:41::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-30.16:19:41::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-30.16:19:41::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-30.16:19:41::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-30.16:19:41::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-30.16:19:41::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-30.16:19:41::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-30.16:19:41::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-30.16:19:41::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-30.16:19:41::SCWMssOS::'Finished building libraries'

TRACE::2023-11-30.16:19:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-30.16:19:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-30.16:19:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-30.16:19:41::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-30.16:19:41::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-30.16:19:41::SCWPlatform::Started preparing the platform 
TRACE::2023-11-30.16:19:41::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-30.16:19:41::SCWSystem::dir created 
TRACE::2023-11-30.16:19:41::SCWSystem::Writing the bif 
TRACE::2023-11-30.16:19:41::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-30.16:19:41::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-30.16:19:41::SCWPlatform::Completed generating the platform
TRACE::2023-11-30.16:19:41::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.16:19:41::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.16:19:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-11-30.16:19:41::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-11-30.16:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:41::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:41::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:41::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:41::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-30.16:19:41::SCWPlatform::updated the xpfm file.
TRACE::2023-11-30.16:19:42::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:42::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:42::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:42::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.16:19:42::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.16:19:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.16:19:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2023-11-30.16:19:42::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2023-11-30.16:19:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.16:19:42::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.16:19:42::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.16:19:42::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:30::SCWPlatform::Clearing the existing platform
TRACE::2023-11-30.18:03:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-30.18:03:30::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:30::SCWSystem::Clearing the domains completed.
TRACE::2023-11-30.18:03:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-30.18:03:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:30::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-11-30.18:03:31::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-11-30.18:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:31::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-30.18:03:31::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.18:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-30.18:03:31::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.18:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.18:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.18:03:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-30.18:03:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:31::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:31::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:31::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:31::SCWReader::No isolation master present  
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-11-30.18:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-11-30.18:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:37::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:37::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_37
TRACE::2023-11-30.18:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:37::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-30.18:03:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-30.18:03:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.18:03:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-11-30.18:03:37::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-30.18:03:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_38
TRACE::2023-11-30.18:03:37::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.18:03:37::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-11-30.18:03:37::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-11-30.18:03:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:37::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:37::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:37::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-30.18:03:47::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-11-30.18:03:47::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-30.18:03:48::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-11-30.18:03:48::SCWSystem::Checking the domain standalone_domain
LOG::2023-11-30.18:03:48::SCWSystem::Not a boot domain 
LOG::2023-11-30.18:03:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-11-30.18:03:48::SCWDomain::Generating domain artifcats
TRACE::2023-11-30.18:03:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-30.18:03:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-30.18:03:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-11-30.18:03:48::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-11-30.18:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:48::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:48::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:48::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-11-30.18:03:48::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:48::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-30.18:03:51::SCWMssOS::doing bsp build ... 
TRACE::2023-11-30.18:03:51::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-11-30.18:03:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-30.18:03:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-30.18:03:51::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.18:03:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.18:03:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.18:03:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.18:03:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-30.18:03:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-11-30.18:03:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-30.18:03:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-11-30.18:03:51::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-30.18:03:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-11-30.18:03:51::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.18:03:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-30.18:03:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-11-30.18:03:51::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.18:03:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.18:03:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.18:03:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.18:03:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-30.18:03:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-11-30.18:03:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-30.18:03:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-11-30.18:03:52::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-30.18:03:52::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-11-30.18:03:52::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-11-30.18:03:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-30.18:03:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-11-30.18:03:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-30.18:03:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-30.18:03:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-30.18:03:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-30.18:03:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-30.18:03:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-30.18:03:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-30.18:03:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-30.18:03:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-30.18:03:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-30.18:03:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-30.18:03:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-30.18:03:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-30.18:03:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-30.18:03:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-30.18:03:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-30.18:03:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-30.18:03:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-30.18:03:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-30.18:03:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-30.18:03:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-30.18:03:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-11-30.18:03:53::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-11-30.18:03:53::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-11-30.18:03:53::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-11-30.18:03:53::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-11-30.18:03:53::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-11-30.18:03:53::SCWMssOS::'Finished building libraries'

TRACE::2023-11-30.18:03:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-30.18:03:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-30.18:03:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-11-30.18:03:53::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-11-30.18:03:53::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-11-30.18:03:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-30.18:03:53::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-11-30.18:03:53::SCWSystem::dir created 
TRACE::2023-11-30.18:03:53::SCWSystem::Writing the bif 
TRACE::2023-11-30.18:03:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-30.18:03:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-30.18:03:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-30.18:03:53::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-11-30.18:03:53::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-30.18:03:53::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:53::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:53::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:53::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:53::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-11-30.18:03:53::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-11-30.18:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:53::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:53::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:53::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:53::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-30.18:03:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-30.18:03:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-11-30.18:03:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-11-30.18:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-30.18:03:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_38
TRACE::2023-11-30.18:03:54::SCWPlatform::Opened existing hwdb design_1_wrapper_38
TRACE::2023-11-30.18:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-30.18:03:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-11-30.18:03:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-11-30.18:03:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:39::SCWPlatform::Clearing the existing platform
TRACE::2023-12-01.16:36:39::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-01.16:36:39::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:39::SCWSystem::Clearing the domains completed.
TRACE::2023-12-01.16:36:39::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-01.16:36:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:39::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-01.16:36:40::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-01.16:36:40::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-01.16:36:40::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-01.16:36:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-01.16:36:40::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.16:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.16:36:40::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.16:36:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-01.16:36:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:36:40::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:40::SCWReader::No isolation master present  
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:43::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-12-01.16:36:43::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-12-01.16:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:43::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:43::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:36:43::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_41
TRACE::2023-12-01.16:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:43::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-01.16:36:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-01.16:36:43::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.16:36:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-01.16:36:43::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:43::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:43::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-01.16:36:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2023-12-01.16:36:44::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-01.16:36:44::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:44::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.16:36:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-12-01.16:36:44::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-12-01.16:36:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:36:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:44::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-01.16:36:56::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-01.16:36:56::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-01.16:36:57::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-01.16:36:57::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-01.16:36:57::SCWSystem::Not a boot domain 
LOG::2023-12-01.16:36:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-01.16:36:57::SCWDomain::Generating domain artifcats
TRACE::2023-12-01.16:36:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-01.16:36:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-01.16:36:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:36:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:36:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-12-01.16:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-12-01.16:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:36:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:36:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:57::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-01.16:36:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:36:57::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-01.16:37:04::SCWMssOS::doing bsp build ... 
TRACE::2023-12-01.16:37:04::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-01.16:37:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-01.16:37:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-01.16:37:04::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.16:37:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-01.16:37:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.16:37:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-01.16:37:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-01.16:37:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-01.16:37:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-01.16:37:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-01.16:37:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-01.16:37:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-01.16:37:04::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-01.16:37:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-01.16:37:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.16:37:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-01.16:37:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.16:37:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-01.16:37:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-01.16:37:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-01.16:37:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-01.16:37:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-01.16:37:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-01.16:37:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-01.16:37:04::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-01.16:37:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-01.16:37:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-01.16:37:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-01.16:37:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-01.16:37:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-01.16:37:05::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-01.16:37:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-01.16:37:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-01.16:37:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-01.16:37:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-01.16:37:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-01.16:37:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-01.16:37:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-01.16:37:05::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-01.16:37:05::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-01.16:37:05::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-01.16:37:05::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-01.16:37:05::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-01.16:37:05::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-01.16:37:05::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-01.16:37:05::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-01.16:37:05::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-01.16:37:05::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-01.16:37:05::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-01.16:37:05::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-01.16:37:05::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-01.16:37:05::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-01.16:37:05::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-01.16:37:05::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-01.16:37:05::SCWMssOS::'Finished building libraries'

TRACE::2023-12-01.16:37:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-01.16:37:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-01.16:37:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-01.16:37:05::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-01.16:37:05::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-01.16:37:05::SCWPlatform::Started preparing the platform 
TRACE::2023-12-01.16:37:05::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-01.16:37:05::SCWSystem::dir created 
TRACE::2023-12-01.16:37:05::SCWSystem::Writing the bif 
TRACE::2023-12-01.16:37:05::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-01.16:37:05::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-01.16:37:05::SCWPlatform::Completed generating the platform
TRACE::2023-12-01.16:37:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:37:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-01.16:37:05::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:37:05::SCWMssOS::Commit changes completed.
TRACE::2023-12-01.16:37:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:37:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:37:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-12-01.16:37:05::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-12-01.16:37:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:37:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:37:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:37:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:37:05::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-01.16:37:05::SCWPlatform::updated the xpfm file.
TRACE::2023-12-01.16:37:07::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:07::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:07::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:07::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-01.16:37:07::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-01.16:37:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-01.16:37:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-12-01.16:37:07::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-12-01.16:37:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-01.16:37:07::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-01.16:37:07::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-01.16:37:07::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:36::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:36::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:36::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-13.12:04:37::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-13.12:04:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:37::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-13.12:04:37::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.12:04:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-13.12:04:37::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.12:04:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.12:04:37::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.12:04:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-13.12:04:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:37::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:37::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:04:37::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:37::SCWReader::No isolation master present  
TRACE::2023-12-13.12:04:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:40::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.12:04:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-13.12:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-13.12:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:41::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:04:41::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-13.12:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:41::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.12:04:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.12:04:41::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.12:04:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.12:04:41::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.12:04:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2023-12-13.12:04:41::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.12:04:41::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:41::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-12-13.12:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-12-13.12:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:41::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:04:41::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:41::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-13.12:04:53::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-13.12:04:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-13.12:04:54::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-13.12:04:54::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-13.12:04:54::SCWSystem::Not a boot domain 
LOG::2023-12-13.12:04:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-13.12:04:54::SCWDomain::Generating domain artifcats
TRACE::2023-12-13.12:04:54::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-13.12:04:54::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-13.12:04:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:04:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-12-13.12:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-12-13.12:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:04:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:04:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:54::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-13.12:04:54::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:04:55::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-13.12:05:02::SCWMssOS::doing bsp build ... 
TRACE::2023-12-13.12:05:02::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-13.12:05:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-13.12:05:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-13.12:05:02::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.12:05:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.12:05:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.12:05:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.12:05:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.12:05:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.12:05:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-13.12:05:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-13.12:05:02::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-13.12:05:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-13.12:05:02::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-13.12:05:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-13.12:05:02::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.12:05:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.12:05:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.12:05:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.12:05:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.12:05:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.12:05:02::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-13.12:05:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-13.12:05:02::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-13.12:05:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-13.12:05:02::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.12:05:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-13.12:05:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-13.12:05:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.12:05:04::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-13.12:05:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-13.12:05:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-13.12:05:04::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-13.12:05:04::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-13.12:05:04::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-13.12:05:04::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-13.12:05:04::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-13.12:05:04::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-13.12:05:04::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-13.12:05:04::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-13.12:05:04::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-13.12:05:04::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-13.12:05:04::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-13.12:05:04::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-13.12:05:04::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-13.12:05:04::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-13.12:05:04::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-13.12:05:04::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-13.12:05:04::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-13.12:05:04::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-13.12:05:04::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-13.12:05:04::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-13.12:05:04::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-13.12:05:04::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-13.12:05:04::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-13.12:05:04::SCWMssOS::'Finished building libraries'

TRACE::2023-12-13.12:05:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-13.12:05:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-13.12:05:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-13.12:05:04::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-13.12:05:04::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-13.12:05:04::SCWPlatform::Started preparing the platform 
TRACE::2023-12-13.12:05:04::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-13.12:05:04::SCWSystem::dir created 
TRACE::2023-12-13.12:05:04::SCWSystem::Writing the bif 
TRACE::2023-12-13.12:05:04::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-13.12:05:04::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-13.12:05:04::SCWPlatform::Completed generating the platform
TRACE::2023-12-13.12:05:04::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:05:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.12:05:04::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:05:04::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.12:05:04::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:04::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:04::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:04::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:05:04::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:05:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-12-13.12:05:04::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-12-13.12:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:05:04::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:05:04::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:05:04::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:05:04::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-13.12:05:04::SCWPlatform::updated the xpfm file.
TRACE::2023-12-13.12:05:06::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:06::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:06::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:06::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.12:05:06::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.12:05:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.12:05:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2023-12-13.12:05:06::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2023-12-13.12:05:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.12:05:06::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.12:05:06::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.12:05:06::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWPlatform::Clearing the existing platform
TRACE::2023-12-13.14:11:01::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-13.14:11:01::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWSystem::Clearing the domains completed.
TRACE::2023-12-13.14:11:01::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-13.14:11:01::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-13.14:11:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-13.14:11:01::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.14:11:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-13.14:11:01::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.14:11:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.14:11:01::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.14:11:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-13.14:11:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:01::SCWReader::No isolation master present  
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:05::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-12-13.14:11:05::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-12-13.14:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-13.14:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.14:11:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.14:11:05::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.14:11:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.14:11:05::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.14:11:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-12-13.14:11:05::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.14:11:05::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:05::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-12-13.14:11:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-12-13.14:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:05::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:05::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:05::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-13.14:11:17::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-13.14:11:17::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-13.14:11:17::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-13.14:11:17::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-13.14:11:17::SCWSystem::Not a boot domain 
LOG::2023-12-13.14:11:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-13.14:11:17::SCWDomain::Generating domain artifcats
TRACE::2023-12-13.14:11:17::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-13.14:11:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-13.14:11:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-12-13.14:11:17::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-12-13.14:11:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:17::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-13.14:11:17::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:18::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-13.14:11:23::SCWMssOS::doing bsp build ... 
TRACE::2023-12-13.14:11:23::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-13.14:11:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-13.14:11:23::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-13.14:11:23::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-13.14:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.14:11:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.14:11:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.14:11:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.14:11:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.14:11:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.14:11:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.14:11:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.14:11:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.14:11:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-13.14:11:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-13.14:11:24::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-13.14:11:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-13.14:11:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-13.14:11:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-13.14:11:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.14:11:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.14:11:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.14:11:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.14:11:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.14:11:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.14:11:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-13.14:11:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-13.14:11:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-13.14:11:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-13.14:11:24::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.14:11:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-13.14:11:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-13.14:11:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.14:11:25::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-13.14:11:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-13.14:11:25::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-13.14:11:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-13.14:11:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-13.14:11:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-13.14:11:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-13.14:11:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-13.14:11:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-13.14:11:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-13.14:11:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-13.14:11:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-13.14:11:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-13.14:11:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-13.14:11:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-13.14:11:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-13.14:11:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-13.14:11:25::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-13.14:11:25::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-13.14:11:25::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-13.14:11:25::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-13.14:11:25::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-13.14:11:25::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-13.14:11:25::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-13.14:11:25::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-13.14:11:25::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-13.14:11:25::SCWMssOS::'Finished building libraries'

TRACE::2023-12-13.14:11:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-13.14:11:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-13.14:11:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-13.14:11:26::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-13.14:11:26::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-13.14:11:26::SCWPlatform::Started preparing the platform 
TRACE::2023-12-13.14:11:26::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-13.14:11:26::SCWSystem::dir created 
TRACE::2023-12-13.14:11:26::SCWSystem::Writing the bif 
TRACE::2023-12-13.14:11:26::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-13.14:11:26::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-13.14:11:26::SCWPlatform::Completed generating the platform
TRACE::2023-12-13.14:11:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.14:11:26::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:26::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.14:11:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-12-13.14:11:26::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-12-13.14:11:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:26::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-13.14:11:26::SCWPlatform::updated the xpfm file.
TRACE::2023-12-13.14:11:27::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:27::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:27::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:27::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.14:11:27::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.14:11:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.14:11:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-12-13.14:11:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-12-13.14:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.14:11:27::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.14:11:27::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.14:11:27::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWPlatform::Clearing the existing platform
TRACE::2023-12-13.15:19:29::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-13.15:19:29::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWSystem::Clearing the domains completed.
TRACE::2023-12-13.15:19:29::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-13.15:19:29::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-13.15:19:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-13.15:19:29::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.15:19:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-13.15:19:29::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.15:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.15:19:29::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.15:19:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-13.15:19:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:29::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:29::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:29::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:29::SCWReader::No isolation master present  
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:32::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2023-12-13.15:19:32::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2023-12-13.15:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:32::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:32::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-13.15:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:32::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-13.15:19:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-13.15:19:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.15:19:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-13.15:19:32::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-13.15:19:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2023-12-13.15:19:32::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.15:19:32::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:32::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-12-13.15:19:32::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-12-13.15:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:32::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:32::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:32::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-13.15:19:52::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-13.15:19:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-13.15:19:52::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-13.15:19:52::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-13.15:19:52::SCWSystem::Not a boot domain 
LOG::2023-12-13.15:19:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-13.15:19:52::SCWDomain::Generating domain artifcats
TRACE::2023-12-13.15:19:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-13.15:19:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-13.15:19:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-12-13.15:19:52::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-12-13.15:19:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:52::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:52::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:52::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:52::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-13.15:19:52::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-13.15:19:55::SCWMssOS::doing bsp build ... 
TRACE::2023-12-13.15:19:55::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-13.15:19:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-13.15:19:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-13.15:19:55::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.15:19:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.15:19:55::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.15:19:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.15:19:55::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-13.15:19:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-13.15:19:55::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-13.15:19:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-13.15:19:55::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-13.15:19:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-13.15:19:55::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.15:19:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-13.15:19:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-13.15:19:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.15:19:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.15:19:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.15:19:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.15:19:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-13.15:19:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-13.15:19:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-13.15:19:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-13.15:19:56::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-13.15:19:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-13.15:19:56::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-13.15:19:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-13.15:19:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-13.15:19:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-13.15:19:57::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-13.15:19:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-13.15:19:57::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-13.15:19:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-13.15:19:57::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-13.15:19:57::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-13.15:19:57::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-13.15:19:57::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-13.15:19:57::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-13.15:19:57::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-13.15:19:57::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-13.15:19:57::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-13.15:19:57::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-13.15:19:57::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-13.15:19:57::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-13.15:19:57::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-13.15:19:57::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-13.15:19:57::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-13.15:19:57::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-13.15:19:57::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-13.15:19:57::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-13.15:19:57::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-13.15:19:57::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-13.15:19:57::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-13.15:19:57::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-13.15:19:57::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-13.15:19:57::SCWMssOS::'Finished building libraries'

TRACE::2023-12-13.15:19:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-13.15:19:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-13.15:19:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-13.15:19:57::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-13.15:19:57::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-13.15:19:57::SCWPlatform::Started preparing the platform 
TRACE::2023-12-13.15:19:57::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-13.15:19:57::SCWSystem::dir created 
TRACE::2023-12-13.15:19:57::SCWSystem::Writing the bif 
TRACE::2023-12-13.15:19:57::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-13.15:19:57::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-13.15:19:57::SCWPlatform::Completed generating the platform
TRACE::2023-12-13.15:19:57::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-13.15:19:57::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:57::SCWMssOS::Commit changes completed.
TRACE::2023-12-13.15:19:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-12-13.15:19:57::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-12-13.15:19:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:57::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-13.15:19:57::SCWPlatform::updated the xpfm file.
TRACE::2023-12-13.15:19:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-13.15:19:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-13.15:19:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-13.15:19:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-12-13.15:19:58::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-12-13.15:19:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-13.15:19:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-13.15:19:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-13.15:19:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-14.13:09:35::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-14.13:09:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-14.13:09:35::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-14.13:09:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-14.13:09:35::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-14.13:09:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-14.13:09:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-14.13:09:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-14.13:09:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:35::SCWReader::No isolation master present  
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2023-12-14.13:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2023-12-14.13:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:39::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:39::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-14.13:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:39::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-14.13:09:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-14.13:09:39::SCWMssOS::Commit changes completed.
TRACE::2023-12-14.13:09:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-14.13:09:39::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-14.13:09:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-12-14.13:09:39::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-14.13:09:39::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWMssOS::Commit changes completed.
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-14.13:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-14.13:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:39::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:39::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:39::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-14.13:09:47::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-14.13:09:47::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-14.13:09:47::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-14.13:09:47::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-14.13:09:47::SCWSystem::Not a boot domain 
LOG::2023-12-14.13:09:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-14.13:09:47::SCWDomain::Generating domain artifcats
TRACE::2023-12-14.13:09:47::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-14.13:09:47::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-14.13:09:47::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:47::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:47::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:47::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:47::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-14.13:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-14.13:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:47::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:47::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:47::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:47::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-14.13:09:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-14.13:09:54::SCWMssOS::doing bsp build ... 
TRACE::2023-12-14.13:09:54::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-14.13:09:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-14.13:09:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-14.13:09:54::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-14.13:09:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-14.13:09:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-14.13:09:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-14.13:09:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-14.13:09:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-14.13:09:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-14.13:09:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-14.13:09:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-14.13:09:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-14.13:09:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-14.13:09:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-14.13:09:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-14.13:09:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-14.13:09:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-14.13:09:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-14.13:09:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-14.13:09:54::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-14.13:09:54::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-14.13:09:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-14.13:09:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-14.13:09:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-14.13:09:54::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-14.13:09:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-14.13:09:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-14.13:09:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-14.13:09:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-14.13:09:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-14.13:09:56::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-14.13:09:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-14.13:09:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-14.13:09:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-14.13:09:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-14.13:09:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-14.13:09:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-14.13:09:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-14.13:09:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-14.13:09:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-14.13:09:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-14.13:09:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-14.13:09:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-14.13:09:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-14.13:09:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-14.13:09:56::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-14.13:09:56::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-14.13:09:56::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-14.13:09:56::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-14.13:09:56::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-14.13:09:56::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-14.13:09:56::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-14.13:09:56::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-14.13:09:56::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-14.13:09:56::SCWMssOS::'Finished building libraries'

TRACE::2023-12-14.13:09:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-14.13:09:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-14.13:09:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-14.13:09:56::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-14.13:09:56::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-14.13:09:56::SCWPlatform::Started preparing the platform 
TRACE::2023-12-14.13:09:56::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-14.13:09:56::SCWSystem::dir created 
TRACE::2023-12-14.13:09:56::SCWSystem::Writing the bif 
TRACE::2023-12-14.13:09:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-14.13:09:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-14.13:09:56::SCWPlatform::Completed generating the platform
TRACE::2023-12-14.13:09:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-14.13:09:56::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-14.13:09:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-14.13:09:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-14.13:09:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:56::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-14.13:09:56::SCWPlatform::updated the xpfm file.
TRACE::2023-12-14.13:09:57::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:57::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:57::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:57::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-14.13:09:57::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-14.13:09:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-14.13:09:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-12-14.13:09:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-12-14.13:09:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-14.13:09:57::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-14.13:09:57::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-14.13:09:57::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-18.13:10:35::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-18.13:10:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-18.13:10:35::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-18.13:10:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-18.13:10:35::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-18.13:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-18.13:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-12-18.13:10:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-18.13:10:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-18.13:10:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWReader::No isolation master present  
LOG::2023-12-18.13:10:35::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-18.13:10:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-18.13:10:35::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-18.13:10:35::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-18.13:10:35::SCWSystem::Not a boot domain 
LOG::2023-12-18.13:10:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-18.13:10:35::SCWDomain::Generating domain artifcats
TRACE::2023-12-18.13:10:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-18.13:10:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:35::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:35::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-18.13:10:35::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-18.13:10:35::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-18.13:10:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-18.13:10:35::SCWDomain::Building the domain :  standalone_domain
TRACE::2023-12-18.13:10:35::SCWMssOS::doing bsp build ... 
TRACE::2023-12-18.13:10:35::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-18.13:10:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-18.13:10:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-18.13:10:36::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-18.13:10:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-18.13:10:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-18.13:10:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-18.13:10:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-18.13:10:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-18.13:10:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-18.13:10:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-18.13:10:36::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-18.13:10:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-18.13:10:36::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-18.13:10:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-18.13:10:36::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-18.13:10:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-18.13:10:37::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-18.13:10:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-18.13:10:37::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-18.13:10:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-18.13:10:37::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-18.13:10:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-18.13:10:37::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-18.13:10:37::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-18.13:10:37::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-18.13:10:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-18.13:10:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-18.13:10:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-18.13:10:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-18.13:10:37::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-18.13:10:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-18.13:10:37::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-18.13:10:37::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-18.13:10:37::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-18.13:10:37::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-18.13:10:37::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-18.13:10:37::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-18.13:10:37::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-18.13:10:37::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-18.13:10:37::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-18.13:10:37::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-18.13:10:37::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-18.13:10:37::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-18.13:10:37::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-18.13:10:37::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-18.13:10:37::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-18.13:10:37::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-18.13:10:37::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-18.13:10:37::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-18.13:10:37::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-18.13:10:37::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-18.13:10:37::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-18.13:10:37::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-18.13:10:38::SCWMssOS::'Finished building libraries'

TRACE::2023-12-18.13:10:39::SCWMssOS::Copying to export directory.
TRACE::2023-12-18.13:10:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-18.13:10:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-18.13:10:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-18.13:10:39::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-18.13:10:39::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-18.13:10:39::SCWPlatform::Started preparing the platform 
TRACE::2023-12-18.13:10:39::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-18.13:10:39::SCWSystem::dir created 
TRACE::2023-12-18.13:10:39::SCWSystem::Writing the bif 
TRACE::2023-12-18.13:10:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-18.13:10:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-18.13:10:39::SCWPlatform::Completed generating the platform
TRACE::2023-12-18.13:10:39::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-18.13:10:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-18.13:10:39::SCWMssOS::Commit changes completed.
TRACE::2023-12-18.13:10:39::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:39::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:39::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:39::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:39::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:39::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:39::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-18.13:10:39::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:39::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-18.13:10:39::SCWPlatform::updated the xpfm file.
TRACE::2023-12-18.13:10:40::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:40::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:40::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:40::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-18.13:10:40::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-18.13:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-18.13:10:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-18.13:10:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-18.13:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-18.13:10:40::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-18.13:10:40::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-18.13:10:40::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWPlatform::Clearing the existing platform
TRACE::2023-12-20.16:47:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-20.16:47:26::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWSystem::Clearing the domains completed.
TRACE::2023-12-20.16:47:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-20.16:47:26::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-20.16:47:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-20.16:47:26::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-20.16:47:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-20.16:47:26::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-20.16:47:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-20.16:47:26::SCWMssOS::Commit changes completed.
TRACE::2023-12-20.16:47:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-20.16:47:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:47:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:26::SCWReader::No isolation master present  
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-20.16:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-20.16:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:47:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2023-12-20.16:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:30::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-20.16:47:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-20.16:47:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-20.16:47:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-20.16:47:30::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-20.16:47:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2023-12-20.16:47:30::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-20.16:47:30::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:30::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-12-20.16:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-12-20.16:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:30::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:47:30::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:30::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-20.16:47:46::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-20.16:47:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-20.16:47:47::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-20.16:47:47::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-20.16:47:47::SCWSystem::Not a boot domain 
LOG::2023-12-20.16:47:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-20.16:47:47::SCWDomain::Generating domain artifcats
TRACE::2023-12-20.16:47:47::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-20.16:47:47::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-20.16:47:47::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:47::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:47::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:47::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:47::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-12-20.16:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-12-20.16:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:47::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:47::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:47:47::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:47::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-20.16:47:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:48::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-20.16:47:55::SCWMssOS::doing bsp build ... 
TRACE::2023-12-20.16:47:55::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-20.16:47:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-20.16:47:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-20.16:47:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-20.16:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-20.16:47:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-20.16:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-20.16:47:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-20.16:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-20.16:47:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-20.16:47:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-20.16:47:56::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-20.16:47:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-20.16:47:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-20.16:47:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-20.16:47:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-20.16:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-20.16:47:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-20.16:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-20.16:47:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-20.16:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-20.16:47:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-20.16:47:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-20.16:47:56::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-20.16:47:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-20.16:47:56::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-20.16:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-20.16:47:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-20.16:47:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-20.16:47:58::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-20.16:47:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-20.16:47:58::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-20.16:47:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-20.16:47:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-20.16:47:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-20.16:47:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-20.16:47:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-20.16:47:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-20.16:47:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-20.16:47:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-20.16:47:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-20.16:47:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-20.16:47:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-20.16:47:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-20.16:47:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-20.16:47:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-20.16:47:58::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-20.16:47:58::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-20.16:47:58::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-20.16:47:58::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-20.16:47:58::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-20.16:47:58::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-20.16:47:58::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-20.16:47:58::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-20.16:47:58::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-20.16:47:58::SCWMssOS::'Finished building libraries'

TRACE::2023-12-20.16:47:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-20.16:47:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-20.16:47:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-20.16:47:59::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-20.16:47:59::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-20.16:47:59::SCWPlatform::Started preparing the platform 
TRACE::2023-12-20.16:47:59::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-20.16:47:59::SCWSystem::dir created 
TRACE::2023-12-20.16:47:59::SCWSystem::Writing the bif 
TRACE::2023-12-20.16:47:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-20.16:47:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-20.16:47:59::SCWPlatform::Completed generating the platform
TRACE::2023-12-20.16:47:59::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-20.16:47:59::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:59::SCWMssOS::Commit changes completed.
TRACE::2023-12-20.16:47:59::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:59::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:59::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:59::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:47:59::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:47:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:47:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-12-20.16:47:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-12-20.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:47:59::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:59::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:47:59::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:47:59::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-20.16:47:59::SCWPlatform::updated the xpfm file.
TRACE::2023-12-20.16:48:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:48:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:48:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:48:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-20.16:48:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-20.16:48:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-20.16:48:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2023-12-20.16:48:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2023-12-20.16:48:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-20.16:48:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-20.16:48:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-20.16:48:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWPlatform::Clearing the existing platform
TRACE::2023-12-25.14:12:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-25.14:12:56::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWSystem::Clearing the domains completed.
TRACE::2023-12-25.14:12:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-25.14:12:56::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-25.14:12:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:12:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-25.14:12:56::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.14:12:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-25.14:12:56::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-25.14:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-25.14:12:56::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.14:12:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-25.14:12:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:12:56::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:12:56::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:12:56::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:12:56::SCWReader::No isolation master present  
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-12-25.14:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-12-25.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:00::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:00::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:13:00::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2023-12-25.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:00::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-25.14:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-25.14:13:00::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.14:13:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-25.14:13:00::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:00::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:00::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-25.14:13:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2023-12-25.14:13:01::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.14:13:01::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:01::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.14:13:01::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:01::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:01::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:01::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:01::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-12-25.14:13:01::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-12-25.14:13:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:01::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:01::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:13:01::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:01::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-25.14:13:14::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-25.14:13:14::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-25.14:13:14::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-25.14:13:14::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-25.14:13:14::SCWSystem::Not a boot domain 
LOG::2023-12-25.14:13:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-25.14:13:14::SCWDomain::Generating domain artifcats
TRACE::2023-12-25.14:13:14::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-25.14:13:14::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-25.14:13:14::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:14::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:14::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:14::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:14::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-12-25.14:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-12-25.14:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:14::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:14::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:13:14::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:14::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-25.14:13:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-25.14:13:22::SCWMssOS::doing bsp build ... 
TRACE::2023-12-25.14:13:22::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-25.14:13:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-25.14:13:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-25.14:13:22::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.14:13:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.14:13:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.14:13:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.14:13:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.14:13:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.14:13:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-25.14:13:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-25.14:13:22::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-25.14:13:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-25.14:13:22::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-25.14:13:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-25.14:13:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-25.14:13:22::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.14:13:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.14:13:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.14:13:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.14:13:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.14:13:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.14:13:23::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-25.14:13:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-25.14:13:23::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-25.14:13:23::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-25.14:13:23::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-25.14:13:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-25.14:13:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-25.14:13:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.14:13:24::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-25.14:13:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-25.14:13:24::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-25.14:13:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-25.14:13:24::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-25.14:13:24::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-25.14:13:24::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-25.14:13:24::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-25.14:13:24::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-25.14:13:24::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-25.14:13:24::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-25.14:13:24::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-25.14:13:24::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-25.14:13:24::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-25.14:13:24::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-25.14:13:24::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-25.14:13:24::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-25.14:13:24::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-25.14:13:24::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-25.14:13:24::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-25.14:13:24::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-25.14:13:24::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-25.14:13:24::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-25.14:13:24::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-25.14:13:24::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-25.14:13:24::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-25.14:13:24::SCWMssOS::'Finished building libraries'

TRACE::2023-12-25.14:13:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-25.14:13:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-25.14:13:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-25.14:13:24::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-25.14:13:24::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-25.14:13:24::SCWPlatform::Started preparing the platform 
TRACE::2023-12-25.14:13:24::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-25.14:13:24::SCWSystem::dir created 
TRACE::2023-12-25.14:13:24::SCWSystem::Writing the bif 
TRACE::2023-12-25.14:13:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-25.14:13:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-25.14:13:24::SCWPlatform::Completed generating the platform
TRACE::2023-12-25.14:13:24::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.14:13:24::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:24::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.14:13:24::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:24::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:24::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:24::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:24::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-12-25.14:13:24::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-12-25.14:13:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:24::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:24::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:13:24::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:24::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-25.14:13:24::SCWPlatform::updated the xpfm file.
TRACE::2023-12-25.14:13:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.14:13:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.14:13:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.14:13:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2023-12-25.14:13:26::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2023-12-25.14:13:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.14:13:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.14:13:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.14:13:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWPlatform::Clearing the existing platform
TRACE::2023-12-25.15:22:19::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-25.15:22:19::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWSystem::Clearing the domains completed.
TRACE::2023-12-25.15:22:19::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2023-12-25.15:22:19::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2023-12-25.15:22:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-25.15:22:19::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.15:22:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-25.15:22:19::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-25.15:22:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-25.15:22:19::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.15:22:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-25.15:22:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:19::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:19::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:19::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:19::SCWReader::No isolation master present  
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-12-25.15:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-12-25.15:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:22::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:22::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:22::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2023-12-25.15:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:22::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-25.15:22:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-25.15:22:22::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.15:22:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-12-25.15:22:22::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:22::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:22::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-25.15:22:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-12-25.15:22:23::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.15:22:23::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.15:22:23::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:23::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:23::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:23::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:23::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-12-25.15:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-12-25.15:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:23::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:23::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:23::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:23::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-25.15:22:52::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2023-12-25.15:22:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-25.15:22:52::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2023-12-25.15:22:52::SCWSystem::Checking the domain standalone_domain
LOG::2023-12-25.15:22:52::SCWSystem::Not a boot domain 
LOG::2023-12-25.15:22:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-12-25.15:22:52::SCWDomain::Generating domain artifcats
TRACE::2023-12-25.15:22:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-25.15:22:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-25.15:22:52::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:52::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:52::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:52::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:52::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-12-25.15:22:52::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-12-25.15:22:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:52::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:52::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:52::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:52::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2023-12-25.15:22:52::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-12-25.15:22:53::SCWMssOS::doing bsp build ... 
TRACE::2023-12-25.15:22:53::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2023-12-25.15:22:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-25.15:22:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-25.15:22:53::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.15:22:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.15:22:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.15:22:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.15:22:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-25.15:22:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-25.15:22:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-25.15:22:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-25.15:22:53::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-12-25.15:22:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-12-25.15:22:53::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-25.15:22:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-25.15:22:53::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.15:22:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.15:22:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.15:22:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.15:22:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-25.15:22:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-25.15:22:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-25.15:22:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-25.15:22:53::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-12-25.15:22:53::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2023-12-25.15:22:53::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-12-25.15:22:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-25.15:22:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-25.15:22:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-25.15:22:54::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-12-25.15:22:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-25.15:22:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-25.15:22:54::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-12-25.15:22:54::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-12-25.15:22:54::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-12-25.15:22:54::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-12-25.15:22:54::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-12-25.15:22:54::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-12-25.15:22:54::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-12-25.15:22:54::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-12-25.15:22:54::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-12-25.15:22:54::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-12-25.15:22:54::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-12-25.15:22:54::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-12-25.15:22:54::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-12-25.15:22:54::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-12-25.15:22:54::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-12-25.15:22:54::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-12-25.15:22:54::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-12-25.15:22:54::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2023-12-25.15:22:54::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2023-12-25.15:22:54::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2023-12-25.15:22:54::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2023-12-25.15:22:54::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2023-12-25.15:22:54::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2023-12-25.15:22:54::SCWMssOS::'Finished building libraries'

TRACE::2023-12-25.15:22:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-25.15:22:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-25.15:22:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-12-25.15:22:54::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2023-12-25.15:22:54::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2023-12-25.15:22:54::SCWPlatform::Started preparing the platform 
TRACE::2023-12-25.15:22:54::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2023-12-25.15:22:54::SCWSystem::dir created 
TRACE::2023-12-25.15:22:54::SCWSystem::Writing the bif 
TRACE::2023-12-25.15:22:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-25.15:22:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-25.15:22:54::SCWPlatform::Completed generating the platform
TRACE::2023-12-25.15:22:54::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-12-25.15:22:54::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:54::SCWMssOS::Commit changes completed.
TRACE::2023-12-25.15:22:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-12-25.15:22:54::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-12-25.15:22:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:54::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:54::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:54::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:54::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-25.15:22:54::SCWPlatform::updated the xpfm file.
TRACE::2023-12-25.15:22:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2023-12-25.15:22:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2023-12-25.15:22:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-25.15:22:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-12-25.15:22:55::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-12-25.15:22:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-25.15:22:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2023-12-25.15:22:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2023-12-25.15:22:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:47::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:47::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:47::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:47::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:47::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2024-02-26.15:30:48::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2024-02-26.15:30:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:30:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.15:30:48::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:30:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.15:30:48::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:30:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:30:48::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:30:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.15:30:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:30:48::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:30:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:30:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:30:48::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:30:48::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:30:48::SCWReader::No isolation master present  
LOG::2024-02-26.15:31:44::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2024-02-26.15:31:44::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.15:31:44::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2024-02-26.15:31:44::SCWSystem::Checking the domain standalone_domain
LOG::2024-02-26.15:31:44::SCWSystem::Not a boot domain 
LOG::2024-02-26.15:31:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-02-26.15:31:44::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.15:31:44::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.15:31:44::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.15:31:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:31:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:31:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2024-02-26.15:31:44::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.15:31:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.15:31:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-02-26.15:31:44::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-26.15:31:44::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.15:31:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.15:31:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.15:31:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-02-26.15:31:44::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2024-02-26.15:31:44::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2024-02-26.15:31:44::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.15:31:44::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2024-02-26.15:31:44::SCWSystem::dir created 
TRACE::2024-02-26.15:31:44::SCWSystem::Writing the bif 
TRACE::2024-02-26.15:31:44::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.15:31:44::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.15:31:44::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.15:31:44::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:31:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:31:44::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:31:44::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:44::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:31:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:31:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:44::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:44::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:44::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.15:31:44::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.15:31:45::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:45::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:45::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:45::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:45::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:31:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:31:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:45::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:45::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:45::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:54::SCWPlatform::Clearing the existing platform
TRACE::2024-02-26.15:31:54::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-26.15:31:54::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:54::SCWSystem::Clearing the domains completed.
TRACE::2024-02-26.15:31:54::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-26.15:31:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:54::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:54::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2024-02-26.15:31:55::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2024-02-26.15:31:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.15:31:55::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:31:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.15:31:55::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:31:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:31:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:31:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.15:31:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:55::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:55::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:55::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:55::SCWReader::No isolation master present  
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-26.15:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:58::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:31:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:31:58::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:31:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-02-26.15:31:58::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:31:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-02-26.15:31:58::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:31:58::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:31:58::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:31:58::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:31:58::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:31:58::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-26.15:32:07::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2024-02-26.15:32:07::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.15:32:08::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2024-02-26.15:32:08::SCWSystem::Checking the domain standalone_domain
LOG::2024-02-26.15:32:08::SCWSystem::Not a boot domain 
LOG::2024-02-26.15:32:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-02-26.15:32:08::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.15:32:08::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.15:32:08::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.15:32:08::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:08::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:08::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:08::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:32:08::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:32:08::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:08::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:32:08::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:08::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2024-02-26.15:32:08::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-02-26.15:32:14::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.15:32:14::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-02-26.15:32:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.15:32:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.15:32:15::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:32:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:32:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:32:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:32:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:32:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:32:15::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-02-26.15:32:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-02-26.15:32:15::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.15:32:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.15:32:15::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.15:32:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.15:32:15::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:32:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:32:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:32:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:32:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:32:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:32:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-02-26.15:32:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-02-26.15:32:15::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.15:32:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.15:32:15::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.15:32:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.15:32:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.15:32:15::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:32:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-02-26.15:32:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.15:32:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.15:32:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.15:32:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.15:32:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.15:32:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.15:32:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.15:32:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.15:32:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.15:32:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-02-26.15:32:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-02-26.15:32:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-02-26.15:32:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-02-26.15:32:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-02-26.15:32:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-02-26.15:32:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-02-26.15:32:17::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-02-26.15:32:17::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-02-26.15:32:17::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-02-26.15:32:17::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-02-26.15:32:17::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2024-02-26.15:32:17::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2024-02-26.15:32:17::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-02-26.15:32:17::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-02-26.15:32:17::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.15:32:17::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.15:32:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.15:32:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.15:32:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-02-26.15:32:17::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2024-02-26.15:32:17::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2024-02-26.15:32:17::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.15:32:17::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2024-02-26.15:32:17::SCWSystem::dir created 
TRACE::2024-02-26.15:32:17::SCWSystem::Writing the bif 
TRACE::2024-02-26.15:32:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.15:32:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.15:32:17::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.15:32:17::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:32:17::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:17::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:32:17::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:17::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:17::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:17::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:32:17::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:32:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:32:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:32:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:32:17::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:17::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:32:17::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:17::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.15:32:17::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.15:32:18::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:18::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:18::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:18::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:32:18::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:32:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:32:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:32:18::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:32:18::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:32:18::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2024-02-26.15:56:16::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2024-02-26.15:56:16::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:56:16::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.15:56:16::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:56:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.15:56:16::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:56:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:56:16::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:56:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.15:56:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:56:16::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:56:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-26.15:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:56:16::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:56:16::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:56:16::SCWReader::No isolation master present  
TRACE::2024-02-26.15:57:12::SCWPlatform::Clearing the existing platform
TRACE::2024-02-26.15:57:12::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-26.15:57:12::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWSystem::Clearing the domains completed.
TRACE::2024-02-26.15:57:12::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Removing the HwDB with name E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWReader::Active system found as  microBlaze1Vitis
TRACE::2024-02-26.15:57:12::SCWReader::Handling sysconfig microBlaze1Vitis
TRACE::2024-02-26.15:57:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.15:57:12::SCWMssOS::No sw design opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::mss exists loading the mss file  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::Opened the sw design from mss  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::Adding the swdes entry E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:57:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.15:57:12::SCWMssOS::Opened the sw design.  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:57:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:57:12::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:57:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.15:57:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:12::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:12::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:12::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:12::SCWReader::No isolation master present  
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform location is E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-26.15:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-26.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/tempdsa/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-26.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.15:57:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.15:57:15::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:57:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-02-26.15:57:15::SCWMssOS::Removing the swdes entry for  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.15:57:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-02-26.15:57:15::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:57:15::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:15::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:57:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:15::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:15::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:15::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f643291",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-26.15:57:25::SCWPlatform::Started generating the artifacts platform microBlaze1Vitis
TRACE::2024-02-26.15:57:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.15:57:25::SCWPlatform::Started generating the artifacts for system configuration microBlaze1Vitis
LOG::2024-02-26.15:57:25::SCWSystem::Checking the domain standalone_domain
LOG::2024-02-26.15:57:25::SCWSystem::Not a boot domain 
LOG::2024-02-26.15:57:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-02-26.15:57:25::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.15:57:25::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.15:57:25::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.15:57:25::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:25::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:25::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:25::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:25::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:57:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:25::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:25::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:25::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:25::SCWMssOS::Completed writing the mss file at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp
TRACE::2024-02-26.15:57:25::SCWMssOS::Mss edits present, copying mssfile into export location E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-02-26.15:57:25::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.15:57:25::SCWMssOS::System Command Ran  E: & cd  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-02-26.15:57:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.15:57:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.15:57:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:57:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:57:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:57:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:57:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.15:57:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.15:57:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-02-26.15:57:25::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-02-26.15:57:25::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.15:57:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.15:57:25::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.15:57:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.15:57:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.15:57:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:57:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:57:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:57:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:57:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.15:57:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.15:57:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-02-26.15:57:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-02-26.15:57:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.15:57:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.15:57:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.15:57:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.15:57:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.15:57:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.15:57:26::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-02-26.15:57:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.15:57:26::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.15:57:26::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.15:57:26::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.15:57:26::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.15:57:26::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.15:57:26::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.15:57:26::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.15:57:26::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.15:57:26::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-02-26.15:57:26::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-02-26.15:57:26::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-02-26.15:57:26::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-02-26.15:57:26::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-02-26.15:57:26::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-02-26.15:57:26::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-02-26.15:57:26::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-02-26.15:57:26::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-02-26.15:57:26::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-02-26.15:57:26::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-02-26.15:57:26::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o mi
TRACE::2024-02-26.15:57:26::SCWMssOS::croblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest
TRACE::2024-02-26.15:57:26::SCWMssOS::.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-02-26.15:57:26::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-02-26.15:57:26::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.15:57:26::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.15:57:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.15:57:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.15:57:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-02-26.15:57:26::SCWSystem::Completed Processing the sysconfig microBlaze1Vitis
LOG::2024-02-26.15:57:26::SCWPlatform::Completed generating the artifacts for system configuration microBlaze1Vitis
TRACE::2024-02-26.15:57:26::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.15:57:26::SCWSystem::Writing the bif file for system config microBlaze1Vitis
TRACE::2024-02-26.15:57:26::SCWSystem::dir created 
TRACE::2024-02-26.15:57:26::SCWSystem::Writing the bif 
TRACE::2024-02-26.15:57:26::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.15:57:26::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.15:57:26::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.15:57:26::SCWMssOS::Saving the mss changes E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-02-26.15:57:26::SCWMssOS::Writing the mss file completed E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:26::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.15:57:26::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:26::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:26::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:26::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:26::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:57:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:26::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:26::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:26::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:26::SCWWriter::formatted JSON is {
	"platformName":	"microBlaze1Vitis",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microBlaze1Vitis",
	"platHandOff":	"E:/kevin/myCode/fpga/xilinx/test/microBlaze1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microBlaze1Vitis",
	"systems":	[{
			"systemName":	"microBlaze1Vitis",
			"systemDesc":	"microBlaze1Vitis",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microBlaze1Vitis",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2a7923bc25a7f16a3d68e4bc48f64329",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.15:57:26::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.15:57:27::SCWPlatform::Trying to open the hw design at E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:27::SCWPlatform::DSA given E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:27::SCWPlatform::DSA absoulate path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:27::SCWPlatform::DSA directory E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw
TRACE::2024-02-26.15:57:27::SCWPlatform:: Platform Path E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/hw/design_1_wrapper.xsa
TRACE::2024-02-26.15:57:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-26.15:57:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-26.15:57:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-26.15:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.15:57:27::SCWMssOS::Checking the sw design at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-02-26.15:57:27::SCWMssOS::DEBUG:  swdes dump  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-02-26.15:57:27::SCWMssOS::Sw design exists and opened at  E:/kevin/myCode/fpga/xilinx/test/microBlaze1/vitis/microBlaze1Vitis/microblaze_0/standalone_domain/bsp/system.mss
