ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Ultra.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SYS_ISR,"ax",%progbits
  19              		.align	2
  20              		.global	SYS_ISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	SYS_ISR, %function
  24              	SYS_ISR:
  25              	.LFB63:
  26              		.file 1 "ZumoLibrary\\Ultra.c"
   1:ZumoLibrary/Ultra.c **** /**
   2:ZumoLibrary/Ultra.c ****  * @file    Ultra.c
   3:ZumoLibrary/Ultra.c ****  * @brief   Basic methods for operating ultrasonic sensor. For more details, please refer to Ultra.
   4:ZumoLibrary/Ultra.c ****  * @details part number: HC-SR04
   5:ZumoLibrary/Ultra.c **** */
   6:ZumoLibrary/Ultra.c **** 
   7:ZumoLibrary/Ultra.c **** #include <project.h>
   8:ZumoLibrary/Ultra.c **** #include <stdio.h>
   9:ZumoLibrary/Ultra.c **** #include <Timer.h>
  10:ZumoLibrary/Ultra.c **** 
  11:ZumoLibrary/Ultra.c **** #define NUMBER_OF_TICKS		 2400
  12:ZumoLibrary/Ultra.c **** 
  13:ZumoLibrary/Ultra.c **** #include "Ultra.h"
  14:ZumoLibrary/Ultra.c **** 
  15:ZumoLibrary/Ultra.c **** 
  16:ZumoLibrary/Ultra.c **** static volatile float distance = 0;
  17:ZumoLibrary/Ultra.c **** static volatile float cent = 0;
  18:ZumoLibrary/Ultra.c **** 
  19:ZumoLibrary/Ultra.c **** 
  20:ZumoLibrary/Ultra.c **** /**
  21:ZumoLibrary/Ultra.c **** * @brief    Systick Interrupt Handler
  22:ZumoLibrary/Ultra.c **** * @details  Counting system ticks to occur trigger
  23:ZumoLibrary/Ultra.c **** */
  24:ZumoLibrary/Ultra.c **** CY_ISR(SYS_ISR)
  25:ZumoLibrary/Ultra.c **** {
  27              		.loc 1 25 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 2


  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  26:ZumoLibrary/Ultra.c ****     static int cnt=0;
  27:ZumoLibrary/Ultra.c ****     cnt++;
  35              		.loc 1 27 0
  36 0002 0C4A     		ldr	r2, .L6
  37 0004 1368     		ldr	r3, [r2]
  38 0006 0133     		adds	r3, r3, #1
  39 0008 1360     		str	r3, [r2]
  28:ZumoLibrary/Ultra.c ****   
  29:ZumoLibrary/Ultra.c ****     if(cnt==1)
  40              		.loc 1 29 0
  41 000a 012B     		cmp	r3, #1
  42 000c 03D1     		bne	.L2
  30:ZumoLibrary/Ultra.c ****        Trig_Write(1);           // Trigger High
  43              		.loc 1 30 0
  44 000e 0120     		movs	r0, #1
  45 0010 FFF7FEFF 		bl	Trig_Write
  46              	.LVL0:
  47 0014 08BD     		pop	{r3, pc}
  48              	.L2:
  31:ZumoLibrary/Ultra.c ****     else if(cnt==100)
  49              		.loc 1 31 0
  50 0016 642B     		cmp	r3, #100
  51 0018 03D1     		bne	.L4
  32:ZumoLibrary/Ultra.c ****         Trig_Write(0);           // Trigger Low
  52              		.loc 1 32 0
  53 001a 0020     		movs	r0, #0
  54 001c FFF7FEFF 		bl	Trig_Write
  55              	.LVL1:
  56 0020 08BD     		pop	{r3, pc}
  57              	.L4:
  33:ZumoLibrary/Ultra.c ****     else if(cnt==1100)
  58              		.loc 1 33 0
  59 0022 40F24C42 		movw	r2, #1100
  60 0026 9342     		cmp	r3, r2
  61 0028 02D1     		bne	.L1
  34:ZumoLibrary/Ultra.c ****         cnt=0;  
  62              		.loc 1 34 0
  63 002a 0022     		movs	r2, #0
  64 002c 014B     		ldr	r3, .L6
  65 002e 1A60     		str	r2, [r3]
  66              	.L1:
  67 0030 08BD     		pop	{r3, pc}
  68              	.L7:
  69 0032 00BF     		.align	2
  70              	.L6:
  71 0034 00000000 		.word	.LANCHOR0
  72              		.cfi_endproc
  73              	.LFE63:
  74              		.size	SYS_ISR, .-SYS_ISR
  75              		.global	__aeabi_ui2f
  76              		.global	__aeabi_fdiv
  77              		.global	__aeabi_fsub
  78              		.global	__aeabi_fmul
  79              		.section	.text.ultra_isr_handler,"ax",%progbits
  80              		.align	2
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 3


  81              		.global	ultra_isr_handler
  82              		.thumb
  83              		.thumb_func
  84              		.type	ultra_isr_handler, %function
  85              	ultra_isr_handler:
  86              	.LFB64:
  35:ZumoLibrary/Ultra.c **** }
  36:ZumoLibrary/Ultra.c **** 
  37:ZumoLibrary/Ultra.c **** 
  38:ZumoLibrary/Ultra.c **** /**
  39:ZumoLibrary/Ultra.c **** * @brief    Ultra Sonic Sensor Interrupt Handler
  40:ZumoLibrary/Ultra.c **** * @details  Measuring reflecting time to decide distance between Zumobot and obstacle
  41:ZumoLibrary/Ultra.c **** */
  42:ZumoLibrary/Ultra.c **** CY_ISR(ultra_isr_handler)
  43:ZumoLibrary/Ultra.c **** {
  87              		.loc 1 43 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
  95              	.LVL2:
  44:ZumoLibrary/Ultra.c ****     uint16_t time = 0;
  45:ZumoLibrary/Ultra.c ****     Timer_Stop();
  96              		.loc 1 45 0
  97 0002 FFF7FEFF 		bl	Timer_Stop
  98              	.LVL3:
  46:ZumoLibrary/Ultra.c ****     
  47:ZumoLibrary/Ultra.c ****     Timer_ReadStatusRegister();
  99              		.loc 1 47 0
 100 0006 FFF7FEFF 		bl	Timer_ReadStatusRegister
 101              	.LVL4:
  48:ZumoLibrary/Ultra.c ****     
  49:ZumoLibrary/Ultra.c ****     if(!Echo_Read()) {
 102              		.loc 1 49 0
 103 000a FFF7FEFF 		bl	Echo_Read
 104              	.LVL5:
 105 000e D0B9     		cbnz	r0, .L9
  50:ZumoLibrary/Ultra.c ****         time = Timer_ReadCounter();             // Read counter value of Timer
 106              		.loc 1 50 0
 107 0010 FFF7FEFF 		bl	Timer_ReadCounter
 108              	.LVL6:
  51:ZumoLibrary/Ultra.c ****         
  52:ZumoLibrary/Ultra.c ****         distance = (float)time / 58;            // us / 58 = centimeters
 109              		.loc 1 52 0
 110 0014 FFF7FEFF 		bl	__aeabi_ui2f
 111              	.LVL7:
 112 0018 0E49     		ldr	r1, .L12
 113 001a FFF7FEFF 		bl	__aeabi_fdiv
 114              	.LVL8:
 115 001e 0E4C     		ldr	r4, .L12+4
 116 0020 6060     		str	r0, [r4, #4]	@ float
  53:ZumoLibrary/Ultra.c ****         cent = 5 * (distance - 16) / 4;         // calibration for this Timer(800 kHz)
 117              		.loc 1 53 0
 118 0022 6068     		ldr	r0, [r4, #4]	@ float
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 4


 119 0024 4FF08341 		mov	r1, #1098907648
 120 0028 FFF7FEFF 		bl	__aeabi_fsub
 121              	.LVL9:
 122 002c 0B49     		ldr	r1, .L12+8
 123 002e FFF7FEFF 		bl	__aeabi_fmul
 124              	.LVL10:
 125 0032 4FF07A51 		mov	r1, #1048576000
 126 0036 FFF7FEFF 		bl	__aeabi_fmul
 127              	.LVL11:
 128 003a A060     		str	r0, [r4, #8]	@ float
  54:ZumoLibrary/Ultra.c ****         
  55:ZumoLibrary/Ultra.c ****         Timer_WriteCounter(0xFFFF);             // Counter initialization
 129              		.loc 1 55 0
 130 003c 4FF6FF70 		movw	r0, #65535
 131 0040 FFF7FEFF 		bl	Timer_WriteCounter
 132              	.LVL12:
 133 0044 03E0     		b	.L10
 134              	.LVL13:
 135              	.L9:
  56:ZumoLibrary/Ultra.c ****     }
  57:ZumoLibrary/Ultra.c ****     else {
  58:ZumoLibrary/Ultra.c ****          Timer_WriteCounter(0xFFFF);            // Counter initialization
 136              		.loc 1 58 0
 137 0046 4FF6FF70 		movw	r0, #65535
 138 004a FFF7FEFF 		bl	Timer_WriteCounter
 139              	.LVL14:
 140              	.L10:
  59:ZumoLibrary/Ultra.c ****     }
  60:ZumoLibrary/Ultra.c ****     Timer_Start();
 141              		.loc 1 60 0
 142 004e FFF7FEFF 		bl	Timer_Start
 143              	.LVL15:
 144 0052 10BD     		pop	{r4, pc}
 145              	.L13:
 146              		.align	2
 147              	.L12:
 148 0054 00006842 		.word	1114112000
 149 0058 00000000 		.word	.LANCHOR0
 150 005c 0000A040 		.word	1084227584
 151              		.cfi_endproc
 152              	.LFE64:
 153              		.size	ultra_isr_handler, .-ultra_isr_handler
 154              		.section	.text.Ultra_Start,"ax",%progbits
 155              		.align	2
 156              		.global	Ultra_Start
 157              		.thumb
 158              		.thumb_func
 159              		.type	Ultra_Start, %function
 160              	Ultra_Start:
 161              	.LFB65:
  61:ZumoLibrary/Ultra.c **** }
  62:ZumoLibrary/Ultra.c **** 
  63:ZumoLibrary/Ultra.c **** 
  64:ZumoLibrary/Ultra.c **** /**
  65:ZumoLibrary/Ultra.c **** * @brief    Starting Ultra Sonic Sensor
  66:ZumoLibrary/Ultra.c **** * @details  
  67:ZumoLibrary/Ultra.c **** */
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 5


  68:ZumoLibrary/Ultra.c **** void Ultra_Start()
  69:ZumoLibrary/Ultra.c **** {
 162              		.loc 1 69 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 08B5     		push	{r3, lr}
 167              		.cfi_def_cfa_offset 8
 168              		.cfi_offset 3, -8
 169              		.cfi_offset 14, -4
  70:ZumoLibrary/Ultra.c ****     CyIntSetSysVector((SysTick_IRQn + 16), SYS_ISR);    // Map systick ISR to SYS_ISR
 170              		.loc 1 70 0
 171 0002 0F20     		movs	r0, #15
 172 0004 0A49     		ldr	r1, .L16
 173 0006 FFF7FEFF 		bl	CyIntSetSysVector
 174              	.LVL16:
 175              	.LBB8:
 176              	.LBB9:
 177              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.30
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     20. October 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Generated_Source\PSoC5/core_cm3.h **** 
   9:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  10:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  19:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  20:Generated_Source\PSoC5/core_cm3.h ****    *
  21:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** 
  35:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 6


  39:Generated_Source\PSoC5/core_cm3.h **** #endif
  40:Generated_Source\PSoC5/core_cm3.h **** 
  41:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  45:Generated_Source\PSoC5/core_cm3.h **** 
  46:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  47:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  48:Generated_Source\PSoC5/core_cm3.h **** #endif
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h **** /**
  51:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Generated_Source\PSoC5/core_cm3.h **** 
  57:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:Generated_Source\PSoC5/core_cm3.h **** 
  60:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:Generated_Source\PSoC5/core_cm3.h ****  */
  63:Generated_Source\PSoC5/core_cm3.h **** 
  64:Generated_Source\PSoC5/core_cm3.h **** 
  65:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  66:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  67:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  68:Generated_Source\PSoC5/core_cm3.h **** /**
  69:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  70:Generated_Source\PSoC5/core_cm3.h ****   @{
  71:Generated_Source\PSoC5/core_cm3.h ****  */
  72:Generated_Source\PSoC5/core_cm3.h **** 
  73:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** 
  82:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  83:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:Generated_Source\PSoC5/core_cm3.h **** 
  87:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:Generated_Source\PSoC5/core_cm3.h **** 
  92:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  93:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 7


  96:Generated_Source\PSoC5/core_cm3.h **** 
  97:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:Generated_Source\PSoC5/core_cm3.h **** 
 102:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 103:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 112:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
 113:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:Generated_Source\PSoC5/core_cm3.h **** 
 117:Generated_Source\PSoC5/core_cm3.h **** #else
 118:Generated_Source\PSoC5/core_cm3.h ****   #error Unknown compiler
 119:Generated_Source\PSoC5/core_cm3.h **** #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 123:Generated_Source\PSoC5/core_cm3.h **** */
 124:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** 
 146:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 147:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Generated_Source\PSoC5/core_cm3.h ****   #endif
 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 152:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 8


 153:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Generated_Source\PSoC5/core_cm3.h ****   #endif
 155:Generated_Source\PSoC5/core_cm3.h **** 
 156:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 157:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Generated_Source\PSoC5/core_cm3.h ****   #endif
 160:Generated_Source\PSoC5/core_cm3.h **** 
 161:Generated_Source\PSoC5/core_cm3.h **** #endif
 162:Generated_Source\PSoC5/core_cm3.h **** 
 163:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 167:Generated_Source\PSoC5/core_cm3.h **** }
 168:Generated_Source\PSoC5/core_cm3.h **** #endif
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:Generated_Source\PSoC5/core_cm3.h **** 
 172:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:Generated_Source\PSoC5/core_cm3.h **** 
 174:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 178:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 179:Generated_Source\PSoC5/core_cm3.h **** #endif
 180:Generated_Source\PSoC5/core_cm3.h **** 
 181:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 182:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** 
 188:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Generated_Source\PSoC5/core_cm3.h ****   #endif
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:Generated_Source\PSoC5/core_cm3.h ****   #endif
 197:Generated_Source\PSoC5/core_cm3.h **** 
 198:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:Generated_Source\PSoC5/core_cm3.h ****   #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #endif
 203:Generated_Source\PSoC5/core_cm3.h **** 
 204:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:Generated_Source\PSoC5/core_cm3.h **** /**
 206:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 9


 210:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:Generated_Source\PSoC5/core_cm3.h **** */
 212:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 213:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:Generated_Source\PSoC5/core_cm3.h **** #else
 215:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC5/core_cm3.h **** #endif
 217:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:Generated_Source\PSoC5/core_cm3.h **** 
 220:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 221:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:Generated_Source\PSoC5/core_cm3.h **** 
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 230:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 231:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 232:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 233:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 234:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 235:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 236:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 237:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 238:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 239:Generated_Source\PSoC5/core_cm3.h **** /**
 240:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:Generated_Source\PSoC5/core_cm3.h **** */
 243:Generated_Source\PSoC5/core_cm3.h **** 
 244:Generated_Source\PSoC5/core_cm3.h **** /**
 245:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 248:Generated_Source\PSoC5/core_cm3.h ****   @{
 249:Generated_Source\PSoC5/core_cm3.h ****  */
 250:Generated_Source\PSoC5/core_cm3.h **** 
 251:Generated_Source\PSoC5/core_cm3.h **** /**
 252:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:Generated_Source\PSoC5/core_cm3.h ****  */
 254:Generated_Source\PSoC5/core_cm3.h **** typedef union
 255:Generated_Source\PSoC5/core_cm3.h **** {
 256:Generated_Source\PSoC5/core_cm3.h ****   struct
 257:Generated_Source\PSoC5/core_cm3.h ****   {
 258:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 10


 267:Generated_Source\PSoC5/core_cm3.h **** 
 268:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 269:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:Generated_Source\PSoC5/core_cm3.h **** 
 272:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:Generated_Source\PSoC5/core_cm3.h **** 
 281:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:Generated_Source\PSoC5/core_cm3.h **** 
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** /**
 286:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Generated_Source\PSoC5/core_cm3.h ****  */
 288:Generated_Source\PSoC5/core_cm3.h **** typedef union
 289:Generated_Source\PSoC5/core_cm3.h **** {
 290:Generated_Source\PSoC5/core_cm3.h ****   struct
 291:Generated_Source\PSoC5/core_cm3.h ****   {
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** /**
 304:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Generated_Source\PSoC5/core_cm3.h ****  */
 306:Generated_Source\PSoC5/core_cm3.h **** typedef union
 307:Generated_Source\PSoC5/core_cm3.h **** {
 308:Generated_Source\PSoC5/core_cm3.h ****   struct
 309:Generated_Source\PSoC5/core_cm3.h ****   {
 310:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 11


 324:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:Generated_Source\PSoC5/core_cm3.h **** 
 330:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:Generated_Source\PSoC5/core_cm3.h **** 
 333:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:Generated_Source\PSoC5/core_cm3.h **** 
 336:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:Generated_Source\PSoC5/core_cm3.h **** 
 339:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:Generated_Source\PSoC5/core_cm3.h **** 
 342:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:Generated_Source\PSoC5/core_cm3.h **** 
 345:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:Generated_Source\PSoC5/core_cm3.h **** 
 348:Generated_Source\PSoC5/core_cm3.h **** 
 349:Generated_Source\PSoC5/core_cm3.h **** /**
 350:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** typedef union
 353:Generated_Source\PSoC5/core_cm3.h **** {
 354:Generated_Source\PSoC5/core_cm3.h ****   struct
 355:Generated_Source\PSoC5/core_cm3.h ****   {
 356:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 362:Generated_Source\PSoC5/core_cm3.h **** 
 363:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 364:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:Generated_Source\PSoC5/core_cm3.h **** 
 367:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:Generated_Source\PSoC5/core_cm3.h **** 
 370:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** 
 373:Generated_Source\PSoC5/core_cm3.h **** /**
 374:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:Generated_Source\PSoC5/core_cm3.h ****   @{
 378:Generated_Source\PSoC5/core_cm3.h ****  */
 379:Generated_Source\PSoC5/core_cm3.h **** 
 380:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 12


 381:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:Generated_Source\PSoC5/core_cm3.h ****  */
 383:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 384:Generated_Source\PSoC5/core_cm3.h **** {
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 399:Generated_Source\PSoC5/core_cm3.h **** 
 400:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:Generated_Source\PSoC5/core_cm3.h **** 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** /**
 408:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:Generated_Source\PSoC5/core_cm3.h ****   @{
 412:Generated_Source\PSoC5/core_cm3.h ****  */
 413:Generated_Source\PSoC5/core_cm3.h **** 
 414:Generated_Source\PSoC5/core_cm3.h **** /**
 415:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:Generated_Source\PSoC5/core_cm3.h ****  */
 417:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 418:Generated_Source\PSoC5/core_cm3.h **** {
 419:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 13


 438:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 441:Generated_Source\PSoC5/core_cm3.h **** 
 442:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** 
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** 
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** 
 455:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** 
 458:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** 
 474:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** 
 477:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:Generated_Source\PSoC5/core_cm3.h **** 
 489:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** 
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 14


 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #else
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #endif
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:Generated_Source\PSoC5/core_cm3.h **** 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:Generated_Source\PSoC5/core_cm3.h **** 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:Generated_Source\PSoC5/core_cm3.h **** 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:Generated_Source\PSoC5/core_cm3.h **** 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:Generated_Source\PSoC5/core_cm3.h **** 
 533:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** 
 537:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** 
 540:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** 
 543:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** 
 546:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** 
 549:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 15


 552:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:Generated_Source\PSoC5/core_cm3.h **** 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 16


 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:Generated_Source\PSoC5/core_cm3.h **** 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:Generated_Source\PSoC5/core_cm3.h **** 
 615:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:Generated_Source\PSoC5/core_cm3.h **** 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:Generated_Source\PSoC5/core_cm3.h **** 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC5/core_cm3.h **** 
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:Generated_Source\PSoC5/core_cm3.h **** 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** /**
 635:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:Generated_Source\PSoC5/core_cm3.h ****   @{
 639:Generated_Source\PSoC5/core_cm3.h ****  */
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /**
 642:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:Generated_Source\PSoC5/core_cm3.h ****  */
 644:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 645:Generated_Source\PSoC5/core_cm3.h **** {
 646:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:Generated_Source\PSoC5/core_cm3.h **** #else
 651:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:Generated_Source\PSoC5/core_cm3.h **** #endif
 653:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 654:Generated_Source\PSoC5/core_cm3.h **** 
 655:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:Generated_Source\PSoC5/core_cm3.h **** 
 659:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 17


 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:Generated_Source\PSoC5/core_cm3.h **** 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** /**
 674:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:Generated_Source\PSoC5/core_cm3.h ****   @{
 678:Generated_Source\PSoC5/core_cm3.h ****  */
 679:Generated_Source\PSoC5/core_cm3.h **** 
 680:Generated_Source\PSoC5/core_cm3.h **** /**
 681:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:Generated_Source\PSoC5/core_cm3.h ****  */
 683:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 684:Generated_Source\PSoC5/core_cm3.h **** {
 685:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:Generated_Source\PSoC5/core_cm3.h **** 
 695:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:Generated_Source\PSoC5/core_cm3.h **** 
 698:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:Generated_Source\PSoC5/core_cm3.h **** 
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:Generated_Source\PSoC5/core_cm3.h **** 
 708:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 709:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** 
 712:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** 
 716:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:Generated_Source\PSoC5/core_cm3.h **** 
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:Generated_Source\PSoC5/core_cm3.h **** 
 722:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 18


 723:Generated_Source\PSoC5/core_cm3.h **** 
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** /**
 726:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:Generated_Source\PSoC5/core_cm3.h ****   @{
 730:Generated_Source\PSoC5/core_cm3.h ****  */
 731:Generated_Source\PSoC5/core_cm3.h **** 
 732:Generated_Source\PSoC5/core_cm3.h **** /**
 733:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:Generated_Source\PSoC5/core_cm3.h ****  */
 735:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 736:Generated_Source\PSoC5/core_cm3.h **** {
 737:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 738:Generated_Source\PSoC5/core_cm3.h ****   {
 739:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 19


 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** 
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:Generated_Source\PSoC5/core_cm3.h **** 
 807:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** 
 811:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** 
 815:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** 
 819:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:Generated_Source\PSoC5/core_cm3.h **** 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:Generated_Source\PSoC5/core_cm3.h **** 
 825:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** /**
 829:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:Generated_Source\PSoC5/core_cm3.h ****   @{
 833:Generated_Source\PSoC5/core_cm3.h ****  */
 834:Generated_Source\PSoC5/core_cm3.h **** 
 835:Generated_Source\PSoC5/core_cm3.h **** /**
 836:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 20


 837:Generated_Source\PSoC5/core_cm3.h ****  */
 838:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 839:Generated_Source\PSoC5/core_cm3.h **** {
 840:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 864:Generated_Source\PSoC5/core_cm3.h **** 
 865:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 866:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** 
 869:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** 
 872:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** 
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 21


 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:Generated_Source\PSoC5/core_cm3.h **** 
 924:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:Generated_Source\PSoC5/core_cm3.h **** 
 932:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:Generated_Source\PSoC5/core_cm3.h **** 
 940:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:Generated_Source\PSoC5/core_cm3.h **** 
 944:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:Generated_Source\PSoC5/core_cm3.h **** 
 948:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 22


 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:Generated_Source\PSoC5/core_cm3.h **** 
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:Generated_Source\PSoC5/core_cm3.h **** 
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** /**
 976:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:Generated_Source\PSoC5/core_cm3.h ****   @{
 980:Generated_Source\PSoC5/core_cm3.h ****  */
 981:Generated_Source\PSoC5/core_cm3.h **** 
 982:Generated_Source\PSoC5/core_cm3.h **** /**
 983:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:Generated_Source\PSoC5/core_cm3.h ****  */
 985:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 986:Generated_Source\PSoC5/core_cm3.h **** {
 987:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 23


1008:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1012:Generated_Source\PSoC5/core_cm3.h **** 
1013:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:Generated_Source\PSoC5/core_cm3.h **** 
1017:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:Generated_Source\PSoC5/core_cm3.h **** 
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:Generated_Source\PSoC5/core_cm3.h **** 
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:Generated_Source\PSoC5/core_cm3.h **** 
1045:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** 
1049:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** 
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:Generated_Source\PSoC5/core_cm3.h **** 
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 24


1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:Generated_Source\PSoC5/core_cm3.h **** 
1071:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** 
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:Generated_Source\PSoC5/core_cm3.h **** 
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:Generated_Source\PSoC5/core_cm3.h **** 
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:Generated_Source\PSoC5/core_cm3.h **** 
1101:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:Generated_Source\PSoC5/core_cm3.h **** 
1105:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:Generated_Source\PSoC5/core_cm3.h **** 
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:Generated_Source\PSoC5/core_cm3.h **** 
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 25


1122:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:Generated_Source\PSoC5/core_cm3.h **** 
1127:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** 
1130:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:Generated_Source\PSoC5/core_cm3.h **** /**
1132:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:Generated_Source\PSoC5/core_cm3.h ****   @{
1136:Generated_Source\PSoC5/core_cm3.h ****  */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /**
1139:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:Generated_Source\PSoC5/core_cm3.h ****  */
1141:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1142:Generated_Source\PSoC5/core_cm3.h **** {
1143:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1155:Generated_Source\PSoC5/core_cm3.h **** 
1156:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1157:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** 
1160:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** 
1163:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** 
1166:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:Generated_Source\PSoC5/core_cm3.h **** 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
1176:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 26


1179:Generated_Source\PSoC5/core_cm3.h **** 
1180:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** 
1184:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:Generated_Source\PSoC5/core_cm3.h **** 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:Generated_Source\PSoC5/core_cm3.h **** 
1190:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:Generated_Source\PSoC5/core_cm3.h **** 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:Generated_Source\PSoC5/core_cm3.h **** 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:Generated_Source\PSoC5/core_cm3.h **** 
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:Generated_Source\PSoC5/core_cm3.h **** #endif
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** 
1225:Generated_Source\PSoC5/core_cm3.h **** /**
1226:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:Generated_Source\PSoC5/core_cm3.h ****   @{
1230:Generated_Source\PSoC5/core_cm3.h ****  */
1231:Generated_Source\PSoC5/core_cm3.h **** 
1232:Generated_Source\PSoC5/core_cm3.h **** /**
1233:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:Generated_Source\PSoC5/core_cm3.h ****  */
1235:Generated_Source\PSoC5/core_cm3.h **** typedef struct
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 27


1236:Generated_Source\PSoC5/core_cm3.h **** {
1237:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:Generated_Source\PSoC5/core_cm3.h **** 
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:Generated_Source\PSoC5/core_cm3.h **** 
1287:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:Generated_Source\PSoC5/core_cm3.h **** 
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 28


1293:Generated_Source\PSoC5/core_cm3.h **** 
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:Generated_Source\PSoC5/core_cm3.h **** 
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:Generated_Source\PSoC5/core_cm3.h **** 
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** /**
1331:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:Generated_Source\PSoC5/core_cm3.h ****   @{
1335:Generated_Source\PSoC5/core_cm3.h ****  */
1336:Generated_Source\PSoC5/core_cm3.h **** 
1337:Generated_Source\PSoC5/core_cm3.h **** /**
1338:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1342:Generated_Source\PSoC5/core_cm3.h **** */
1343:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:Generated_Source\PSoC5/core_cm3.h **** 
1345:Generated_Source\PSoC5/core_cm3.h **** /**
1346:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register.
1349:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 29


1350:Generated_Source\PSoC5/core_cm3.h **** */
1351:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:Generated_Source\PSoC5/core_cm3.h **** 
1353:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h **** 
1356:Generated_Source\PSoC5/core_cm3.h **** /**
1357:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:Generated_Source\PSoC5/core_cm3.h ****   @{
1361:Generated_Source\PSoC5/core_cm3.h ****  */
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:Generated_Source\PSoC5/core_cm3.h **** 
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:Generated_Source\PSoC5/core_cm3.h **** #endif
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1388:Generated_Source\PSoC5/core_cm3.h **** 
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1392:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1393:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1394:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1395:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1396:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1397:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1398:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1399:Generated_Source\PSoC5/core_cm3.h **** /**
1400:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:Generated_Source\PSoC5/core_cm3.h **** */
1402:Generated_Source\PSoC5/core_cm3.h **** 
1403:Generated_Source\PSoC5/core_cm3.h **** 
1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 30


1407:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:Generated_Source\PSoC5/core_cm3.h ****   @{
1411:Generated_Source\PSoC5/core_cm3.h ****  */
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** /**
1414:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1415:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1418:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1425:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:Generated_Source\PSoC5/core_cm3.h **** }
1434:Generated_Source\PSoC5/core_cm3.h **** 
1435:Generated_Source\PSoC5/core_cm3.h **** 
1436:Generated_Source\PSoC5/core_cm3.h **** /**
1437:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1438:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:Generated_Source\PSoC5/core_cm3.h ****  */
1441:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:Generated_Source\PSoC5/core_cm3.h **** {
1443:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:Generated_Source\PSoC5/core_cm3.h **** }
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h **** 
1447:Generated_Source\PSoC5/core_cm3.h **** /**
1448:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable External Interrupt
1449:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:Generated_Source\PSoC5/core_cm3.h ****  */
1452:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:Generated_Source\PSoC5/core_cm3.h **** {
1454:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:Generated_Source\PSoC5/core_cm3.h **** }
1456:Generated_Source\PSoC5/core_cm3.h **** 
1457:Generated_Source\PSoC5/core_cm3.h **** 
1458:Generated_Source\PSoC5/core_cm3.h **** /**
1459:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable External Interrupt
1460:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:Generated_Source\PSoC5/core_cm3.h ****  */
1463:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 31


1464:Generated_Source\PSoC5/core_cm3.h **** {
1465:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:Generated_Source\PSoC5/core_cm3.h **** }
1467:Generated_Source\PSoC5/core_cm3.h **** 
1468:Generated_Source\PSoC5/core_cm3.h **** 
1469:Generated_Source\PSoC5/core_cm3.h **** /**
1470:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1471:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:Generated_Source\PSoC5/core_cm3.h ****  */
1476:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:Generated_Source\PSoC5/core_cm3.h **** {
1478:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:Generated_Source\PSoC5/core_cm3.h **** }
1480:Generated_Source\PSoC5/core_cm3.h **** 
1481:Generated_Source\PSoC5/core_cm3.h **** 
1482:Generated_Source\PSoC5/core_cm3.h **** /**
1483:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1484:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:Generated_Source\PSoC5/core_cm3.h ****  */
1487:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:Generated_Source\PSoC5/core_cm3.h **** {
1489:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:Generated_Source\PSoC5/core_cm3.h **** }
1491:Generated_Source\PSoC5/core_cm3.h **** 
1492:Generated_Source\PSoC5/core_cm3.h **** 
1493:Generated_Source\PSoC5/core_cm3.h **** /**
1494:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:Generated_Source\PSoC5/core_cm3.h ****  */
1498:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:Generated_Source\PSoC5/core_cm3.h **** {
1500:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:Generated_Source\PSoC5/core_cm3.h **** }
1502:Generated_Source\PSoC5/core_cm3.h **** 
1503:Generated_Source\PSoC5/core_cm3.h **** 
1504:Generated_Source\PSoC5/core_cm3.h **** /**
1505:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1506:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1510:Generated_Source\PSoC5/core_cm3.h ****  */
1511:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:Generated_Source\PSoC5/core_cm3.h **** {
1513:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:Generated_Source\PSoC5/core_cm3.h **** }
1515:Generated_Source\PSoC5/core_cm3.h **** 
1516:Generated_Source\PSoC5/core_cm3.h **** 
1517:Generated_Source\PSoC5/core_cm3.h **** /**
1518:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1519:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 32


1521:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:Generated_Source\PSoC5/core_cm3.h ****  */
1524:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:Generated_Source\PSoC5/core_cm3.h **** {
1526:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1527:Generated_Source\PSoC5/core_cm3.h ****   {
1528:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:Generated_Source\PSoC5/core_cm3.h ****   }
1530:Generated_Source\PSoC5/core_cm3.h ****   else
1531:Generated_Source\PSoC5/core_cm3.h ****   {
1532:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1533:Generated_Source\PSoC5/core_cm3.h ****   }
1534:Generated_Source\PSoC5/core_cm3.h **** }
1535:Generated_Source\PSoC5/core_cm3.h **** 
1536:Generated_Source\PSoC5/core_cm3.h **** 
1537:Generated_Source\PSoC5/core_cm3.h **** /**
1538:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1539:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify an internal (core) interrupt.
1542:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1544:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:Generated_Source\PSoC5/core_cm3.h ****  */
1546:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:Generated_Source\PSoC5/core_cm3.h **** {
1548:Generated_Source\PSoC5/core_cm3.h **** 
1549:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:Generated_Source\PSoC5/core_cm3.h ****   {
1551:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:Generated_Source\PSoC5/core_cm3.h ****   }
1553:Generated_Source\PSoC5/core_cm3.h ****   else
1554:Generated_Source\PSoC5/core_cm3.h ****   {
1555:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1556:Generated_Source\PSoC5/core_cm3.h ****   }
1557:Generated_Source\PSoC5/core_cm3.h **** }
1558:Generated_Source\PSoC5/core_cm3.h **** 
1559:Generated_Source\PSoC5/core_cm3.h **** 
1560:Generated_Source\PSoC5/core_cm3.h **** /**
1561:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1562:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1563:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:Generated_Source\PSoC5/core_cm3.h ****  */
1571:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:Generated_Source\PSoC5/core_cm3.h **** {
1573:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1574:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1576:Generated_Source\PSoC5/core_cm3.h **** 
1577:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 33


1578:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1579:Generated_Source\PSoC5/core_cm3.h **** 
1580:Generated_Source\PSoC5/core_cm3.h ****   return (
1581:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1582:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1583:Generated_Source\PSoC5/core_cm3.h ****          );
1584:Generated_Source\PSoC5/core_cm3.h **** }
1585:Generated_Source\PSoC5/core_cm3.h **** 
1586:Generated_Source\PSoC5/core_cm3.h **** 
1587:Generated_Source\PSoC5/core_cm3.h **** /**
1588:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1589:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1591:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:Generated_Source\PSoC5/core_cm3.h ****  */
1598:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:Generated_Source\PSoC5/core_cm3.h **** {
1600:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:Generated_Source\PSoC5/core_cm3.h **** 
1607:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:Generated_Source\PSoC5/core_cm3.h **** }
1610:Generated_Source\PSoC5/core_cm3.h **** 
1611:Generated_Source\PSoC5/core_cm3.h **** 
1612:Generated_Source\PSoC5/core_cm3.h **** /**
1613:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1614:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:Generated_Source\PSoC5/core_cm3.h ****  */
1616:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:Generated_Source\PSoC5/core_cm3.h **** {
1618:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1619:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1620:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1622:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1623:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1624:Generated_Source\PSoC5/core_cm3.h **** 
1625:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1626:Generated_Source\PSoC5/core_cm3.h ****   {
1627:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1628:Generated_Source\PSoC5/core_cm3.h ****   }
1629:Generated_Source\PSoC5/core_cm3.h **** }
1630:Generated_Source\PSoC5/core_cm3.h **** 
1631:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1632:Generated_Source\PSoC5/core_cm3.h **** 
1633:Generated_Source\PSoC5/core_cm3.h **** 
1634:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 34


1635:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1636:Generated_Source\PSoC5/core_cm3.h **** /**
1637:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1639:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1640:Generated_Source\PSoC5/core_cm3.h ****   @{
1641:Generated_Source\PSoC5/core_cm3.h ****  */
1642:Generated_Source\PSoC5/core_cm3.h **** 
1643:Generated_Source\PSoC5/core_cm3.h **** #if (__Vendor_SysTickConfig == 0U)
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h **** /**
1646:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1647:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1648:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1649:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1650:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1651:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1652:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1653:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1654:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1655:Generated_Source\PSoC5/core_cm3.h ****  */
1656:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1657:Generated_Source\PSoC5/core_cm3.h **** {
1658:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1659:Generated_Source\PSoC5/core_cm3.h ****   {
1660:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1661:Generated_Source\PSoC5/core_cm3.h ****   }
1662:Generated_Source\PSoC5/core_cm3.h **** 
1663:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 178              		.loc 2 1663 0
 179 000a 0A4B     		ldr	r3, .L16+4
 180 000c 40F65F12 		movw	r2, #2399
 181 0010 5A60     		str	r2, [r3, #4]
 182              	.LVL17:
 183              	.LBB10:
 184              	.LBB11:
1528:Generated_Source\PSoC5/core_cm3.h ****   }
 185              		.loc 2 1528 0
 186 0012 E021     		movs	r1, #224
 187 0014 084A     		ldr	r2, .L16+8
 188 0016 82F82310 		strb	r1, [r2, #35]
 189              	.LBE11:
 190              	.LBE10:
1664:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1665:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 191              		.loc 2 1665 0
 192 001a 0022     		movs	r2, #0
 193 001c 9A60     		str	r2, [r3, #8]
1666:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 194              		.loc 2 1666 0
 195 001e 0722     		movs	r2, #7
 196 0020 1A60     		str	r2, [r3]
 197              	.LBE9:
 198              	.LBE8:
  71:ZumoLibrary/Ultra.c ****     SysTick_Config(NUMBER_OF_TICKS);                    // Enable Systick Timer
  72:ZumoLibrary/Ultra.c ****     ultra_isr_StartEx(ultra_isr_handler);               // Start ultra sonic interrupt
 199              		.loc 1 72 0
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 35


 200 0022 0648     		ldr	r0, .L16+12
 201 0024 FFF7FEFF 		bl	ultra_isr_StartEx
 202              	.LVL18:
  73:ZumoLibrary/Ultra.c ****     Timer_Start();                                      // Start Timer
 203              		.loc 1 73 0
 204 0028 FFF7FEFF 		bl	Timer_Start
 205              	.LVL19:
 206 002c 08BD     		pop	{r3, pc}
 207              	.L17:
 208 002e 00BF     		.align	2
 209              	.L16:
 210 0030 00000000 		.word	SYS_ISR
 211 0034 10E000E0 		.word	-536813552
 212 0038 00ED00E0 		.word	-536810240
 213 003c 00000000 		.word	ultra_isr_handler
 214              		.cfi_endproc
 215              	.LFE65:
 216              		.size	Ultra_Start, .-Ultra_Start
 217              		.section	.text.Ultra_GetDistance,"ax",%progbits
 218              		.align	2
 219              		.global	Ultra_GetDistance
 220              		.thumb
 221              		.thumb_func
 222              		.type	Ultra_GetDistance, %function
 223              	Ultra_GetDistance:
 224              	.LFB66:
  74:ZumoLibrary/Ultra.c **** }
  75:ZumoLibrary/Ultra.c **** 
  76:ZumoLibrary/Ultra.c **** float Ultra_GetDistance(void)
  77:ZumoLibrary/Ultra.c **** {
 225              		.loc 1 77 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
  78:ZumoLibrary/Ultra.c ****     return cent;       
 230              		.loc 1 78 0
 231 0000 014B     		ldr	r3, .L19
 232 0002 9868     		ldr	r0, [r3, #8]	@ float
  79:ZumoLibrary/Ultra.c **** }    
 233              		.loc 1 79 0
 234 0004 7047     		bx	lr
 235              	.L20:
 236 0006 00BF     		.align	2
 237              	.L19:
 238 0008 00000000 		.word	.LANCHOR0
 239              		.cfi_endproc
 240              	.LFE66:
 241              		.size	Ultra_GetDistance, .-Ultra_GetDistance
 242              		.bss
 243              		.align	2
 244              		.set	.LANCHOR0,. + 0
 245              		.type	cnt.7107, %object
 246              		.size	cnt.7107, 4
 247              	cnt.7107:
 248 0000 00000000 		.space	4
 249              		.type	distance, %object
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 36


 250              		.size	distance, 4
 251              	distance:
 252 0004 00000000 		.space	4
 253              		.type	cent, %object
 254              		.size	cent, 4
 255              	cent:
 256 0008 00000000 		.space	4
 257              		.text
 258              	.Letext0:
 259              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.0\\psoc creator\\import\\gnu\\arm\\4.9.
 260              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.0\\psoc creator\\import\\gnu\\arm\\4.9.
 261              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 262              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 263              		.file 7 "Generated_Source\\PSoC5/Timer.h"
 264              		.file 8 "Generated_Source\\PSoC5/Echo.h"
 265              		.file 9 "Generated_Source\\PSoC5/Trig.h"
 266              		.file 10 "Generated_Source\\PSoC5/CyLib.h"
 267              		.file 11 "Generated_Source\\PSoC5/ultra_isr.h"
 268              		.section	.debug_info,"",%progbits
 269              	.Ldebug_info0:
 270 0000 C0060000 		.4byte	0x6c0
 271 0004 0400     		.2byte	0x4
 272 0006 00000000 		.4byte	.Ldebug_abbrev0
 273 000a 04       		.byte	0x4
 274 000b 01       		.uleb128 0x1
 275 000c DC020000 		.4byte	.LASF81
 276 0010 01       		.byte	0x1
 277 0011 F4000000 		.4byte	.LASF82
 278 0015 14000000 		.4byte	.LASF83
 279 0019 00000000 		.4byte	.Ldebug_ranges0+0
 280 001d 00000000 		.4byte	0
 281 0021 00000000 		.4byte	.Ldebug_line0
 282 0025 02       		.uleb128 0x2
 283 0026 01       		.byte	0x1
 284 0027 06       		.byte	0x6
 285 0028 27020000 		.4byte	.LASF0
 286 002c 03       		.uleb128 0x3
 287 002d BB010000 		.4byte	.LASF3
 288 0031 03       		.byte	0x3
 289 0032 1D       		.byte	0x1d
 290 0033 37000000 		.4byte	0x37
 291 0037 02       		.uleb128 0x2
 292 0038 01       		.byte	0x1
 293 0039 08       		.byte	0x8
 294 003a DC010000 		.4byte	.LASF1
 295 003e 02       		.uleb128 0x2
 296 003f 02       		.byte	0x2
 297 0040 05       		.byte	0x5
 298 0041 7E000000 		.4byte	.LASF2
 299 0045 03       		.uleb128 0x3
 300 0046 CA000000 		.4byte	.LASF4
 301 004a 03       		.byte	0x3
 302 004b 2B       		.byte	0x2b
 303 004c 50000000 		.4byte	0x50
 304 0050 02       		.uleb128 0x2
 305 0051 02       		.byte	0x2
 306 0052 07       		.byte	0x7
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 37


 307 0053 BB020000 		.4byte	.LASF5
 308 0057 03       		.uleb128 0x3
 309 0058 2F040000 		.4byte	.LASF6
 310 005c 03       		.byte	0x3
 311 005d 3F       		.byte	0x3f
 312 005e 62000000 		.4byte	0x62
 313 0062 02       		.uleb128 0x2
 314 0063 04       		.byte	0x4
 315 0064 05       		.byte	0x5
 316 0065 B2010000 		.4byte	.LASF7
 317 0069 03       		.uleb128 0x3
 318 006a 10040000 		.4byte	.LASF8
 319 006e 03       		.byte	0x3
 320 006f 41       		.byte	0x41
 321 0070 74000000 		.4byte	0x74
 322 0074 02       		.uleb128 0x2
 323 0075 04       		.byte	0x4
 324 0076 07       		.byte	0x7
 325 0077 E3030000 		.4byte	.LASF9
 326 007b 02       		.uleb128 0x2
 327 007c 08       		.byte	0x8
 328 007d 05       		.byte	0x5
 329 007e 7C010000 		.4byte	.LASF10
 330 0082 02       		.uleb128 0x2
 331 0083 08       		.byte	0x8
 332 0084 07       		.byte	0x7
 333 0085 3B020000 		.4byte	.LASF11
 334 0089 04       		.uleb128 0x4
 335 008a 04       		.byte	0x4
 336 008b 05       		.byte	0x5
 337 008c 696E7400 		.ascii	"int\000"
 338 0090 02       		.uleb128 0x2
 339 0091 04       		.byte	0x4
 340 0092 07       		.byte	0x7
 341 0093 5B020000 		.4byte	.LASF12
 342 0097 03       		.uleb128 0x3
 343 0098 08010000 		.4byte	.LASF13
 344 009c 04       		.byte	0x4
 345 009d 15       		.byte	0x15
 346 009e 2C000000 		.4byte	0x2c
 347 00a2 03       		.uleb128 0x3
 348 00a3 68020000 		.4byte	.LASF14
 349 00a7 04       		.byte	0x4
 350 00a8 21       		.byte	0x21
 351 00a9 45000000 		.4byte	0x45
 352 00ad 03       		.uleb128 0x3
 353 00ae 33020000 		.4byte	.LASF15
 354 00b2 04       		.byte	0x4
 355 00b3 2C       		.byte	0x2c
 356 00b4 57000000 		.4byte	0x57
 357 00b8 03       		.uleb128 0x3
 358 00b9 52020000 		.4byte	.LASF16
 359 00bd 04       		.byte	0x4
 360 00be 2D       		.byte	0x2d
 361 00bf 69000000 		.4byte	0x69
 362 00c3 05       		.uleb128 0x5
 363 00c4 29010000 		.4byte	.LASF17
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 38


 364 00c8 05       		.byte	0x5
 365 00c9 9201     		.2byte	0x192
 366 00cb 37000000 		.4byte	0x37
 367 00cf 05       		.uleb128 0x5
 368 00d0 ED000000 		.4byte	.LASF18
 369 00d4 05       		.byte	0x5
 370 00d5 9301     		.2byte	0x193
 371 00d7 50000000 		.4byte	0x50
 372 00db 02       		.uleb128 0x2
 373 00dc 04       		.byte	0x4
 374 00dd 04       		.byte	0x4
 375 00de 68010000 		.4byte	.LASF19
 376 00e2 02       		.uleb128 0x2
 377 00e3 08       		.byte	0x8
 378 00e4 04       		.byte	0x4
 379 00e5 44040000 		.4byte	.LASF20
 380 00e9 02       		.uleb128 0x2
 381 00ea 01       		.byte	0x1
 382 00eb 08       		.byte	0x8
 383 00ec CE020000 		.4byte	.LASF21
 384 00f0 05       		.uleb128 0x5
 385 00f1 01020000 		.4byte	.LASF22
 386 00f5 05       		.byte	0x5
 387 00f6 4E02     		.2byte	0x24e
 388 00f8 FC000000 		.4byte	0xfc
 389 00fc 06       		.uleb128 0x6
 390 00fd 04       		.byte	0x4
 391 00fe 02010000 		.4byte	0x102
 392 0102 07       		.uleb128 0x7
 393 0103 02       		.uleb128 0x2
 394 0104 04       		.byte	0x4
 395 0105 07       		.byte	0x7
 396 0106 88000000 		.4byte	.LASF23
 397 010a 08       		.uleb128 0x8
 398 010b B2000000 		.4byte	.LASF66
 399 010f 01       		.byte	0x1
 400 0110 06       		.byte	0x6
 401 0111 17       		.byte	0x17
 402 0112 4D010000 		.4byte	0x14d
 403 0116 09       		.uleb128 0x9
 404 0117 1B040000 		.4byte	.LASF24
 405 011b 72       		.sleb128 -14
 406 011c 09       		.uleb128 0x9
 407 011d A3000000 		.4byte	.LASF25
 408 0121 73       		.sleb128 -13
 409 0122 09       		.uleb128 0x9
 410 0123 F5030000 		.4byte	.LASF26
 411 0127 74       		.sleb128 -12
 412 0128 09       		.uleb128 0x9
 413 0129 77020000 		.4byte	.LASF27
 414 012d 75       		.sleb128 -11
 415 012e 09       		.uleb128 0x9
 416 012f 34010000 		.4byte	.LASF28
 417 0133 76       		.sleb128 -10
 418 0134 09       		.uleb128 0x9
 419 0135 9D020000 		.4byte	.LASF29
 420 0139 7B       		.sleb128 -5
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 39


 421 013a 09       		.uleb128 0x9
 422 013b 91000000 		.4byte	.LASF30
 423 013f 7C       		.sleb128 -4
 424 0140 09       		.uleb128 0x9
 425 0141 9A010000 		.4byte	.LASF31
 426 0145 7E       		.sleb128 -2
 427 0146 09       		.uleb128 0x9
 428 0147 71000000 		.4byte	.LASF32
 429 014b 7F       		.sleb128 -1
 430 014c 00       		.byte	0
 431 014d 03       		.uleb128 0x3
 432 014e 0E020000 		.4byte	.LASF33
 433 0152 06       		.byte	0x6
 434 0153 25       		.byte	0x25
 435 0154 0A010000 		.4byte	0x10a
 436 0158 0A       		.uleb128 0xa
 437 0159 040E     		.2byte	0xe04
 438 015b 02       		.byte	0x2
 439 015c 7F01     		.2byte	0x17f
 440 015e 14020000 		.4byte	0x214
 441 0162 0B       		.uleb128 0xb
 442 0163 AE030000 		.4byte	.LASF34
 443 0167 02       		.byte	0x2
 444 0168 8101     		.2byte	0x181
 445 016a 24020000 		.4byte	0x224
 446 016e 00       		.byte	0
 447 016f 0B       		.uleb128 0xb
 448 0170 95030000 		.4byte	.LASF35
 449 0174 02       		.byte	0x2
 450 0175 8201     		.2byte	0x182
 451 0177 29020000 		.4byte	0x229
 452 017b 20       		.byte	0x20
 453 017c 0B       		.uleb128 0xb
 454 017d 0B040000 		.4byte	.LASF36
 455 0181 02       		.byte	0x2
 456 0182 8301     		.2byte	0x183
 457 0184 39020000 		.4byte	0x239
 458 0188 80       		.byte	0x80
 459 0189 0B       		.uleb128 0xb
 460 018a 73010000 		.4byte	.LASF37
 461 018e 02       		.byte	0x2
 462 018f 8401     		.2byte	0x184
 463 0191 29020000 		.4byte	0x229
 464 0195 A0       		.byte	0xa0
 465 0196 0C       		.uleb128 0xc
 466 0197 8B030000 		.4byte	.LASF38
 467 019b 02       		.byte	0x2
 468 019c 8501     		.2byte	0x185
 469 019e 3E020000 		.4byte	0x23e
 470 01a2 0001     		.2byte	0x100
 471 01a4 0C       		.uleb128 0xc
 472 01a5 B3030000 		.4byte	.LASF39
 473 01a9 02       		.byte	0x2
 474 01aa 8601     		.2byte	0x186
 475 01ac 29020000 		.4byte	0x229
 476 01b0 2001     		.2byte	0x120
 477 01b2 0C       		.uleb128 0xc
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 40


 478 01b3 22020000 		.4byte	.LASF40
 479 01b7 02       		.byte	0x2
 480 01b8 8701     		.2byte	0x187
 481 01ba 43020000 		.4byte	0x243
 482 01be 8001     		.2byte	0x180
 483 01c0 0C       		.uleb128 0xc
 484 01c1 BD030000 		.4byte	.LASF41
 485 01c5 02       		.byte	0x2
 486 01c6 8801     		.2byte	0x188
 487 01c8 29020000 		.4byte	0x229
 488 01cc A001     		.2byte	0x1a0
 489 01ce 0C       		.uleb128 0xc
 490 01cf 0F000000 		.4byte	.LASF42
 491 01d3 02       		.byte	0x2
 492 01d4 8901     		.2byte	0x189
 493 01d6 48020000 		.4byte	0x248
 494 01da 0002     		.2byte	0x200
 495 01dc 0C       		.uleb128 0xc
 496 01dd C7030000 		.4byte	.LASF43
 497 01e1 02       		.byte	0x2
 498 01e2 8A01     		.2byte	0x18a
 499 01e4 4D020000 		.4byte	0x24d
 500 01e8 2002     		.2byte	0x220
 501 01ea 0D       		.uleb128 0xd
 502 01eb 495000   		.ascii	"IP\000"
 503 01ee 02       		.byte	0x2
 504 01ef 8B01     		.2byte	0x18b
 505 01f1 6D020000 		.4byte	0x26d
 506 01f5 0003     		.2byte	0x300
 507 01f7 0C       		.uleb128 0xc
 508 01f8 1F010000 		.4byte	.LASF44
 509 01fc 02       		.byte	0x2
 510 01fd 8C01     		.2byte	0x18c
 511 01ff 72020000 		.4byte	0x272
 512 0203 F003     		.2byte	0x3f0
 513 0205 0C       		.uleb128 0xc
 514 0206 2F010000 		.4byte	.LASF45
 515 020a 02       		.byte	0x2
 516 020b 8D01     		.2byte	0x18d
 517 020d 83020000 		.4byte	0x283
 518 0211 000E     		.2byte	0xe00
 519 0213 00       		.byte	0
 520 0214 0E       		.uleb128 0xe
 521 0215 B8000000 		.4byte	0xb8
 522 0219 24020000 		.4byte	0x224
 523 021d 0F       		.uleb128 0xf
 524 021e 03010000 		.4byte	0x103
 525 0222 07       		.byte	0x7
 526 0223 00       		.byte	0
 527 0224 10       		.uleb128 0x10
 528 0225 14020000 		.4byte	0x214
 529 0229 0E       		.uleb128 0xe
 530 022a B8000000 		.4byte	0xb8
 531 022e 39020000 		.4byte	0x239
 532 0232 0F       		.uleb128 0xf
 533 0233 03010000 		.4byte	0x103
 534 0237 17       		.byte	0x17
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 41


 535 0238 00       		.byte	0
 536 0239 10       		.uleb128 0x10
 537 023a 14020000 		.4byte	0x214
 538 023e 10       		.uleb128 0x10
 539 023f 14020000 		.4byte	0x214
 540 0243 10       		.uleb128 0x10
 541 0244 14020000 		.4byte	0x214
 542 0248 10       		.uleb128 0x10
 543 0249 14020000 		.4byte	0x214
 544 024d 0E       		.uleb128 0xe
 545 024e B8000000 		.4byte	0xb8
 546 0252 5D020000 		.4byte	0x25d
 547 0256 0F       		.uleb128 0xf
 548 0257 03010000 		.4byte	0x103
 549 025b 37       		.byte	0x37
 550 025c 00       		.byte	0
 551 025d 0E       		.uleb128 0xe
 552 025e 97000000 		.4byte	0x97
 553 0262 6D020000 		.4byte	0x26d
 554 0266 0F       		.uleb128 0xf
 555 0267 03010000 		.4byte	0x103
 556 026b EF       		.byte	0xef
 557 026c 00       		.byte	0
 558 026d 10       		.uleb128 0x10
 559 026e 5D020000 		.4byte	0x25d
 560 0272 0E       		.uleb128 0xe
 561 0273 B8000000 		.4byte	0xb8
 562 0277 83020000 		.4byte	0x283
 563 027b 11       		.uleb128 0x11
 564 027c 03010000 		.4byte	0x103
 565 0280 8302     		.2byte	0x283
 566 0282 00       		.byte	0
 567 0283 10       		.uleb128 0x10
 568 0284 B8000000 		.4byte	0xb8
 569 0288 05       		.uleb128 0x5
 570 0289 18020000 		.4byte	.LASF46
 571 028d 02       		.byte	0x2
 572 028e 8E01     		.2byte	0x18e
 573 0290 58010000 		.4byte	0x158
 574 0294 12       		.uleb128 0x12
 575 0295 8C       		.byte	0x8c
 576 0296 02       		.byte	0x2
 577 0297 A101     		.2byte	0x1a1
 578 0299 AF030000 		.4byte	0x3af
 579 029d 0B       		.uleb128 0xb
 580 029e 3E040000 		.4byte	.LASF47
 581 02a2 02       		.byte	0x2
 582 02a3 A301     		.2byte	0x1a3
 583 02a5 AF030000 		.4byte	0x3af
 584 02a9 00       		.byte	0
 585 02aa 0B       		.uleb128 0xb
 586 02ab 6E010000 		.4byte	.LASF48
 587 02af 02       		.byte	0x2
 588 02b0 A401     		.2byte	0x1a4
 589 02b2 83020000 		.4byte	0x283
 590 02b6 04       		.byte	0x4
 591 02b7 0B       		.uleb128 0xb
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 42


 592 02b8 90010000 		.4byte	.LASF49
 593 02bc 02       		.byte	0x2
 594 02bd A501     		.2byte	0x1a5
 595 02bf 83020000 		.4byte	0x283
 596 02c3 08       		.byte	0x8
 597 02c4 0B       		.uleb128 0xb
 598 02c5 FB010000 		.4byte	.LASF50
 599 02c9 02       		.byte	0x2
 600 02ca A601     		.2byte	0x1a6
 601 02cc 83020000 		.4byte	0x283
 602 02d0 0C       		.byte	0xc
 603 02d1 13       		.uleb128 0x13
 604 02d2 53435200 		.ascii	"SCR\000"
 605 02d6 02       		.byte	0x2
 606 02d7 A701     		.2byte	0x1a7
 607 02d9 83020000 		.4byte	0x283
 608 02dd 10       		.byte	0x10
 609 02de 13       		.uleb128 0x13
 610 02df 43435200 		.ascii	"CCR\000"
 611 02e3 02       		.byte	0x2
 612 02e4 A801     		.2byte	0x1a8
 613 02e6 83020000 		.4byte	0x283
 614 02ea 14       		.byte	0x14
 615 02eb 13       		.uleb128 0x13
 616 02ec 53485000 		.ascii	"SHP\000"
 617 02f0 02       		.byte	0x2
 618 02f1 A901     		.2byte	0x1a9
 619 02f3 C4030000 		.4byte	0x3c4
 620 02f7 18       		.byte	0x18
 621 02f8 0B       		.uleb128 0xb
 622 02f9 71020000 		.4byte	.LASF51
 623 02fd 02       		.byte	0x2
 624 02fe AA01     		.2byte	0x1aa
 625 0300 83020000 		.4byte	0x283
 626 0304 24       		.byte	0x24
 627 0305 0B       		.uleb128 0xb
 628 0306 C5010000 		.4byte	.LASF52
 629 030a 02       		.byte	0x2
 630 030b AB01     		.2byte	0x1ab
 631 030d 83020000 		.4byte	0x283
 632 0311 28       		.byte	0x28
 633 0312 0B       		.uleb128 0xb
 634 0313 9F030000 		.4byte	.LASF53
 635 0317 02       		.byte	0x2
 636 0318 AC01     		.2byte	0x1ac
 637 031a 83020000 		.4byte	0x283
 638 031e 2C       		.byte	0x2c
 639 031f 0B       		.uleb128 0xb
 640 0320 90030000 		.4byte	.LASF54
 641 0324 02       		.byte	0x2
 642 0325 AD01     		.2byte	0x1ad
 643 0327 83020000 		.4byte	0x283
 644 032b 30       		.byte	0x30
 645 032c 0B       		.uleb128 0xb
 646 032d 97020000 		.4byte	.LASF55
 647 0331 02       		.byte	0x2
 648 0332 AE01     		.2byte	0x1ae
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 43


 649 0334 83020000 		.4byte	0x283
 650 0338 34       		.byte	0x34
 651 0339 0B       		.uleb128 0xb
 652 033a 95010000 		.4byte	.LASF56
 653 033e 02       		.byte	0x2
 654 033f AF01     		.2byte	0x1af
 655 0341 83020000 		.4byte	0x283
 656 0345 38       		.byte	0x38
 657 0346 0B       		.uleb128 0xb
 658 0347 A4030000 		.4byte	.LASF57
 659 034b 02       		.byte	0x2
 660 034c B001     		.2byte	0x1b0
 661 034e 83020000 		.4byte	0x283
 662 0352 3C       		.byte	0x3c
 663 0353 13       		.uleb128 0x13
 664 0354 50465200 		.ascii	"PFR\000"
 665 0358 02       		.byte	0x2
 666 0359 B101     		.2byte	0x1b1
 667 035b D9030000 		.4byte	0x3d9
 668 035f 40       		.byte	0x40
 669 0360 13       		.uleb128 0x13
 670 0361 44465200 		.ascii	"DFR\000"
 671 0365 02       		.byte	0x2
 672 0366 B201     		.2byte	0x1b2
 673 0368 AF030000 		.4byte	0x3af
 674 036c 48       		.byte	0x48
 675 036d 13       		.uleb128 0x13
 676 036e 41445200 		.ascii	"ADR\000"
 677 0372 02       		.byte	0x2
 678 0373 B301     		.2byte	0x1b3
 679 0375 AF030000 		.4byte	0x3af
 680 0379 4C       		.byte	0x4c
 681 037a 0B       		.uleb128 0xb
 682 037b A9030000 		.4byte	.LASF58
 683 037f 02       		.byte	0x2
 684 0380 B401     		.2byte	0x1b4
 685 0382 F3030000 		.4byte	0x3f3
 686 0386 50       		.byte	0x50
 687 0387 0B       		.uleb128 0xb
 688 0388 86030000 		.4byte	.LASF59
 689 038c 02       		.byte	0x2
 690 038d B501     		.2byte	0x1b5
 691 038f 0D040000 		.4byte	0x40d
 692 0393 60       		.byte	0x60
 693 0394 0B       		.uleb128 0xb
 694 0395 95030000 		.4byte	.LASF35
 695 0399 02       		.byte	0x2
 696 039a B601     		.2byte	0x1b6
 697 039c FD030000 		.4byte	0x3fd
 698 03a0 74       		.byte	0x74
 699 03a1 0B       		.uleb128 0xb
 700 03a2 58040000 		.4byte	.LASF60
 701 03a6 02       		.byte	0x2
 702 03a7 B701     		.2byte	0x1b7
 703 03a9 83020000 		.4byte	0x283
 704 03ad 88       		.byte	0x88
 705 03ae 00       		.byte	0
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 44


 706 03af 14       		.uleb128 0x14
 707 03b0 83020000 		.4byte	0x283
 708 03b4 0E       		.uleb128 0xe
 709 03b5 97000000 		.4byte	0x97
 710 03b9 C4030000 		.4byte	0x3c4
 711 03bd 0F       		.uleb128 0xf
 712 03be 03010000 		.4byte	0x103
 713 03c2 0B       		.byte	0xb
 714 03c3 00       		.byte	0
 715 03c4 10       		.uleb128 0x10
 716 03c5 B4030000 		.4byte	0x3b4
 717 03c9 0E       		.uleb128 0xe
 718 03ca B8000000 		.4byte	0xb8
 719 03ce D9030000 		.4byte	0x3d9
 720 03d2 0F       		.uleb128 0xf
 721 03d3 03010000 		.4byte	0x103
 722 03d7 01       		.byte	0x1
 723 03d8 00       		.byte	0
 724 03d9 14       		.uleb128 0x14
 725 03da DE030000 		.4byte	0x3de
 726 03de 10       		.uleb128 0x10
 727 03df C9030000 		.4byte	0x3c9
 728 03e3 0E       		.uleb128 0xe
 729 03e4 B8000000 		.4byte	0xb8
 730 03e8 F3030000 		.4byte	0x3f3
 731 03ec 0F       		.uleb128 0xf
 732 03ed 03010000 		.4byte	0x103
 733 03f1 03       		.byte	0x3
 734 03f2 00       		.byte	0
 735 03f3 14       		.uleb128 0x14
 736 03f4 F8030000 		.4byte	0x3f8
 737 03f8 10       		.uleb128 0x10
 738 03f9 E3030000 		.4byte	0x3e3
 739 03fd 0E       		.uleb128 0xe
 740 03fe B8000000 		.4byte	0xb8
 741 0402 0D040000 		.4byte	0x40d
 742 0406 0F       		.uleb128 0xf
 743 0407 03010000 		.4byte	0x103
 744 040b 04       		.byte	0x4
 745 040c 00       		.byte	0
 746 040d 14       		.uleb128 0x14
 747 040e 12040000 		.4byte	0x412
 748 0412 10       		.uleb128 0x10
 749 0413 FD030000 		.4byte	0x3fd
 750 0417 05       		.uleb128 0x5
 751 0418 00000000 		.4byte	.LASF61
 752 041c 02       		.byte	0x2
 753 041d B801     		.2byte	0x1b8
 754 041f 94020000 		.4byte	0x294
 755 0423 12       		.uleb128 0x12
 756 0424 10       		.byte	0x10
 757 0425 02       		.byte	0x2
 758 0426 AB02     		.2byte	0x2ab
 759 0428 61040000 		.4byte	0x461
 760 042c 0B       		.uleb128 0xb
 761 042d DD000000 		.4byte	.LASF62
 762 0431 02       		.byte	0x2
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 45


 763 0432 AD02     		.2byte	0x2ad
 764 0434 83020000 		.4byte	0x283
 765 0438 00       		.byte	0
 766 0439 0B       		.uleb128 0xb
 767 043a 39040000 		.4byte	.LASF63
 768 043e 02       		.byte	0x2
 769 043f AE02     		.2byte	0x2ae
 770 0441 83020000 		.4byte	0x283
 771 0445 04       		.byte	0x4
 772 0446 13       		.uleb128 0x13
 773 0447 56414C00 		.ascii	"VAL\000"
 774 044b 02       		.byte	0x2
 775 044c AF02     		.2byte	0x2af
 776 044e 83020000 		.4byte	0x283
 777 0452 08       		.byte	0x8
 778 0453 0B       		.uleb128 0xb
 779 0454 8A010000 		.4byte	.LASF64
 780 0458 02       		.byte	0x2
 781 0459 B002     		.2byte	0x2b0
 782 045b AF030000 		.4byte	0x3af
 783 045f 0C       		.byte	0xc
 784 0460 00       		.byte	0
 785 0461 05       		.uleb128 0x5
 786 0462 AE020000 		.4byte	.LASF65
 787 0466 02       		.byte	0x2
 788 0467 B102     		.2byte	0x2b1
 789 0469 23040000 		.4byte	0x423
 790 046d 15       		.uleb128 0x15
 791 046e 6A030000 		.4byte	.LASF84
 792 0472 02       		.byte	0x2
 793 0473 F405     		.2byte	0x5f4
 794 0475 03       		.byte	0x3
 795 0476 93040000 		.4byte	0x493
 796 047a 16       		.uleb128 0x16
 797 047b B2000000 		.4byte	.LASF66
 798 047f 02       		.byte	0x2
 799 0480 F405     		.2byte	0x5f4
 800 0482 4D010000 		.4byte	0x14d
 801 0486 16       		.uleb128 0x16
 802 0487 68000000 		.4byte	.LASF67
 803 048b 02       		.byte	0x2
 804 048c F405     		.2byte	0x5f4
 805 048e B8000000 		.4byte	0xb8
 806 0492 00       		.byte	0
 807 0493 17       		.uleb128 0x17
 808 0494 10010000 		.4byte	.LASF85
 809 0498 02       		.byte	0x2
 810 0499 7806     		.2byte	0x678
 811 049b B8000000 		.4byte	0xb8
 812 049f 03       		.byte	0x3
 813 04a0 B1040000 		.4byte	0x4b1
 814 04a4 16       		.uleb128 0x16
 815 04a5 09000000 		.4byte	.LASF68
 816 04a9 02       		.byte	0x2
 817 04aa 7806     		.2byte	0x678
 818 04ac B8000000 		.4byte	0xb8
 819 04b0 00       		.byte	0
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 46


 820 04b1 18       		.uleb128 0x18
 821 04b2 D5000000 		.4byte	.LASF69
 822 04b6 01       		.byte	0x1
 823 04b7 18       		.byte	0x18
 824 04b8 00000000 		.4byte	.LFB63
 825 04bc 38000000 		.4byte	.LFE63-.LFB63
 826 04c0 01       		.uleb128 0x1
 827 04c1 9C       		.byte	0x9c
 828 04c2 FA040000 		.4byte	0x4fa
 829 04c6 19       		.uleb128 0x19
 830 04c7 636E7400 		.ascii	"cnt\000"
 831 04cb 01       		.byte	0x1
 832 04cc 1A       		.byte	0x1a
 833 04cd 89000000 		.4byte	0x89
 834 04d1 05       		.uleb128 0x5
 835 04d2 03       		.byte	0x3
 836 04d3 00000000 		.4byte	cnt.7107
 837 04d7 1A       		.uleb128 0x1a
 838 04d8 14000000 		.4byte	.LVL0
 839 04dc 4B060000 		.4byte	0x64b
 840 04e0 EA040000 		.4byte	0x4ea
 841 04e4 1B       		.uleb128 0x1b
 842 04e5 01       		.uleb128 0x1
 843 04e6 50       		.byte	0x50
 844 04e7 01       		.uleb128 0x1
 845 04e8 31       		.byte	0x31
 846 04e9 00       		.byte	0
 847 04ea 1C       		.uleb128 0x1c
 848 04eb 20000000 		.4byte	.LVL1
 849 04ef 4B060000 		.4byte	0x64b
 850 04f3 1B       		.uleb128 0x1b
 851 04f4 01       		.uleb128 0x1
 852 04f5 50       		.byte	0x50
 853 04f6 01       		.uleb128 0x1
 854 04f7 30       		.byte	0x30
 855 04f8 00       		.byte	0
 856 04f9 00       		.byte	0
 857 04fa 1D       		.uleb128 0x1d
 858 04fb 85020000 		.4byte	.LASF70
 859 04ff 01       		.byte	0x1
 860 0500 2A       		.byte	0x2a
 861 0501 00000000 		.4byte	.LFB64
 862 0505 60000000 		.4byte	.LFE64-.LFB64
 863 0509 01       		.uleb128 0x1
 864 050a 9C       		.byte	0x9c
 865 050b 74050000 		.4byte	0x574
 866 050f 1E       		.uleb128 0x1e
 867 0510 A9020000 		.4byte	.LASF71
 868 0514 01       		.byte	0x1
 869 0515 2C       		.byte	0x2c
 870 0516 A2000000 		.4byte	0xa2
 871 051a 00000000 		.4byte	.LLST0
 872 051e 1F       		.uleb128 0x1f
 873 051f 06000000 		.4byte	.LVL3
 874 0523 5C060000 		.4byte	0x65c
 875 0527 1F       		.uleb128 0x1f
 876 0528 0A000000 		.4byte	.LVL4
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 47


 877 052c 63060000 		.4byte	0x663
 878 0530 1F       		.uleb128 0x1f
 879 0531 0E000000 		.4byte	.LVL5
 880 0535 6E060000 		.4byte	0x66e
 881 0539 1F       		.uleb128 0x1f
 882 053a 14000000 		.4byte	.LVL6
 883 053e 79060000 		.4byte	0x679
 884 0542 1A       		.uleb128 0x1a
 885 0543 44000000 		.4byte	.LVL12
 886 0547 84060000 		.4byte	0x684
 887 054b 56050000 		.4byte	0x556
 888 054f 1B       		.uleb128 0x1b
 889 0550 01       		.uleb128 0x1
 890 0551 50       		.byte	0x50
 891 0552 02       		.uleb128 0x2
 892 0553 09       		.byte	0x9
 893 0554 FF       		.byte	0xff
 894 0555 00       		.byte	0
 895 0556 1A       		.uleb128 0x1a
 896 0557 4E000000 		.4byte	.LVL14
 897 055b 84060000 		.4byte	0x684
 898 055f 6A050000 		.4byte	0x56a
 899 0563 1B       		.uleb128 0x1b
 900 0564 01       		.uleb128 0x1
 901 0565 50       		.byte	0x50
 902 0566 02       		.uleb128 0x2
 903 0567 09       		.byte	0x9
 904 0568 FF       		.byte	0xff
 905 0569 00       		.byte	0
 906 056a 1F       		.uleb128 0x1f
 907 056b 52000000 		.4byte	.LVL15
 908 056f 95060000 		.4byte	0x695
 909 0573 00       		.byte	0
 910 0574 20       		.uleb128 0x20
 911 0575 EF010000 		.4byte	.LASF86
 912 0579 01       		.byte	0x1
 913 057a 44       		.byte	0x44
 914 057b 00000000 		.4byte	.LFB65
 915 057f 40000000 		.4byte	.LFE65-.LFB65
 916 0583 01       		.uleb128 0x1
 917 0584 9C       		.byte	0x9c
 918 0585 FE050000 		.4byte	0x5fe
 919 0589 21       		.uleb128 0x21
 920 058a 93040000 		.4byte	0x493
 921 058e 0A000000 		.4byte	.LBB8
 922 0592 18000000 		.4byte	.LBE8-.LBB8
 923 0596 01       		.byte	0x1
 924 0597 47       		.byte	0x47
 925 0598 C1050000 		.4byte	0x5c1
 926 059c 22       		.uleb128 0x22
 927 059d A4040000 		.4byte	0x4a4
 928 05a1 6009     		.2byte	0x960
 929 05a3 23       		.uleb128 0x23
 930 05a4 6D040000 		.4byte	0x46d
 931 05a8 12000000 		.4byte	.LBB10
 932 05ac 08000000 		.4byte	.LBE10-.LBB10
 933 05b0 02       		.byte	0x2
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 48


 934 05b1 8006     		.2byte	0x680
 935 05b3 24       		.uleb128 0x24
 936 05b4 86040000 		.4byte	0x486
 937 05b8 07       		.byte	0x7
 938 05b9 25       		.uleb128 0x25
 939 05ba 7A040000 		.4byte	0x47a
 940 05be 7F       		.sleb128 -1
 941 05bf 00       		.byte	0
 942 05c0 00       		.byte	0
 943 05c1 1A       		.uleb128 0x1a
 944 05c2 0A000000 		.4byte	.LVL16
 945 05c6 9C060000 		.4byte	0x69c
 946 05ca DD050000 		.4byte	0x5dd
 947 05ce 1B       		.uleb128 0x1b
 948 05cf 01       		.uleb128 0x1
 949 05d0 51       		.byte	0x51
 950 05d1 05       		.uleb128 0x5
 951 05d2 03       		.byte	0x3
 952 05d3 00000000 		.4byte	SYS_ISR
 953 05d7 1B       		.uleb128 0x1b
 954 05d8 01       		.uleb128 0x1
 955 05d9 50       		.byte	0x50
 956 05da 01       		.uleb128 0x1
 957 05db 3F       		.byte	0x3f
 958 05dc 00       		.byte	0
 959 05dd 1A       		.uleb128 0x1a
 960 05de 28000000 		.4byte	.LVL18
 961 05e2 B6060000 		.4byte	0x6b6
 962 05e6 F4050000 		.4byte	0x5f4
 963 05ea 1B       		.uleb128 0x1b
 964 05eb 01       		.uleb128 0x1
 965 05ec 50       		.byte	0x50
 966 05ed 05       		.uleb128 0x5
 967 05ee 03       		.byte	0x3
 968 05ef 00000000 		.4byte	ultra_isr_handler
 969 05f3 00       		.byte	0
 970 05f4 1F       		.uleb128 0x1f
 971 05f5 2C000000 		.4byte	.LVL19
 972 05f9 95060000 		.4byte	0x695
 973 05fd 00       		.byte	0
 974 05fe 26       		.uleb128 0x26
 975 05ff 56010000 		.4byte	.LASF87
 976 0603 01       		.byte	0x1
 977 0604 4C       		.byte	0x4c
 978 0605 DB000000 		.4byte	0xdb
 979 0609 00000000 		.4byte	.LFB66
 980 060d 0C000000 		.4byte	.LFE66-.LFB66
 981 0611 01       		.uleb128 0x1
 982 0612 9C       		.byte	0x9c
 983 0613 27       		.uleb128 0x27
 984 0614 D3020000 		.4byte	.LASF72
 985 0618 01       		.byte	0x1
 986 0619 10       		.byte	0x10
 987 061a 24060000 		.4byte	0x624
 988 061e 05       		.uleb128 0x5
 989 061f 03       		.byte	0x3
 990 0620 04000000 		.4byte	distance
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 49


 991 0624 10       		.uleb128 0x10
 992 0625 DB000000 		.4byte	0xdb
 993 0629 27       		.uleb128 0x27
 994 062a EA010000 		.4byte	.LASF73
 995 062e 01       		.byte	0x1
 996 062f 11       		.byte	0x11
 997 0630 24060000 		.4byte	0x624
 998 0634 05       		.uleb128 0x5
 999 0635 03       		.byte	0x3
 1000 0636 08000000 		.4byte	cent
 1001 063a 28       		.uleb128 0x28
 1002 063b 4B040000 		.4byte	.LASF88
 1003 063f 02       		.byte	0x2
 1004 0640 9606     		.2byte	0x696
 1005 0642 46060000 		.4byte	0x646
 1006 0646 10       		.uleb128 0x10
 1007 0647 AD000000 		.4byte	0xad
 1008 064b 29       		.uleb128 0x29
 1009 064c 7B030000 		.4byte	.LASF77
 1010 0650 09       		.byte	0x9
 1011 0651 26       		.byte	0x26
 1012 0652 5C060000 		.4byte	0x65c
 1013 0656 2A       		.uleb128 0x2a
 1014 0657 C3000000 		.4byte	0xc3
 1015 065b 00       		.byte	0
 1016 065c 2B       		.uleb128 0x2b
 1017 065d E2000000 		.4byte	.LASF79
 1018 0661 07       		.byte	0x7
 1019 0662 5B       		.byte	0x5b
 1020 0663 2C       		.uleb128 0x2c
 1021 0664 4F000000 		.4byte	.LASF74
 1022 0668 07       		.byte	0x7
 1023 0669 5E       		.byte	0x5e
 1024 066a C3000000 		.4byte	0xc3
 1025 066e 2C       		.uleb128 0x2c
 1026 066f 5E040000 		.4byte	.LASF75
 1027 0673 08       		.byte	0x8
 1028 0674 29       		.byte	0x29
 1029 0675 C3000000 		.4byte	0xc3
 1030 0679 2C       		.uleb128 0x2c
 1031 067a D1030000 		.4byte	.LASF76
 1032 067e 07       		.byte	0x7
 1033 067f 69       		.byte	0x69
 1034 0680 CF000000 		.4byte	0xcf
 1035 0684 29       		.uleb128 0x29
 1036 0685 B7000000 		.4byte	.LASF78
 1037 0689 07       		.byte	0x7
 1038 068a 6A       		.byte	0x6a
 1039 068b 95060000 		.4byte	0x695
 1040 068f 2A       		.uleb128 0x2a
 1041 0690 CF000000 		.4byte	0xcf
 1042 0694 00       		.byte	0
 1043 0695 2B       		.uleb128 0x2b
 1044 0696 A6010000 		.4byte	.LASF80
 1045 069a 07       		.byte	0x7
 1046 069b 5A       		.byte	0x5a
 1047 069c 2D       		.uleb128 0x2d
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 50


 1048 069d CA010000 		.4byte	.LASF89
 1049 06a1 0A       		.byte	0xa
 1050 06a2 84       		.byte	0x84
 1051 06a3 F0000000 		.4byte	0xf0
 1052 06a7 B6060000 		.4byte	0x6b6
 1053 06ab 2A       		.uleb128 0x2a
 1054 06ac C3000000 		.4byte	0xc3
 1055 06b0 2A       		.uleb128 0x2a
 1056 06b1 F0000000 		.4byte	0xf0
 1057 06b5 00       		.byte	0
 1058 06b6 2E       		.uleb128 0x2e
 1059 06b7 44010000 		.4byte	.LASF90
 1060 06bb 0B       		.byte	0xb
 1061 06bc 18       		.byte	0x18
 1062 06bd 2A       		.uleb128 0x2a
 1063 06be F0000000 		.4byte	0xf0
 1064 06c2 00       		.byte	0
 1065 06c3 00       		.byte	0
 1066              		.section	.debug_abbrev,"",%progbits
 1067              	.Ldebug_abbrev0:
 1068 0000 01       		.uleb128 0x1
 1069 0001 11       		.uleb128 0x11
 1070 0002 01       		.byte	0x1
 1071 0003 25       		.uleb128 0x25
 1072 0004 0E       		.uleb128 0xe
 1073 0005 13       		.uleb128 0x13
 1074 0006 0B       		.uleb128 0xb
 1075 0007 03       		.uleb128 0x3
 1076 0008 0E       		.uleb128 0xe
 1077 0009 1B       		.uleb128 0x1b
 1078 000a 0E       		.uleb128 0xe
 1079 000b 55       		.uleb128 0x55
 1080 000c 17       		.uleb128 0x17
 1081 000d 11       		.uleb128 0x11
 1082 000e 01       		.uleb128 0x1
 1083 000f 10       		.uleb128 0x10
 1084 0010 17       		.uleb128 0x17
 1085 0011 00       		.byte	0
 1086 0012 00       		.byte	0
 1087 0013 02       		.uleb128 0x2
 1088 0014 24       		.uleb128 0x24
 1089 0015 00       		.byte	0
 1090 0016 0B       		.uleb128 0xb
 1091 0017 0B       		.uleb128 0xb
 1092 0018 3E       		.uleb128 0x3e
 1093 0019 0B       		.uleb128 0xb
 1094 001a 03       		.uleb128 0x3
 1095 001b 0E       		.uleb128 0xe
 1096 001c 00       		.byte	0
 1097 001d 00       		.byte	0
 1098 001e 03       		.uleb128 0x3
 1099 001f 16       		.uleb128 0x16
 1100 0020 00       		.byte	0
 1101 0021 03       		.uleb128 0x3
 1102 0022 0E       		.uleb128 0xe
 1103 0023 3A       		.uleb128 0x3a
 1104 0024 0B       		.uleb128 0xb
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 51


 1105 0025 3B       		.uleb128 0x3b
 1106 0026 0B       		.uleb128 0xb
 1107 0027 49       		.uleb128 0x49
 1108 0028 13       		.uleb128 0x13
 1109 0029 00       		.byte	0
 1110 002a 00       		.byte	0
 1111 002b 04       		.uleb128 0x4
 1112 002c 24       		.uleb128 0x24
 1113 002d 00       		.byte	0
 1114 002e 0B       		.uleb128 0xb
 1115 002f 0B       		.uleb128 0xb
 1116 0030 3E       		.uleb128 0x3e
 1117 0031 0B       		.uleb128 0xb
 1118 0032 03       		.uleb128 0x3
 1119 0033 08       		.uleb128 0x8
 1120 0034 00       		.byte	0
 1121 0035 00       		.byte	0
 1122 0036 05       		.uleb128 0x5
 1123 0037 16       		.uleb128 0x16
 1124 0038 00       		.byte	0
 1125 0039 03       		.uleb128 0x3
 1126 003a 0E       		.uleb128 0xe
 1127 003b 3A       		.uleb128 0x3a
 1128 003c 0B       		.uleb128 0xb
 1129 003d 3B       		.uleb128 0x3b
 1130 003e 05       		.uleb128 0x5
 1131 003f 49       		.uleb128 0x49
 1132 0040 13       		.uleb128 0x13
 1133 0041 00       		.byte	0
 1134 0042 00       		.byte	0
 1135 0043 06       		.uleb128 0x6
 1136 0044 0F       		.uleb128 0xf
 1137 0045 00       		.byte	0
 1138 0046 0B       		.uleb128 0xb
 1139 0047 0B       		.uleb128 0xb
 1140 0048 49       		.uleb128 0x49
 1141 0049 13       		.uleb128 0x13
 1142 004a 00       		.byte	0
 1143 004b 00       		.byte	0
 1144 004c 07       		.uleb128 0x7
 1145 004d 15       		.uleb128 0x15
 1146 004e 00       		.byte	0
 1147 004f 27       		.uleb128 0x27
 1148 0050 19       		.uleb128 0x19
 1149 0051 00       		.byte	0
 1150 0052 00       		.byte	0
 1151 0053 08       		.uleb128 0x8
 1152 0054 04       		.uleb128 0x4
 1153 0055 01       		.byte	0x1
 1154 0056 03       		.uleb128 0x3
 1155 0057 0E       		.uleb128 0xe
 1156 0058 0B       		.uleb128 0xb
 1157 0059 0B       		.uleb128 0xb
 1158 005a 3A       		.uleb128 0x3a
 1159 005b 0B       		.uleb128 0xb
 1160 005c 3B       		.uleb128 0x3b
 1161 005d 0B       		.uleb128 0xb
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 52


 1162 005e 01       		.uleb128 0x1
 1163 005f 13       		.uleb128 0x13
 1164 0060 00       		.byte	0
 1165 0061 00       		.byte	0
 1166 0062 09       		.uleb128 0x9
 1167 0063 28       		.uleb128 0x28
 1168 0064 00       		.byte	0
 1169 0065 03       		.uleb128 0x3
 1170 0066 0E       		.uleb128 0xe
 1171 0067 1C       		.uleb128 0x1c
 1172 0068 0D       		.uleb128 0xd
 1173 0069 00       		.byte	0
 1174 006a 00       		.byte	0
 1175 006b 0A       		.uleb128 0xa
 1176 006c 13       		.uleb128 0x13
 1177 006d 01       		.byte	0x1
 1178 006e 0B       		.uleb128 0xb
 1179 006f 05       		.uleb128 0x5
 1180 0070 3A       		.uleb128 0x3a
 1181 0071 0B       		.uleb128 0xb
 1182 0072 3B       		.uleb128 0x3b
 1183 0073 05       		.uleb128 0x5
 1184 0074 01       		.uleb128 0x1
 1185 0075 13       		.uleb128 0x13
 1186 0076 00       		.byte	0
 1187 0077 00       		.byte	0
 1188 0078 0B       		.uleb128 0xb
 1189 0079 0D       		.uleb128 0xd
 1190 007a 00       		.byte	0
 1191 007b 03       		.uleb128 0x3
 1192 007c 0E       		.uleb128 0xe
 1193 007d 3A       		.uleb128 0x3a
 1194 007e 0B       		.uleb128 0xb
 1195 007f 3B       		.uleb128 0x3b
 1196 0080 05       		.uleb128 0x5
 1197 0081 49       		.uleb128 0x49
 1198 0082 13       		.uleb128 0x13
 1199 0083 38       		.uleb128 0x38
 1200 0084 0B       		.uleb128 0xb
 1201 0085 00       		.byte	0
 1202 0086 00       		.byte	0
 1203 0087 0C       		.uleb128 0xc
 1204 0088 0D       		.uleb128 0xd
 1205 0089 00       		.byte	0
 1206 008a 03       		.uleb128 0x3
 1207 008b 0E       		.uleb128 0xe
 1208 008c 3A       		.uleb128 0x3a
 1209 008d 0B       		.uleb128 0xb
 1210 008e 3B       		.uleb128 0x3b
 1211 008f 05       		.uleb128 0x5
 1212 0090 49       		.uleb128 0x49
 1213 0091 13       		.uleb128 0x13
 1214 0092 38       		.uleb128 0x38
 1215 0093 05       		.uleb128 0x5
 1216 0094 00       		.byte	0
 1217 0095 00       		.byte	0
 1218 0096 0D       		.uleb128 0xd
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 53


 1219 0097 0D       		.uleb128 0xd
 1220 0098 00       		.byte	0
 1221 0099 03       		.uleb128 0x3
 1222 009a 08       		.uleb128 0x8
 1223 009b 3A       		.uleb128 0x3a
 1224 009c 0B       		.uleb128 0xb
 1225 009d 3B       		.uleb128 0x3b
 1226 009e 05       		.uleb128 0x5
 1227 009f 49       		.uleb128 0x49
 1228 00a0 13       		.uleb128 0x13
 1229 00a1 38       		.uleb128 0x38
 1230 00a2 05       		.uleb128 0x5
 1231 00a3 00       		.byte	0
 1232 00a4 00       		.byte	0
 1233 00a5 0E       		.uleb128 0xe
 1234 00a6 01       		.uleb128 0x1
 1235 00a7 01       		.byte	0x1
 1236 00a8 49       		.uleb128 0x49
 1237 00a9 13       		.uleb128 0x13
 1238 00aa 01       		.uleb128 0x1
 1239 00ab 13       		.uleb128 0x13
 1240 00ac 00       		.byte	0
 1241 00ad 00       		.byte	0
 1242 00ae 0F       		.uleb128 0xf
 1243 00af 21       		.uleb128 0x21
 1244 00b0 00       		.byte	0
 1245 00b1 49       		.uleb128 0x49
 1246 00b2 13       		.uleb128 0x13
 1247 00b3 2F       		.uleb128 0x2f
 1248 00b4 0B       		.uleb128 0xb
 1249 00b5 00       		.byte	0
 1250 00b6 00       		.byte	0
 1251 00b7 10       		.uleb128 0x10
 1252 00b8 35       		.uleb128 0x35
 1253 00b9 00       		.byte	0
 1254 00ba 49       		.uleb128 0x49
 1255 00bb 13       		.uleb128 0x13
 1256 00bc 00       		.byte	0
 1257 00bd 00       		.byte	0
 1258 00be 11       		.uleb128 0x11
 1259 00bf 21       		.uleb128 0x21
 1260 00c0 00       		.byte	0
 1261 00c1 49       		.uleb128 0x49
 1262 00c2 13       		.uleb128 0x13
 1263 00c3 2F       		.uleb128 0x2f
 1264 00c4 05       		.uleb128 0x5
 1265 00c5 00       		.byte	0
 1266 00c6 00       		.byte	0
 1267 00c7 12       		.uleb128 0x12
 1268 00c8 13       		.uleb128 0x13
 1269 00c9 01       		.byte	0x1
 1270 00ca 0B       		.uleb128 0xb
 1271 00cb 0B       		.uleb128 0xb
 1272 00cc 3A       		.uleb128 0x3a
 1273 00cd 0B       		.uleb128 0xb
 1274 00ce 3B       		.uleb128 0x3b
 1275 00cf 05       		.uleb128 0x5
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 54


 1276 00d0 01       		.uleb128 0x1
 1277 00d1 13       		.uleb128 0x13
 1278 00d2 00       		.byte	0
 1279 00d3 00       		.byte	0
 1280 00d4 13       		.uleb128 0x13
 1281 00d5 0D       		.uleb128 0xd
 1282 00d6 00       		.byte	0
 1283 00d7 03       		.uleb128 0x3
 1284 00d8 08       		.uleb128 0x8
 1285 00d9 3A       		.uleb128 0x3a
 1286 00da 0B       		.uleb128 0xb
 1287 00db 3B       		.uleb128 0x3b
 1288 00dc 05       		.uleb128 0x5
 1289 00dd 49       		.uleb128 0x49
 1290 00de 13       		.uleb128 0x13
 1291 00df 38       		.uleb128 0x38
 1292 00e0 0B       		.uleb128 0xb
 1293 00e1 00       		.byte	0
 1294 00e2 00       		.byte	0
 1295 00e3 14       		.uleb128 0x14
 1296 00e4 26       		.uleb128 0x26
 1297 00e5 00       		.byte	0
 1298 00e6 49       		.uleb128 0x49
 1299 00e7 13       		.uleb128 0x13
 1300 00e8 00       		.byte	0
 1301 00e9 00       		.byte	0
 1302 00ea 15       		.uleb128 0x15
 1303 00eb 2E       		.uleb128 0x2e
 1304 00ec 01       		.byte	0x1
 1305 00ed 03       		.uleb128 0x3
 1306 00ee 0E       		.uleb128 0xe
 1307 00ef 3A       		.uleb128 0x3a
 1308 00f0 0B       		.uleb128 0xb
 1309 00f1 3B       		.uleb128 0x3b
 1310 00f2 05       		.uleb128 0x5
 1311 00f3 27       		.uleb128 0x27
 1312 00f4 19       		.uleb128 0x19
 1313 00f5 20       		.uleb128 0x20
 1314 00f6 0B       		.uleb128 0xb
 1315 00f7 01       		.uleb128 0x1
 1316 00f8 13       		.uleb128 0x13
 1317 00f9 00       		.byte	0
 1318 00fa 00       		.byte	0
 1319 00fb 16       		.uleb128 0x16
 1320 00fc 05       		.uleb128 0x5
 1321 00fd 00       		.byte	0
 1322 00fe 03       		.uleb128 0x3
 1323 00ff 0E       		.uleb128 0xe
 1324 0100 3A       		.uleb128 0x3a
 1325 0101 0B       		.uleb128 0xb
 1326 0102 3B       		.uleb128 0x3b
 1327 0103 05       		.uleb128 0x5
 1328 0104 49       		.uleb128 0x49
 1329 0105 13       		.uleb128 0x13
 1330 0106 00       		.byte	0
 1331 0107 00       		.byte	0
 1332 0108 17       		.uleb128 0x17
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 55


 1333 0109 2E       		.uleb128 0x2e
 1334 010a 01       		.byte	0x1
 1335 010b 03       		.uleb128 0x3
 1336 010c 0E       		.uleb128 0xe
 1337 010d 3A       		.uleb128 0x3a
 1338 010e 0B       		.uleb128 0xb
 1339 010f 3B       		.uleb128 0x3b
 1340 0110 05       		.uleb128 0x5
 1341 0111 27       		.uleb128 0x27
 1342 0112 19       		.uleb128 0x19
 1343 0113 49       		.uleb128 0x49
 1344 0114 13       		.uleb128 0x13
 1345 0115 20       		.uleb128 0x20
 1346 0116 0B       		.uleb128 0xb
 1347 0117 01       		.uleb128 0x1
 1348 0118 13       		.uleb128 0x13
 1349 0119 00       		.byte	0
 1350 011a 00       		.byte	0
 1351 011b 18       		.uleb128 0x18
 1352 011c 2E       		.uleb128 0x2e
 1353 011d 01       		.byte	0x1
 1354 011e 3F       		.uleb128 0x3f
 1355 011f 19       		.uleb128 0x19
 1356 0120 03       		.uleb128 0x3
 1357 0121 0E       		.uleb128 0xe
 1358 0122 3A       		.uleb128 0x3a
 1359 0123 0B       		.uleb128 0xb
 1360 0124 3B       		.uleb128 0x3b
 1361 0125 0B       		.uleb128 0xb
 1362 0126 27       		.uleb128 0x27
 1363 0127 19       		.uleb128 0x19
 1364 0128 11       		.uleb128 0x11
 1365 0129 01       		.uleb128 0x1
 1366 012a 12       		.uleb128 0x12
 1367 012b 06       		.uleb128 0x6
 1368 012c 40       		.uleb128 0x40
 1369 012d 18       		.uleb128 0x18
 1370 012e 9742     		.uleb128 0x2117
 1371 0130 19       		.uleb128 0x19
 1372 0131 01       		.uleb128 0x1
 1373 0132 13       		.uleb128 0x13
 1374 0133 00       		.byte	0
 1375 0134 00       		.byte	0
 1376 0135 19       		.uleb128 0x19
 1377 0136 34       		.uleb128 0x34
 1378 0137 00       		.byte	0
 1379 0138 03       		.uleb128 0x3
 1380 0139 08       		.uleb128 0x8
 1381 013a 3A       		.uleb128 0x3a
 1382 013b 0B       		.uleb128 0xb
 1383 013c 3B       		.uleb128 0x3b
 1384 013d 0B       		.uleb128 0xb
 1385 013e 49       		.uleb128 0x49
 1386 013f 13       		.uleb128 0x13
 1387 0140 02       		.uleb128 0x2
 1388 0141 18       		.uleb128 0x18
 1389 0142 00       		.byte	0
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 56


 1390 0143 00       		.byte	0
 1391 0144 1A       		.uleb128 0x1a
 1392 0145 898201   		.uleb128 0x4109
 1393 0148 01       		.byte	0x1
 1394 0149 11       		.uleb128 0x11
 1395 014a 01       		.uleb128 0x1
 1396 014b 31       		.uleb128 0x31
 1397 014c 13       		.uleb128 0x13
 1398 014d 01       		.uleb128 0x1
 1399 014e 13       		.uleb128 0x13
 1400 014f 00       		.byte	0
 1401 0150 00       		.byte	0
 1402 0151 1B       		.uleb128 0x1b
 1403 0152 8A8201   		.uleb128 0x410a
 1404 0155 00       		.byte	0
 1405 0156 02       		.uleb128 0x2
 1406 0157 18       		.uleb128 0x18
 1407 0158 9142     		.uleb128 0x2111
 1408 015a 18       		.uleb128 0x18
 1409 015b 00       		.byte	0
 1410 015c 00       		.byte	0
 1411 015d 1C       		.uleb128 0x1c
 1412 015e 898201   		.uleb128 0x4109
 1413 0161 01       		.byte	0x1
 1414 0162 11       		.uleb128 0x11
 1415 0163 01       		.uleb128 0x1
 1416 0164 31       		.uleb128 0x31
 1417 0165 13       		.uleb128 0x13
 1418 0166 00       		.byte	0
 1419 0167 00       		.byte	0
 1420 0168 1D       		.uleb128 0x1d
 1421 0169 2E       		.uleb128 0x2e
 1422 016a 01       		.byte	0x1
 1423 016b 3F       		.uleb128 0x3f
 1424 016c 19       		.uleb128 0x19
 1425 016d 03       		.uleb128 0x3
 1426 016e 0E       		.uleb128 0xe
 1427 016f 3A       		.uleb128 0x3a
 1428 0170 0B       		.uleb128 0xb
 1429 0171 3B       		.uleb128 0x3b
 1430 0172 0B       		.uleb128 0xb
 1431 0173 27       		.uleb128 0x27
 1432 0174 19       		.uleb128 0x19
 1433 0175 11       		.uleb128 0x11
 1434 0176 01       		.uleb128 0x1
 1435 0177 12       		.uleb128 0x12
 1436 0178 06       		.uleb128 0x6
 1437 0179 40       		.uleb128 0x40
 1438 017a 18       		.uleb128 0x18
 1439 017b 9642     		.uleb128 0x2116
 1440 017d 19       		.uleb128 0x19
 1441 017e 01       		.uleb128 0x1
 1442 017f 13       		.uleb128 0x13
 1443 0180 00       		.byte	0
 1444 0181 00       		.byte	0
 1445 0182 1E       		.uleb128 0x1e
 1446 0183 34       		.uleb128 0x34
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 57


 1447 0184 00       		.byte	0
 1448 0185 03       		.uleb128 0x3
 1449 0186 0E       		.uleb128 0xe
 1450 0187 3A       		.uleb128 0x3a
 1451 0188 0B       		.uleb128 0xb
 1452 0189 3B       		.uleb128 0x3b
 1453 018a 0B       		.uleb128 0xb
 1454 018b 49       		.uleb128 0x49
 1455 018c 13       		.uleb128 0x13
 1456 018d 02       		.uleb128 0x2
 1457 018e 17       		.uleb128 0x17
 1458 018f 00       		.byte	0
 1459 0190 00       		.byte	0
 1460 0191 1F       		.uleb128 0x1f
 1461 0192 898201   		.uleb128 0x4109
 1462 0195 00       		.byte	0
 1463 0196 11       		.uleb128 0x11
 1464 0197 01       		.uleb128 0x1
 1465 0198 31       		.uleb128 0x31
 1466 0199 13       		.uleb128 0x13
 1467 019a 00       		.byte	0
 1468 019b 00       		.byte	0
 1469 019c 20       		.uleb128 0x20
 1470 019d 2E       		.uleb128 0x2e
 1471 019e 01       		.byte	0x1
 1472 019f 3F       		.uleb128 0x3f
 1473 01a0 19       		.uleb128 0x19
 1474 01a1 03       		.uleb128 0x3
 1475 01a2 0E       		.uleb128 0xe
 1476 01a3 3A       		.uleb128 0x3a
 1477 01a4 0B       		.uleb128 0xb
 1478 01a5 3B       		.uleb128 0x3b
 1479 01a6 0B       		.uleb128 0xb
 1480 01a7 11       		.uleb128 0x11
 1481 01a8 01       		.uleb128 0x1
 1482 01a9 12       		.uleb128 0x12
 1483 01aa 06       		.uleb128 0x6
 1484 01ab 40       		.uleb128 0x40
 1485 01ac 18       		.uleb128 0x18
 1486 01ad 9742     		.uleb128 0x2117
 1487 01af 19       		.uleb128 0x19
 1488 01b0 01       		.uleb128 0x1
 1489 01b1 13       		.uleb128 0x13
 1490 01b2 00       		.byte	0
 1491 01b3 00       		.byte	0
 1492 01b4 21       		.uleb128 0x21
 1493 01b5 1D       		.uleb128 0x1d
 1494 01b6 01       		.byte	0x1
 1495 01b7 31       		.uleb128 0x31
 1496 01b8 13       		.uleb128 0x13
 1497 01b9 11       		.uleb128 0x11
 1498 01ba 01       		.uleb128 0x1
 1499 01bb 12       		.uleb128 0x12
 1500 01bc 06       		.uleb128 0x6
 1501 01bd 58       		.uleb128 0x58
 1502 01be 0B       		.uleb128 0xb
 1503 01bf 59       		.uleb128 0x59
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 58


 1504 01c0 0B       		.uleb128 0xb
 1505 01c1 01       		.uleb128 0x1
 1506 01c2 13       		.uleb128 0x13
 1507 01c3 00       		.byte	0
 1508 01c4 00       		.byte	0
 1509 01c5 22       		.uleb128 0x22
 1510 01c6 05       		.uleb128 0x5
 1511 01c7 00       		.byte	0
 1512 01c8 31       		.uleb128 0x31
 1513 01c9 13       		.uleb128 0x13
 1514 01ca 1C       		.uleb128 0x1c
 1515 01cb 05       		.uleb128 0x5
 1516 01cc 00       		.byte	0
 1517 01cd 00       		.byte	0
 1518 01ce 23       		.uleb128 0x23
 1519 01cf 1D       		.uleb128 0x1d
 1520 01d0 01       		.byte	0x1
 1521 01d1 31       		.uleb128 0x31
 1522 01d2 13       		.uleb128 0x13
 1523 01d3 11       		.uleb128 0x11
 1524 01d4 01       		.uleb128 0x1
 1525 01d5 12       		.uleb128 0x12
 1526 01d6 06       		.uleb128 0x6
 1527 01d7 58       		.uleb128 0x58
 1528 01d8 0B       		.uleb128 0xb
 1529 01d9 59       		.uleb128 0x59
 1530 01da 05       		.uleb128 0x5
 1531 01db 00       		.byte	0
 1532 01dc 00       		.byte	0
 1533 01dd 24       		.uleb128 0x24
 1534 01de 05       		.uleb128 0x5
 1535 01df 00       		.byte	0
 1536 01e0 31       		.uleb128 0x31
 1537 01e1 13       		.uleb128 0x13
 1538 01e2 1C       		.uleb128 0x1c
 1539 01e3 0B       		.uleb128 0xb
 1540 01e4 00       		.byte	0
 1541 01e5 00       		.byte	0
 1542 01e6 25       		.uleb128 0x25
 1543 01e7 05       		.uleb128 0x5
 1544 01e8 00       		.byte	0
 1545 01e9 31       		.uleb128 0x31
 1546 01ea 13       		.uleb128 0x13
 1547 01eb 1C       		.uleb128 0x1c
 1548 01ec 0D       		.uleb128 0xd
 1549 01ed 00       		.byte	0
 1550 01ee 00       		.byte	0
 1551 01ef 26       		.uleb128 0x26
 1552 01f0 2E       		.uleb128 0x2e
 1553 01f1 00       		.byte	0
 1554 01f2 3F       		.uleb128 0x3f
 1555 01f3 19       		.uleb128 0x19
 1556 01f4 03       		.uleb128 0x3
 1557 01f5 0E       		.uleb128 0xe
 1558 01f6 3A       		.uleb128 0x3a
 1559 01f7 0B       		.uleb128 0xb
 1560 01f8 3B       		.uleb128 0x3b
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 59


 1561 01f9 0B       		.uleb128 0xb
 1562 01fa 27       		.uleb128 0x27
 1563 01fb 19       		.uleb128 0x19
 1564 01fc 49       		.uleb128 0x49
 1565 01fd 13       		.uleb128 0x13
 1566 01fe 11       		.uleb128 0x11
 1567 01ff 01       		.uleb128 0x1
 1568 0200 12       		.uleb128 0x12
 1569 0201 06       		.uleb128 0x6
 1570 0202 40       		.uleb128 0x40
 1571 0203 18       		.uleb128 0x18
 1572 0204 9742     		.uleb128 0x2117
 1573 0206 19       		.uleb128 0x19
 1574 0207 00       		.byte	0
 1575 0208 00       		.byte	0
 1576 0209 27       		.uleb128 0x27
 1577 020a 34       		.uleb128 0x34
 1578 020b 00       		.byte	0
 1579 020c 03       		.uleb128 0x3
 1580 020d 0E       		.uleb128 0xe
 1581 020e 3A       		.uleb128 0x3a
 1582 020f 0B       		.uleb128 0xb
 1583 0210 3B       		.uleb128 0x3b
 1584 0211 0B       		.uleb128 0xb
 1585 0212 49       		.uleb128 0x49
 1586 0213 13       		.uleb128 0x13
 1587 0214 02       		.uleb128 0x2
 1588 0215 18       		.uleb128 0x18
 1589 0216 00       		.byte	0
 1590 0217 00       		.byte	0
 1591 0218 28       		.uleb128 0x28
 1592 0219 34       		.uleb128 0x34
 1593 021a 00       		.byte	0
 1594 021b 03       		.uleb128 0x3
 1595 021c 0E       		.uleb128 0xe
 1596 021d 3A       		.uleb128 0x3a
 1597 021e 0B       		.uleb128 0xb
 1598 021f 3B       		.uleb128 0x3b
 1599 0220 05       		.uleb128 0x5
 1600 0221 49       		.uleb128 0x49
 1601 0222 13       		.uleb128 0x13
 1602 0223 3F       		.uleb128 0x3f
 1603 0224 19       		.uleb128 0x19
 1604 0225 3C       		.uleb128 0x3c
 1605 0226 19       		.uleb128 0x19
 1606 0227 00       		.byte	0
 1607 0228 00       		.byte	0
 1608 0229 29       		.uleb128 0x29
 1609 022a 2E       		.uleb128 0x2e
 1610 022b 01       		.byte	0x1
 1611 022c 3F       		.uleb128 0x3f
 1612 022d 19       		.uleb128 0x19
 1613 022e 03       		.uleb128 0x3
 1614 022f 0E       		.uleb128 0xe
 1615 0230 3A       		.uleb128 0x3a
 1616 0231 0B       		.uleb128 0xb
 1617 0232 3B       		.uleb128 0x3b
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 60


 1618 0233 0B       		.uleb128 0xb
 1619 0234 27       		.uleb128 0x27
 1620 0235 19       		.uleb128 0x19
 1621 0236 3C       		.uleb128 0x3c
 1622 0237 19       		.uleb128 0x19
 1623 0238 01       		.uleb128 0x1
 1624 0239 13       		.uleb128 0x13
 1625 023a 00       		.byte	0
 1626 023b 00       		.byte	0
 1627 023c 2A       		.uleb128 0x2a
 1628 023d 05       		.uleb128 0x5
 1629 023e 00       		.byte	0
 1630 023f 49       		.uleb128 0x49
 1631 0240 13       		.uleb128 0x13
 1632 0241 00       		.byte	0
 1633 0242 00       		.byte	0
 1634 0243 2B       		.uleb128 0x2b
 1635 0244 2E       		.uleb128 0x2e
 1636 0245 00       		.byte	0
 1637 0246 3F       		.uleb128 0x3f
 1638 0247 19       		.uleb128 0x19
 1639 0248 03       		.uleb128 0x3
 1640 0249 0E       		.uleb128 0xe
 1641 024a 3A       		.uleb128 0x3a
 1642 024b 0B       		.uleb128 0xb
 1643 024c 3B       		.uleb128 0x3b
 1644 024d 0B       		.uleb128 0xb
 1645 024e 27       		.uleb128 0x27
 1646 024f 19       		.uleb128 0x19
 1647 0250 3C       		.uleb128 0x3c
 1648 0251 19       		.uleb128 0x19
 1649 0252 00       		.byte	0
 1650 0253 00       		.byte	0
 1651 0254 2C       		.uleb128 0x2c
 1652 0255 2E       		.uleb128 0x2e
 1653 0256 00       		.byte	0
 1654 0257 3F       		.uleb128 0x3f
 1655 0258 19       		.uleb128 0x19
 1656 0259 03       		.uleb128 0x3
 1657 025a 0E       		.uleb128 0xe
 1658 025b 3A       		.uleb128 0x3a
 1659 025c 0B       		.uleb128 0xb
 1660 025d 3B       		.uleb128 0x3b
 1661 025e 0B       		.uleb128 0xb
 1662 025f 27       		.uleb128 0x27
 1663 0260 19       		.uleb128 0x19
 1664 0261 49       		.uleb128 0x49
 1665 0262 13       		.uleb128 0x13
 1666 0263 3C       		.uleb128 0x3c
 1667 0264 19       		.uleb128 0x19
 1668 0265 00       		.byte	0
 1669 0266 00       		.byte	0
 1670 0267 2D       		.uleb128 0x2d
 1671 0268 2E       		.uleb128 0x2e
 1672 0269 01       		.byte	0x1
 1673 026a 3F       		.uleb128 0x3f
 1674 026b 19       		.uleb128 0x19
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 61


 1675 026c 03       		.uleb128 0x3
 1676 026d 0E       		.uleb128 0xe
 1677 026e 3A       		.uleb128 0x3a
 1678 026f 0B       		.uleb128 0xb
 1679 0270 3B       		.uleb128 0x3b
 1680 0271 0B       		.uleb128 0xb
 1681 0272 27       		.uleb128 0x27
 1682 0273 19       		.uleb128 0x19
 1683 0274 49       		.uleb128 0x49
 1684 0275 13       		.uleb128 0x13
 1685 0276 3C       		.uleb128 0x3c
 1686 0277 19       		.uleb128 0x19
 1687 0278 01       		.uleb128 0x1
 1688 0279 13       		.uleb128 0x13
 1689 027a 00       		.byte	0
 1690 027b 00       		.byte	0
 1691 027c 2E       		.uleb128 0x2e
 1692 027d 2E       		.uleb128 0x2e
 1693 027e 01       		.byte	0x1
 1694 027f 3F       		.uleb128 0x3f
 1695 0280 19       		.uleb128 0x19
 1696 0281 03       		.uleb128 0x3
 1697 0282 0E       		.uleb128 0xe
 1698 0283 3A       		.uleb128 0x3a
 1699 0284 0B       		.uleb128 0xb
 1700 0285 3B       		.uleb128 0x3b
 1701 0286 0B       		.uleb128 0xb
 1702 0287 27       		.uleb128 0x27
 1703 0288 19       		.uleb128 0x19
 1704 0289 3C       		.uleb128 0x3c
 1705 028a 19       		.uleb128 0x19
 1706 028b 00       		.byte	0
 1707 028c 00       		.byte	0
 1708 028d 00       		.byte	0
 1709              		.section	.debug_loc,"",%progbits
 1710              	.Ldebug_loc0:
 1711              	.LLST0:
 1712 0000 02000000 		.4byte	.LVL2
 1713 0004 14000000 		.4byte	.LVL6
 1714 0008 0200     		.2byte	0x2
 1715 000a 30       		.byte	0x30
 1716 000b 9F       		.byte	0x9f
 1717 000c 14000000 		.4byte	.LVL6
 1718 0010 17000000 		.4byte	.LVL7-1
 1719 0014 0100     		.2byte	0x1
 1720 0016 50       		.byte	0x50
 1721 0017 46000000 		.4byte	.LVL13
 1722 001b 4E000000 		.4byte	.LVL14
 1723 001f 0200     		.2byte	0x2
 1724 0021 30       		.byte	0x30
 1725 0022 9F       		.byte	0x9f
 1726 0023 00000000 		.4byte	0
 1727 0027 00000000 		.4byte	0
 1728              		.section	.debug_aranges,"",%progbits
 1729 0000 34000000 		.4byte	0x34
 1730 0004 0200     		.2byte	0x2
 1731 0006 00000000 		.4byte	.Ldebug_info0
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 62


 1732 000a 04       		.byte	0x4
 1733 000b 00       		.byte	0
 1734 000c 0000     		.2byte	0
 1735 000e 0000     		.2byte	0
 1736 0010 00000000 		.4byte	.LFB63
 1737 0014 38000000 		.4byte	.LFE63-.LFB63
 1738 0018 00000000 		.4byte	.LFB64
 1739 001c 60000000 		.4byte	.LFE64-.LFB64
 1740 0020 00000000 		.4byte	.LFB65
 1741 0024 40000000 		.4byte	.LFE65-.LFB65
 1742 0028 00000000 		.4byte	.LFB66
 1743 002c 0C000000 		.4byte	.LFE66-.LFB66
 1744 0030 00000000 		.4byte	0
 1745 0034 00000000 		.4byte	0
 1746              		.section	.debug_ranges,"",%progbits
 1747              	.Ldebug_ranges0:
 1748 0000 00000000 		.4byte	.LFB63
 1749 0004 38000000 		.4byte	.LFE63
 1750 0008 00000000 		.4byte	.LFB64
 1751 000c 60000000 		.4byte	.LFE64
 1752 0010 00000000 		.4byte	.LFB65
 1753 0014 40000000 		.4byte	.LFE65
 1754 0018 00000000 		.4byte	.LFB66
 1755 001c 0C000000 		.4byte	.LFE66
 1756 0020 00000000 		.4byte	0
 1757 0024 00000000 		.4byte	0
 1758              		.section	.debug_line,"",%progbits
 1759              	.Ldebug_line0:
 1760 0000 0E020000 		.section	.debug_str,"MS",%progbits,1
 1760      0200A101 
 1760      00000201 
 1760      FB0E0D00 
 1760      01010101 
 1761              	.LASF61:
 1762 0000 5343425F 		.ascii	"SCB_Type\000"
 1762      54797065 
 1762      00
 1763              	.LASF68:
 1764 0009 7469636B 		.ascii	"ticks\000"
 1764      7300
 1765              	.LASF42:
 1766 000f 49414252 		.ascii	"IABR\000"
 1766      00
 1767              	.LASF83:
 1768 0014 433A5C55 		.ascii	"C:\\Users\\Nhan Phan\\Desktop\\CProjects\\Zumobot\\"
 1768      73657273 
 1768      5C4E6861 
 1768      6E205068 
 1768      616E5C44 
 1769 0041 5A756D6F 		.ascii	"ZumoBot.cydsn\000"
 1769      426F742E 
 1769      63796473 
 1769      6E00
 1770              	.LASF74:
 1771 004f 54696D65 		.ascii	"Timer_ReadStatusRegister\000"
 1771      725F5265 
 1771      61645374 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 63


 1771      61747573 
 1771      52656769 
 1772              	.LASF67:
 1773 0068 7072696F 		.ascii	"priority\000"
 1773      72697479 
 1773      00
 1774              	.LASF32:
 1775 0071 53797354 		.ascii	"SysTick_IRQn\000"
 1775      69636B5F 
 1775      4952516E 
 1775      00
 1776              	.LASF2:
 1777 007e 73686F72 		.ascii	"short int\000"
 1777      7420696E 
 1777      7400
 1778              	.LASF23:
 1779 0088 73697A65 		.ascii	"sizetype\000"
 1779      74797065 
 1779      00
 1780              	.LASF30:
 1781 0091 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1781      674D6F6E 
 1781      69746F72 
 1781      5F495251 
 1781      6E00
 1782              	.LASF25:
 1783 00a3 48617264 		.ascii	"HardFault_IRQn\000"
 1783      4661756C 
 1783      745F4952 
 1783      516E00
 1784              	.LASF66:
 1785 00b2 4952516E 		.ascii	"IRQn\000"
 1785      00
 1786              	.LASF78:
 1787 00b7 54696D65 		.ascii	"Timer_WriteCounter\000"
 1787      725F5772 
 1787      69746543 
 1787      6F756E74 
 1787      657200
 1788              	.LASF4:
 1789 00ca 5F5F7569 		.ascii	"__uint16_t\000"
 1789      6E743136 
 1789      5F7400
 1790              	.LASF69:
 1791 00d5 5359535F 		.ascii	"SYS_ISR\000"
 1791      49535200 
 1792              	.LASF62:
 1793 00dd 4354524C 		.ascii	"CTRL\000"
 1793      00
 1794              	.LASF79:
 1795 00e2 54696D65 		.ascii	"Timer_Stop\000"
 1795      725F5374 
 1795      6F7000
 1796              	.LASF18:
 1797 00ed 75696E74 		.ascii	"uint16\000"
 1797      313600
 1798              	.LASF82:
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 64


 1799 00f4 5A756D6F 		.ascii	"ZumoLibrary\\Ultra.c\000"
 1799      4C696272 
 1799      6172795C 
 1799      556C7472 
 1799      612E6300 
 1800              	.LASF13:
 1801 0108 75696E74 		.ascii	"uint8_t\000"
 1801      385F7400 
 1802              	.LASF85:
 1803 0110 53797354 		.ascii	"SysTick_Config\000"
 1803      69636B5F 
 1803      436F6E66 
 1803      696700
 1804              	.LASF44:
 1805 011f 52455345 		.ascii	"RESERVED5\000"
 1805      52564544 
 1805      3500
 1806              	.LASF17:
 1807 0129 75696E74 		.ascii	"uint8\000"
 1807      3800
 1808              	.LASF45:
 1809 012f 53544952 		.ascii	"STIR\000"
 1809      00
 1810              	.LASF28:
 1811 0134 55736167 		.ascii	"UsageFault_IRQn\000"
 1811      65466175 
 1811      6C745F49 
 1811      52516E00 
 1812              	.LASF90:
 1813 0144 756C7472 		.ascii	"ultra_isr_StartEx\000"
 1813      615F6973 
 1813      725F5374 
 1813      61727445 
 1813      7800
 1814              	.LASF87:
 1815 0156 556C7472 		.ascii	"Ultra_GetDistance\000"
 1815      615F4765 
 1815      74446973 
 1815      74616E63 
 1815      6500
 1816              	.LASF19:
 1817 0168 666C6F61 		.ascii	"float\000"
 1817      7400
 1818              	.LASF48:
 1819 016e 49435352 		.ascii	"ICSR\000"
 1819      00
 1820              	.LASF37:
 1821 0173 52534552 		.ascii	"RSERVED1\000"
 1821      56454431 
 1821      00
 1822              	.LASF10:
 1823 017c 6C6F6E67 		.ascii	"long long int\000"
 1823      206C6F6E 
 1823      6720696E 
 1823      7400
 1824              	.LASF64:
 1825 018a 43414C49 		.ascii	"CALIB\000"
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 65


 1825      4200
 1826              	.LASF49:
 1827 0190 56544F52 		.ascii	"VTOR\000"
 1827      00
 1828              	.LASF56:
 1829 0195 42464152 		.ascii	"BFAR\000"
 1829      00
 1830              	.LASF31:
 1831 019a 50656E64 		.ascii	"PendSV_IRQn\000"
 1831      53565F49 
 1831      52516E00 
 1832              	.LASF80:
 1833 01a6 54696D65 		.ascii	"Timer_Start\000"
 1833      725F5374 
 1833      61727400 
 1834              	.LASF7:
 1835 01b2 6C6F6E67 		.ascii	"long int\000"
 1835      20696E74 
 1835      00
 1836              	.LASF3:
 1837 01bb 5F5F7569 		.ascii	"__uint8_t\000"
 1837      6E74385F 
 1837      7400
 1838              	.LASF52:
 1839 01c5 43465352 		.ascii	"CFSR\000"
 1839      00
 1840              	.LASF89:
 1841 01ca 4379496E 		.ascii	"CyIntSetSysVector\000"
 1841      74536574 
 1841      53797356 
 1841      6563746F 
 1841      7200
 1842              	.LASF1:
 1843 01dc 756E7369 		.ascii	"unsigned char\000"
 1843      676E6564 
 1843      20636861 
 1843      7200
 1844              	.LASF73:
 1845 01ea 63656E74 		.ascii	"cent\000"
 1845      00
 1846              	.LASF86:
 1847 01ef 556C7472 		.ascii	"Ultra_Start\000"
 1847      615F5374 
 1847      61727400 
 1848              	.LASF50:
 1849 01fb 41495243 		.ascii	"AIRCR\000"
 1849      5200
 1850              	.LASF22:
 1851 0201 63796973 		.ascii	"cyisraddress\000"
 1851      72616464 
 1851      72657373 
 1851      00
 1852              	.LASF33:
 1853 020e 4952516E 		.ascii	"IRQn_Type\000"
 1853      5F547970 
 1853      6500
 1854              	.LASF46:
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 66


 1855 0218 4E564943 		.ascii	"NVIC_Type\000"
 1855      5F547970 
 1855      6500
 1856              	.LASF40:
 1857 0222 49435052 		.ascii	"ICPR\000"
 1857      00
 1858              	.LASF0:
 1859 0227 7369676E 		.ascii	"signed char\000"
 1859      65642063 
 1859      68617200 
 1860              	.LASF15:
 1861 0233 696E7433 		.ascii	"int32_t\000"
 1861      325F7400 
 1862              	.LASF11:
 1863 023b 6C6F6E67 		.ascii	"long long unsigned int\000"
 1863      206C6F6E 
 1863      6720756E 
 1863      7369676E 
 1863      65642069 
 1864              	.LASF16:
 1865 0252 75696E74 		.ascii	"uint32_t\000"
 1865      33325F74 
 1865      00
 1866              	.LASF12:
 1867 025b 756E7369 		.ascii	"unsigned int\000"
 1867      676E6564 
 1867      20696E74 
 1867      00
 1868              	.LASF14:
 1869 0268 75696E74 		.ascii	"uint16_t\000"
 1869      31365F74 
 1869      00
 1870              	.LASF51:
 1871 0271 53484353 		.ascii	"SHCSR\000"
 1871      5200
 1872              	.LASF27:
 1873 0277 42757346 		.ascii	"BusFault_IRQn\000"
 1873      61756C74 
 1873      5F495251 
 1873      6E00
 1874              	.LASF70:
 1875 0285 756C7472 		.ascii	"ultra_isr_handler\000"
 1875      615F6973 
 1875      725F6861 
 1875      6E646C65 
 1875      7200
 1876              	.LASF55:
 1877 0297 4D4D4641 		.ascii	"MMFAR\000"
 1877      5200
 1878              	.LASF29:
 1879 029d 53564361 		.ascii	"SVCall_IRQn\000"
 1879      6C6C5F49 
 1879      52516E00 
 1880              	.LASF71:
 1881 02a9 74696D65 		.ascii	"time\000"
 1881      00
 1882              	.LASF65:
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 67


 1883 02ae 53797354 		.ascii	"SysTick_Type\000"
 1883      69636B5F 
 1883      54797065 
 1883      00
 1884              	.LASF5:
 1885 02bb 73686F72 		.ascii	"short unsigned int\000"
 1885      7420756E 
 1885      7369676E 
 1885      65642069 
 1885      6E7400
 1886              	.LASF21:
 1887 02ce 63686172 		.ascii	"char\000"
 1887      00
 1888              	.LASF72:
 1889 02d3 64697374 		.ascii	"distance\000"
 1889      616E6365 
 1889      00
 1890              	.LASF81:
 1891 02dc 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1891      4320342E 
 1891      392E3320 
 1891      32303135 
 1891      30333033 
 1892 030f 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1892      20726576 
 1892      6973696F 
 1892      6E203232 
 1892      31323230 
 1893 0342 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1893      66756E63 
 1893      74696F6E 
 1893      2D736563 
 1893      74696F6E 
 1894              	.LASF84:
 1895 036a 4E564943 		.ascii	"NVIC_SetPriority\000"
 1895      5F536574 
 1895      5072696F 
 1895      72697479 
 1895      00
 1896              	.LASF77:
 1897 037b 54726967 		.ascii	"Trig_Write\000"
 1897      5F577269 
 1897      746500
 1898              	.LASF59:
 1899 0386 49534152 		.ascii	"ISAR\000"
 1899      00
 1900              	.LASF38:
 1901 038b 49535052 		.ascii	"ISPR\000"
 1901      00
 1902              	.LASF54:
 1903 0390 44465352 		.ascii	"DFSR\000"
 1903      00
 1904              	.LASF35:
 1905 0395 52455345 		.ascii	"RESERVED0\000"
 1905      52564544 
 1905      3000
 1906              	.LASF53:
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 68


 1907 039f 48465352 		.ascii	"HFSR\000"
 1907      00
 1908              	.LASF57:
 1909 03a4 41465352 		.ascii	"AFSR\000"
 1909      00
 1910              	.LASF58:
 1911 03a9 4D4D4652 		.ascii	"MMFR\000"
 1911      00
 1912              	.LASF34:
 1913 03ae 49534552 		.ascii	"ISER\000"
 1913      00
 1914              	.LASF39:
 1915 03b3 52455345 		.ascii	"RESERVED2\000"
 1915      52564544 
 1915      3200
 1916              	.LASF41:
 1917 03bd 52455345 		.ascii	"RESERVED3\000"
 1917      52564544 
 1917      3300
 1918              	.LASF43:
 1919 03c7 52455345 		.ascii	"RESERVED4\000"
 1919      52564544 
 1919      3400
 1920              	.LASF76:
 1921 03d1 54696D65 		.ascii	"Timer_ReadCounter\000"
 1921      725F5265 
 1921      6164436F 
 1921      756E7465 
 1921      7200
 1922              	.LASF9:
 1923 03e3 6C6F6E67 		.ascii	"long unsigned int\000"
 1923      20756E73 
 1923      69676E65 
 1923      6420696E 
 1923      7400
 1924              	.LASF26:
 1925 03f5 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1925      72794D61 
 1925      6E616765 
 1925      6D656E74 
 1925      5F495251 
 1926              	.LASF36:
 1927 040b 49434552 		.ascii	"ICER\000"
 1927      00
 1928              	.LASF8:
 1929 0410 5F5F7569 		.ascii	"__uint32_t\000"
 1929      6E743332 
 1929      5F7400
 1930              	.LASF24:
 1931 041b 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1931      61736B61 
 1931      626C6549 
 1931      6E745F49 
 1931      52516E00 
 1932              	.LASF6:
 1933 042f 5F5F696E 		.ascii	"__int32_t\000"
 1933      7433325F 
ARM GAS  C:\Users\NHANPH~1\AppData\Local\Temp\ccebkbsg.s 			page 69


 1933      7400
 1934              	.LASF63:
 1935 0439 4C4F4144 		.ascii	"LOAD\000"
 1935      00
 1936              	.LASF47:
 1937 043e 43505549 		.ascii	"CPUID\000"
 1937      4400
 1938              	.LASF20:
 1939 0444 646F7562 		.ascii	"double\000"
 1939      6C6500
 1940              	.LASF88:
 1941 044b 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1941      52784275 
 1941      66666572 
 1941      00
 1942              	.LASF60:
 1943 0458 43504143 		.ascii	"CPACR\000"
 1943      5200
 1944              	.LASF75:
 1945 045e 4563686F 		.ascii	"Echo_Read\000"
 1945      5F526561 
 1945      6400
 1946              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
