<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_en0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_en0</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enables corresponding interrupt bit in interrupt register for bank 0</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp68f8ee18594719b6a793e6f4c33d580c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR"></a></p>
<p>If set, Controller will interrupt processor when Ecc logic detects uncorrectable error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga234a3eaade6e600cf67e20e9bbf895fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga234a3eaade6e600cf67e20e9bbf895fb">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga234a3eaade6e600cf67e20e9bbf895fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0870c435ace2f42f9873b5fff6d5495e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga0870c435ace2f42f9873b5fff6d5495e">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0870c435ace2f42f9873b5fff6d5495e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f62c0bc7c211b0e2ce154d00c462b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab5f62c0bc7c211b0e2ce154d00c462b8">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab5f62c0bc7c211b0e2ce154d00c462b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a314277030084762590163873ba215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae8a314277030084762590163873ba215">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gae8a314277030084762590163873ba215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3312822d2b0046dbbe70569db9b07ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga3312822d2b0046dbbe70569db9b07ff6">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga3312822d2b0046dbbe70569db9b07ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fffdf49187b651eec970a5279abe617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga4fffdf49187b651eec970a5279abe617">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4fffdf49187b651eec970a5279abe617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51133e0147c101ec2f228616bf7f9444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga51133e0147c101ec2f228616bf7f9444">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga51133e0147c101ec2f228616bf7f9444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad323afbb87f6041f6f15bc480187a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gad323afbb87f6041f6f15bc480187a9b1">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gad323afbb87f6041f6f15bc480187a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp92ed3645948bd7da7c2b0f0032b98a65"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2ff4ea7234abb756c2256f183cb05be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga2ff4ea7234abb756c2256f183cb05be1">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2ff4ea7234abb756c2256f183cb05be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dd4f08a6fdc25dbbb05384534aea4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga65dd4f08a6fdc25dbbb05384534aea4c">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65dd4f08a6fdc25dbbb05384534aea4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8953e3877d68497429ab066449e3b4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga8953e3877d68497429ab066449e3b4d6">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8953e3877d68497429ab066449e3b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1990bb8a221135c0a86723b073235fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1990bb8a221135c0a86723b073235fac">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga1990bb8a221135c0a86723b073235fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9062161f9d61c45df7254755c3deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaac9062161f9d61c45df7254755c3deb7">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaac9062161f9d61c45df7254755c3deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bd31d9517e1767827d66d1a297facd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga28bd31d9517e1767827d66d1a297facd">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga28bd31d9517e1767827d66d1a297facd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2719dd818d8f13ec11b23ebf6558a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gade2719dd818d8f13ec11b23ebf6558a8">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gade2719dd818d8f13ec11b23ebf6558a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8326e14e96dfbd2411c09e4ed2efb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab8326e14e96dfbd2411c09e4ed2efb9c">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gab8326e14e96dfbd2411c09e4ed2efb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpebd99d9d867272b69e600323d2a621e0"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf0e0e0f4df496fc69bfc808a71530631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf0e0e0f4df496fc69bfc808a71530631">ALT_NAND_STAT_INTR_EN0_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf0e0e0f4df496fc69bfc808a71530631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1332640f731806120ffcf1469f20f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga2e1332640f731806120ffcf1469f20f4">ALT_NAND_STAT_INTR_EN0_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2e1332640f731806120ffcf1469f20f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e22c3056d414ec0c9e2cdf5670642ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga2e22c3056d414ec0c9e2cdf5670642ea">ALT_NAND_STAT_INTR_EN0_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2e22c3056d414ec0c9e2cdf5670642ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8dca6157a7902c4c2974f6ad7c066b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga0f8dca6157a7902c4c2974f6ad7c066b">ALT_NAND_STAT_INTR_EN0_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga0f8dca6157a7902c4c2974f6ad7c066b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af697f28d69929f536ea08e714c85a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5af697f28d69929f536ea08e714c85a7">ALT_NAND_STAT_INTR_EN0_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga5af697f28d69929f536ea08e714c85a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c17cbd8ef5d8313768bbc8d6464360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga53c17cbd8ef5d8313768bbc8d6464360">ALT_NAND_STAT_INTR_EN0_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga53c17cbd8ef5d8313768bbc8d6464360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca2ec50908a42679e2a5af2727e09ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gadca2ec50908a42679e2a5af2727e09ff">ALT_NAND_STAT_INTR_EN0_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gadca2ec50908a42679e2a5af2727e09ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8304e3aaffa8b3a70d4256028b90be7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga8304e3aaffa8b3a70d4256028b90be7d">ALT_NAND_STAT_INTR_EN0_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga8304e3aaffa8b3a70d4256028b90be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60de6b5d1a5f1fdc4c7a5b8bcbf8b7c7"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacc09ed0a1797c2d122f089a99198cebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gacc09ed0a1797c2d122f089a99198cebd">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacc09ed0a1797c2d122f089a99198cebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35b942642198f11d4f3e4a5662dc9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab35b942642198f11d4f3e4a5662dc9c2">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gab35b942642198f11d4f3e4a5662dc9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a91a03968c0dc6ac209e02883fa914c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga3a91a03968c0dc6ac209e02883fa914c">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3a91a03968c0dc6ac209e02883fa914c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4e11955b118905fec82691683dd12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaad4e11955b118905fec82691683dd12c">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaad4e11955b118905fec82691683dd12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8b34a6929e2bb386330cb4a430c114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1c8b34a6929e2bb386330cb4a430c114">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga1c8b34a6929e2bb386330cb4a430c114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac637ca066e0ac96df93b43acfb81be91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gac637ca066e0ac96df93b43acfb81be91">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac637ca066e0ac96df93b43acfb81be91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60ab590bb4c0148bb6b1bcabe74833f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf60ab590bb4c0148bb6b1bcabe74833f">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gaf60ab590bb4c0148bb6b1bcabe74833f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd3afa7c685975b73260e576c651627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gacdd3afa7c685975b73260e576c651627">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gacdd3afa7c685975b73260e576c651627"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc81d7a6630e97bc5235b9fefcc6e1303"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga130cf88eace1601a05b7dd0a3400bad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga130cf88eace1601a05b7dd0a3400bad6">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga130cf88eace1601a05b7dd0a3400bad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2175c7a0d098b0e522f8fbde442f6af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga2175c7a0d098b0e522f8fbde442f6af8">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2175c7a0d098b0e522f8fbde442f6af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe67384389e4af69bde20eb59ff592e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gafe67384389e4af69bde20eb59ff592e2">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafe67384389e4af69bde20eb59ff592e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6d7dc7d7e8efa8fe4fe25d9df1ac17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga9d6d7dc7d7e8efa8fe4fe25d9df1ac17">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga9d6d7dc7d7e8efa8fe4fe25d9df1ac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fab438b03b297dfe4db0ed46ae47842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1fab438b03b297dfe4db0ed46ae47842">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga1fab438b03b297dfe4db0ed46ae47842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213d252f9178749c94a16d5a4c6c1bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga213d252f9178749c94a16d5a4c6c1bcb">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga213d252f9178749c94a16d5a4c6c1bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2c9eed119cdac12e50ff3b2bd4be5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1e2c9eed119cdac12e50ff3b2bd4be5f">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga1e2c9eed119cdac12e50ff3b2bd4be5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461f072932bc2434ad9ad6d981c548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga461f072932bc2434ad9ad6d981c548e2">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga461f072932bc2434ad9ad6d981c548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4c4ce7d7e511c890d108234ed8fe203"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2486de8796054ed6b067a93ca800308e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga2486de8796054ed6b067a93ca800308e">ALT_NAND_STAT_INTR_EN0_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2486de8796054ed6b067a93ca800308e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6da07557397037bf0c841cf6adba62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf6da07557397037bf0c841cf6adba62c">ALT_NAND_STAT_INTR_EN0_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf6da07557397037bf0c841cf6adba62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0fce269d40c548ef1cc8c268fd7f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga0b0fce269d40c548ef1cc8c268fd7f0f">ALT_NAND_STAT_INTR_EN0_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0b0fce269d40c548ef1cc8c268fd7f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdfd22f858589b4a2fdc06ccd204836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5cdfd22f858589b4a2fdc06ccd204836">ALT_NAND_STAT_INTR_EN0_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga5cdfd22f858589b4a2fdc06ccd204836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0c94548f6877fc62336491566fb1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga3f0c94548f6877fc62336491566fb1a0">ALT_NAND_STAT_INTR_EN0_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga3f0c94548f6877fc62336491566fb1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8984107047aeaed2780f8700ce19b8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga8984107047aeaed2780f8700ce19b8ff">ALT_NAND_STAT_INTR_EN0_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8984107047aeaed2780f8700ce19b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a369c781afabadc7fc5cf944b5253f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae7a369c781afabadc7fc5cf944b5253f">ALT_NAND_STAT_INTR_EN0_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gae7a369c781afabadc7fc5cf944b5253f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b57866536c3021de7e2dc48ba9a801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga75b57866536c3021de7e2dc48ba9a801">ALT_NAND_STAT_INTR_EN0_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga75b57866536c3021de7e2dc48ba9a801"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4000a2276f31fd1b7e0df38ed2b5328d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaca5920ceebd6b9d5e5e8900db3925073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaca5920ceebd6b9d5e5e8900db3925073">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaca5920ceebd6b9d5e5e8900db3925073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f512d839ff0026de0d528461edf9459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5f512d839ff0026de0d528461edf9459">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5f512d839ff0026de0d528461edf9459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b388860790aa55f1798fa36309ed6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga73b388860790aa55f1798fa36309ed6a">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga73b388860790aa55f1798fa36309ed6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75c507563453cf0d0df5d319bde92a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf75c507563453cf0d0df5d319bde92a2">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gaf75c507563453cf0d0df5d319bde92a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061dc561a713411270532e02424988db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga061dc561a713411270532e02424988db">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga061dc561a713411270532e02424988db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf551284daf3c61aa43bb2b536c7848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1bf551284daf3c61aa43bb2b536c7848">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1bf551284daf3c61aa43bb2b536c7848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6811627882429d903056c925235a5f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga6811627882429d903056c925235a5f87">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga6811627882429d903056c925235a5f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d6c66a1c94668f15672be61c795f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf6d6c66a1c94668f15672be61c795f2a">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gaf6d6c66a1c94668f15672be61c795f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp22bc2e6f0b8da2359e7e4110c954b1b3"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad7c1937bd1a14f6b491e7df08731340c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gad7c1937bd1a14f6b491e7df08731340c">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad7c1937bd1a14f6b491e7df08731340c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1be7c5ba82c5eaf8fb247ca1e83fb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gad1be7c5ba82c5eaf8fb247ca1e83fb3b">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad1be7c5ba82c5eaf8fb247ca1e83fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95ec6b5183f799f0c4cf7419694861f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae95ec6b5183f799f0c4cf7419694861f">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae95ec6b5183f799f0c4cf7419694861f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa7b62fb2ddf3c1ef0722b2a1e80bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga0aa7b62fb2ddf3c1ef0722b2a1e80bb2">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga0aa7b62fb2ddf3c1ef0722b2a1e80bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851b306ea37be897c89a0d830dbee597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga851b306ea37be897c89a0d830dbee597">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga851b306ea37be897c89a0d830dbee597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212af80a6c7492d607a555f88de87603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga212af80a6c7492d607a555f88de87603">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga212af80a6c7492d607a555f88de87603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf437eb9beb363ed4b57183ecd031640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gacf437eb9beb363ed4b57183ecd031640">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gacf437eb9beb363ed4b57183ecd031640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7f97fe87fc25a3271dd53266906f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaaa7f97fe87fc25a3271dd53266906f7a">ALT_NAND_STAT_INTR_EN0_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gaaa7f97fe87fc25a3271dd53266906f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp257ad84d70f4572734eb591aa9a3ef64"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacf136529d354800f237244c633a1fa69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gacf136529d354800f237244c633a1fa69">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacf136529d354800f237244c633a1fa69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2e875e697fd53c2ce89892d4a8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gabe2e875e697fd53c2ce89892d4a8cd1b">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gabe2e875e697fd53c2ce89892d4a8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cf3a913ac35b866bdd36a27d5b0c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab7cf3a913ac35b866bdd36a27d5b0c37">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab7cf3a913ac35b866bdd36a27d5b0c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca35d5cc0533e5e1c8f9368d3f63143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga0ca35d5cc0533e5e1c8f9368d3f63143">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga0ca35d5cc0533e5e1c8f9368d3f63143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce12bc7739bba7ff4adc436b33c7fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga6ce12bc7739bba7ff4adc436b33c7fdb">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga6ce12bc7739bba7ff4adc436b33c7fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68047f48747b95c058888a6687d20619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga68047f48747b95c058888a6687d20619">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga68047f48747b95c058888a6687d20619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22601d60e755bb0f9484498d9030b7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga22601d60e755bb0f9484498d9030b7b3">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga22601d60e755bb0f9484498d9030b7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3cd848f970cc7370e7b6b71a243621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaac3cd848f970cc7370e7b6b71a243621">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gaac3cd848f970cc7370e7b6b71a243621"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb81d1928038ed677cea5eb7dc121adae"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae075a0d1cc27c37122990a7b28fbff84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae075a0d1cc27c37122990a7b28fbff84">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae075a0d1cc27c37122990a7b28fbff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d441c6dba526ee5ceebce8a8dcb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga629d441c6dba526ee5ceebce8a8dcb24">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga629d441c6dba526ee5ceebce8a8dcb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c698b8aeb377d0bc9f56172fd8678c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga02c698b8aeb377d0bc9f56172fd8678c">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga02c698b8aeb377d0bc9f56172fd8678c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841a01d07eba3373beabab0e80d5c738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga841a01d07eba3373beabab0e80d5c738">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga841a01d07eba3373beabab0e80d5c738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe52195cd7f26e8da2dff331d344a653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gabe52195cd7f26e8da2dff331d344a653">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:gabe52195cd7f26e8da2dff331d344a653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89da686c693e058b09d96eda9db69a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae89da686c693e058b09d96eda9db69a5">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae89da686c693e058b09d96eda9db69a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed4442bc3f869a7e2f19ca3941ddd24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gafed4442bc3f869a7e2f19ca3941ddd24">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gafed4442bc3f869a7e2f19ca3941ddd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9097f70de1e68844ddfe2c842a879056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga9097f70de1e68844ddfe2c842a879056">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga9097f70de1e68844ddfe2c842a879056"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdbf14933a6027533bc0ac951898edc12"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7e1981d03b2ee2c6390eef4a1c47144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf7e1981d03b2ee2c6390eef4a1c47144">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf7e1981d03b2ee2c6390eef4a1c47144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70b4e45f45d370bafe46a40bc76692b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gad70b4e45f45d370bafe46a40bc76692b">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad70b4e45f45d370bafe46a40bc76692b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b16b4f2b695f03816a79b94448a53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaa3b16b4f2b695f03816a79b94448a53a">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa3b16b4f2b695f03816a79b94448a53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313b0d4c6a1cf452860dd92913298022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga313b0d4c6a1cf452860dd92913298022">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga313b0d4c6a1cf452860dd92913298022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b040c8b996f206e27b4da36ee0b21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaa7b040c8b996f206e27b4da36ee0b21a">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gaa7b040c8b996f206e27b4da36ee0b21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6270f1c8dfa2d25f069255c0895d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5b6270f1c8dfa2d25f069255c0895d33">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5b6270f1c8dfa2d25f069255c0895d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2d610ab351494696cd3bb10e02bc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga7d2d610ab351494696cd3bb10e02bc3b">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga7d2d610ab351494696cd3bb10e02bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4401ba307b474b65eb83aecda5bddbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga4401ba307b474b65eb83aecda5bddbc7">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga4401ba307b474b65eb83aecda5bddbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp57697d20a346df6c11c1a1b5197c6a8d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab2f7823fbf30817694eb0d86a100b04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab2f7823fbf30817694eb0d86a100b04f">ALT_NAND_STAT_INTR_EN0_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gab2f7823fbf30817694eb0d86a100b04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75a80ea3d6eec2041d5789e40b3cdf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab75a80ea3d6eec2041d5789e40b3cdf6">ALT_NAND_STAT_INTR_EN0_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gab75a80ea3d6eec2041d5789e40b3cdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9bb57653e7cdf5a340dbcbea9fc634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga6e9bb57653e7cdf5a340dbcbea9fc634">ALT_NAND_STAT_INTR_EN0_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6e9bb57653e7cdf5a340dbcbea9fc634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97a5fbb79c9d6ce7330a47707060158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gab97a5fbb79c9d6ce7330a47707060158">ALT_NAND_STAT_INTR_EN0_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gab97a5fbb79c9d6ce7330a47707060158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa930c8199b7b32314ac021f0f725fa1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaa930c8199b7b32314ac021f0f725fa1a">ALT_NAND_STAT_INTR_EN0_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gaa930c8199b7b32314ac021f0f725fa1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad742b6422b7dac33fb4099965b646829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gad742b6422b7dac33fb4099965b646829">ALT_NAND_STAT_INTR_EN0_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad742b6422b7dac33fb4099965b646829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c026dd973ca98265d5ae4b2740bff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gac4c026dd973ca98265d5ae4b2740bff4">ALT_NAND_STAT_INTR_EN0_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gac4c026dd973ca98265d5ae4b2740bff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b19427b5a9f6a003e61a912daae9c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5b19427b5a9f6a003e61a912daae9c4d">ALT_NAND_STAT_INTR_EN0_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga5b19427b5a9f6a003e61a912daae9c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp13b36ebd2dccda02b147c56d0cfc762b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_RST_COMP"></a></p>
<p>A reset command has completed on this bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf79bd76e74e56138c151dd80c0a9fec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaf79bd76e74e56138c151dd80c0a9fec1">ALT_NAND_STAT_INTR_EN0_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaf79bd76e74e56138c151dd80c0a9fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6094defe5298987233a80119133afad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae6094defe5298987233a80119133afad">ALT_NAND_STAT_INTR_EN0_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gae6094defe5298987233a80119133afad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5512a17d32529bf3679b929e7bfad340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga5512a17d32529bf3679b929e7bfad340">ALT_NAND_STAT_INTR_EN0_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5512a17d32529bf3679b929e7bfad340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76d5429c3660f8ad4ed2acb1d905e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae76d5429c3660f8ad4ed2acb1d905e43">ALT_NAND_STAT_INTR_EN0_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gae76d5429c3660f8ad4ed2acb1d905e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0ac429f35e1d6d6da4550e462c6533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga9d0ac429f35e1d6d6da4550e462c6533">ALT_NAND_STAT_INTR_EN0_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga9d0ac429f35e1d6d6da4550e462c6533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fca43cb82dd6abe9de41c1d44f4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga582fca43cb82dd6abe9de41c1d44f4af">ALT_NAND_STAT_INTR_EN0_RST_COMP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga582fca43cb82dd6abe9de41c1d44f4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6e7bf9c09ca4d4de0d7581add1dc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga1b6e7bf9c09ca4d4de0d7581add1dc8e">ALT_NAND_STAT_INTR_EN0_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga1b6e7bf9c09ca4d4de0d7581add1dc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a096daed135ca10f3c69c807555f1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga6a096daed135ca10f3c69c807555f1ff">ALT_NAND_STAT_INTR_EN0_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga6a096daed135ca10f3c69c807555f1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp672d707f190ecbbb3598e33d5218650f"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa505030cd011b187387f4c5dfe92d344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gaa505030cd011b187387f4c5dfe92d344">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa505030cd011b187387f4c5dfe92d344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3282cfcacc95008cc144d1c71fef1d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga3282cfcacc95008cc144d1c71fef1d07">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3282cfcacc95008cc144d1c71fef1d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888494d6e6575ce1e64a4c6cde7b07ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga888494d6e6575ce1e64a4c6cde7b07ad">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga888494d6e6575ce1e64a4c6cde7b07ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67165d25b8200556220626e64a7d1f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga67165d25b8200556220626e64a7d1f5f">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga67165d25b8200556220626e64a7d1f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f21fd119e55c6dd134ac0ca7937d68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga8f21fd119e55c6dd134ac0ca7937d68f">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga8f21fd119e55c6dd134ac0ca7937d68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46c94ef5855d301699f7f55c820777b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae46c94ef5855d301699f7f55c820777b">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae46c94ef5855d301699f7f55c820777b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72362001336f04ca23fdae1f018daf28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga72362001336f04ca23fdae1f018daf28">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga72362001336f04ca23fdae1f018daf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d4e24bbc715b2ebe960f4805e35275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga19d4e24bbc715b2ebe960f4805e35275">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga19d4e24bbc715b2ebe960f4805e35275"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp86395d85e3f14f2be861dc5d963766d0"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga26962f9e88b1390dc576e69729cd9e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga26962f9e88b1390dc576e69729cd9e8b">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga26962f9e88b1390dc576e69729cd9e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68aaad0f1a817907029b4091a5abe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae68aaad0f1a817907029b4091a5abe52">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gae68aaad0f1a817907029b4091a5abe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452d6485e6da9783d161a0c7b558542a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga452d6485e6da9783d161a0c7b558542a">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga452d6485e6da9783d161a0c7b558542a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65eeef9f2d16c958a36a87d2f98e670f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga65eeef9f2d16c958a36a87d2f98e670f">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ga65eeef9f2d16c958a36a87d2f98e670f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de01b8a53bffd9be0f2e0854c4876c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga6de01b8a53bffd9be0f2e0854c4876c4">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga6de01b8a53bffd9be0f2e0854c4876c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dc370d9aa581b743b02d83644bfc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga03dc370d9aa581b743b02d83644bfc07">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga03dc370d9aa581b743b02d83644bfc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ee8ab1298e73926c782a06cd33f124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga45ee8ab1298e73926c782a06cd33f124">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga45ee8ab1298e73926c782a06cd33f124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79c3a369e0d59b4c9dc9b421b6a1ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gae79c3a369e0d59b4c9dc9b421b6a1ec5">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:gae79c3a369e0d59b4c9dc9b421b6a1ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s">ALT_NAND_STAT_INTR_EN0_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga847c9212331516ca1bfca23162f73afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ga847c9212331516ca1bfca23162f73afe">ALT_NAND_STAT_INTR_EN0_OFST</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga847c9212331516ca1bfca23162f73afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafeb95dfc8f08633fd5961d5f16b976d7"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s">ALT_NAND_STAT_INTR_EN0_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gafeb95dfc8f08633fd5961d5f16b976d7">ALT_NAND_STAT_INTR_EN0_t</a></td></tr>
<tr class="separator:gafeb95dfc8f08633fd5961d5f16b976d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_EN0_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html">ALT_NAND_STAT_INTR_EN0</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1979deb9c8b7651d9899ca6fdf8dc029"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02d44eac41fd44644b981e4624556bd3"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab5b2186309c3cf2996e0615d0652c14e"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc95a7396f7b57cafe1f2e4e8b22db5c"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59ddba48a8559e5910dcbd1aea6fe443"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a106b540db141a09215142b0123856778"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e2a58222588978caac597dbfbec379d"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3bd0aa151f5a0da957d80e92dc1a4f3f"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a50cc515eb82a0fa18c9e5d51c6c92968"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f65bdc329c661393956af4be26c6133"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af61da9e4711b7793065d3a672528cefb"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af65d7c98fb685b5bd5d38aeb74a75899"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af9b48bda4f49b407fcc5700bae33aaba"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a660ad440a422a69c78e4d300dea72975"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad4376986ba12f7a841a064eeb93e66ce"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a162a22b6f5b533880202599211b57b"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4036958284b4665428261516fd4f5e2"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga234a3eaade6e600cf67e20e9bbf895fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0870c435ace2f42f9873b5fff6d5495e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5f62c0bc7c211b0e2ce154d00c462b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8a314277030084762590163873ba215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3312822d2b0046dbbe70569db9b07ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4fffdf49187b651eec970a5279abe617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51133e0147c101ec2f228616bf7f9444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad323afbb87f6041f6f15bc480187a9b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN0_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2ff4ea7234abb756c2256f183cb05be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65dd4f08a6fdc25dbbb05384534aea4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8953e3877d68497429ab066449e3b4d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1990bb8a221135c0a86723b073235fac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaac9062161f9d61c45df7254755c3deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga28bd31d9517e1767827d66d1a297facd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade2719dd818d8f13ec11b23ebf6558a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab8326e14e96dfbd2411c09e4ed2efb9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN0_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf0e0e0f4df496fc69bfc808a71530631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e1332640f731806120ffcf1469f20f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e22c3056d414ec0c9e2cdf5670642ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f8dca6157a7902c4c2974f6ad7c066b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5af697f28d69929f536ea08e714c85a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga53c17cbd8ef5d8313768bbc8d6464360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadca2ec50908a42679e2a5af2727e09ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8304e3aaffa8b3a70d4256028b90be7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_TIME_OUT">ALT_NAND_STAT_INTR_EN0_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacc09ed0a1797c2d122f089a99198cebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab35b942642198f11d4f3e4a5662dc9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a91a03968c0dc6ac209e02883fa914c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaad4e11955b118905fec82691683dd12c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1c8b34a6929e2bb386330cb4a430c114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac637ca066e0ac96df93b43acfb81be91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf60ab590bb4c0148bb6b1bcabe74833f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacdd3afa7c685975b73260e576c651627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN0_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga130cf88eace1601a05b7dd0a3400bad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2175c7a0d098b0e522f8fbde442f6af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe67384389e4af69bde20eb59ff592e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d6d7dc7d7e8efa8fe4fe25d9df1ac17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1fab438b03b297dfe4db0ed46ae47842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga213d252f9178749c94a16d5a4c6c1bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e2c9eed119cdac12e50ff3b2bd4be5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga461f072932bc2434ad9ad6d981c548e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_FAIL">ALT_NAND_STAT_INTR_EN0_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2486de8796054ed6b067a93ca800308e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf6da07557397037bf0c841cf6adba62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b0fce269d40c548ef1cc8c268fd7f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5cdfd22f858589b4a2fdc06ccd204836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3f0c94548f6877fc62336491566fb1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8984107047aeaed2780f8700ce19b8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7a369c781afabadc7fc5cf944b5253f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga75b57866536c3021de7e2dc48ba9a801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LD_COMP">ALT_NAND_STAT_INTR_EN0_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaca5920ceebd6b9d5e5e8900db3925073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f512d839ff0026de0d528461edf9459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73b388860790aa55f1798fa36309ed6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf75c507563453cf0d0df5d319bde92a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga061dc561a713411270532e02424988db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1bf551284daf3c61aa43bb2b536c7848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6811627882429d903056c925235a5f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf6d6c66a1c94668f15672be61c795f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN0_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7c1937bd1a14f6b491e7df08731340c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1be7c5ba82c5eaf8fb247ca1e83fb3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae95ec6b5183f799f0c4cf7419694861f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0aa7b62fb2ddf3c1ef0722b2a1e80bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga851b306ea37be897c89a0d830dbee597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga212af80a6c7492d607a555f88de87603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf437eb9beb363ed4b57183ecd031640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaa7f97fe87fc25a3271dd53266906f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_ERASE_COMP">ALT_NAND_STAT_INTR_EN0_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacf136529d354800f237244c633a1fa69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe2e875e697fd53c2ce89892d4a8cd1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7cf3a913ac35b866bdd36a27d5b0c37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ca35d5cc0533e5e1c8f9368d3f63143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ce12bc7739bba7ff4adc436b33c7fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga68047f48747b95c058888a6687d20619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22601d60e755bb0f9484498d9030b7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaac3cd848f970cc7370e7b6b71a243621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN0_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae075a0d1cc27c37122990a7b28fbff84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga629d441c6dba526ee5ceebce8a8dcb24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02c698b8aeb377d0bc9f56172fd8678c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga841a01d07eba3373beabab0e80d5c738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabe52195cd7f26e8da2dff331d344a653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae89da686c693e058b09d96eda9db69a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafed4442bc3f869a7e2f19ca3941ddd24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9097f70de1e68844ddfe2c842a879056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_LOCKED_BLK">ALT_NAND_STAT_INTR_EN0_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7e1981d03b2ee2c6390eef4a1c47144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad70b4e45f45d370bafe46a40bc76692b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3b16b4f2b695f03816a79b94448a53a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga313b0d4c6a1cf452860dd92913298022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7b040c8b996f206e27b4da36ee0b21a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b6270f1c8dfa2d25f069255c0895d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d2d610ab351494696cd3bb10e02bc3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4401ba307b474b65eb83aecda5bddbc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_UNSUP_CMD">ALT_NAND_STAT_INTR_EN0_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab2f7823fbf30817694eb0d86a100b04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab75a80ea3d6eec2041d5789e40b3cdf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e9bb57653e7cdf5a340dbcbea9fc634"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab97a5fbb79c9d6ce7330a47707060158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa930c8199b7b32314ac021f0f725fa1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad742b6422b7dac33fb4099965b646829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac4c026dd973ca98265d5ae4b2740bff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5b19427b5a9f6a003e61a912daae9c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_INT_ACT">ALT_NAND_STAT_INTR_EN0_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf79bd76e74e56138c151dd80c0a9fec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae6094defe5298987233a80119133afad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5512a17d32529bf3679b929e7bfad340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae76d5429c3660f8ad4ed2acb1d905e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9d0ac429f35e1d6d6da4550e462c6533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga582fca43cb82dd6abe9de41c1d44f4af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b6e7bf9c09ca4d4de0d7581add1dc8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6a096daed135ca10f3c69c807555f1ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_RST_COMP">ALT_NAND_STAT_INTR_EN0_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa505030cd011b187387f4c5dfe92d344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3282cfcacc95008cc144d1c71fef1d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga888494d6e6575ce1e64a4c6cde7b07ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67165d25b8200556220626e64a7d1f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8f21fd119e55c6dd134ac0ca7937d68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae46c94ef5855d301699f7f55c820777b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72362001336f04ca23fdae1f018daf28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga19d4e24bbc715b2ebe960f4805e35275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN0_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga26962f9e88b1390dc576e69729cd9e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae68aaad0f1a817907029b4091a5abe52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga452d6485e6da9783d161a0c7b558542a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65eeef9f2d16c958a36a87d2f98e670f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6de01b8a53bffd9be0f2e0854c4876c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03dc370d9aa581b743b02d83644bfc07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45ee8ab1298e73926c782a06cd33f124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae79c3a369e0d59b4c9dc9b421b6a1ec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN0_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga847c9212331516ca1bfca23162f73afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN0_OFST&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html">ALT_NAND_STAT_INTR_EN0</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gafeb95dfc8f08633fd5961d5f16b976d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0__s">ALT_NAND_STAT_INTR_EN0_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html#gafeb95dfc8f08633fd5961d5f16b976d7">ALT_NAND_STAT_INTR_EN0_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n0.html">ALT_NAND_STAT_INTR_EN0</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:03 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
