// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_loop_height_pro_erode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tmp_15_loc_dout,
        tmp_15_loc_empty_n,
        tmp_15_loc_read,
        tmp_loc_dout,
        tmp_loc_empty_n,
        tmp_loc_read,
        rows_cast727_loc_dout,
        rows_cast727_loc_empty_n,
        rows_cast727_loc_read,
        p_neg393_i_loc_dout,
        p_neg393_i_loc_empty_n,
        p_neg393_i_loc_read,
        rows,
        p_neg393_i_cast_loc_dout,
        p_neg393_i_cast_loc_empty_n,
        p_neg393_i_cast_loc_read,
        tmp_16_cast_loc_dout,
        tmp_16_cast_loc_empty_n,
        tmp_16_cast_loc_read,
        cols,
        tmp_16_loc_dout,
        tmp_16_loc_empty_n,
        tmp_16_loc_read,
        g_img_0_data_stream_0_V_dout,
        g_img_0_data_stream_0_V_empty_n,
        g_img_0_data_stream_0_V_read,
        g_img_1_data_stream_0_V_din,
        g_img_1_data_stream_0_V_full_n,
        g_img_1_data_stream_0_V_write,
        switch_loc_dout,
        switch_loc_empty_n,
        switch_loc_read,
        p_neg393_i_loc_out_din,
        p_neg393_i_loc_out_full_n,
        p_neg393_i_loc_out_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state14 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] tmp_15_loc_dout;
input   tmp_15_loc_empty_n;
output   tmp_15_loc_read;
input  [10:0] tmp_loc_dout;
input   tmp_loc_empty_n;
output   tmp_loc_read;
input  [10:0] rows_cast727_loc_dout;
input   rows_cast727_loc_empty_n;
output   rows_cast727_loc_read;
input  [10:0] p_neg393_i_loc_dout;
input   p_neg393_i_loc_empty_n;
output   p_neg393_i_loc_read;
input  [31:0] rows;
input  [10:0] p_neg393_i_cast_loc_dout;
input   p_neg393_i_cast_loc_empty_n;
output   p_neg393_i_cast_loc_read;
input  [10:0] tmp_16_cast_loc_dout;
input   tmp_16_cast_loc_empty_n;
output   tmp_16_cast_loc_read;
input  [31:0] cols;
input  [10:0] tmp_16_loc_dout;
input   tmp_16_loc_empty_n;
output   tmp_16_loc_read;
input  [7:0] g_img_0_data_stream_0_V_dout;
input   g_img_0_data_stream_0_V_empty_n;
output   g_img_0_data_stream_0_V_read;
output  [7:0] g_img_1_data_stream_0_V_din;
input   g_img_1_data_stream_0_V_full_n;
output   g_img_1_data_stream_0_V_write;
input  [0:0] switch_loc_dout;
input   switch_loc_empty_n;
output   switch_loc_read;
output  [10:0] p_neg393_i_loc_out_din;
input   p_neg393_i_loc_out_full_n;
output   p_neg393_i_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tmp_15_loc_read;
reg tmp_loc_read;
reg rows_cast727_loc_read;
reg p_neg393_i_loc_read;
reg p_neg393_i_cast_loc_read;
reg tmp_16_cast_loc_read;
reg tmp_16_loc_read;
reg g_img_0_data_stream_0_V_read;
reg g_img_1_data_stream_0_V_write;
reg switch_loc_read;
reg p_neg393_i_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    tmp_15_loc_blk_n;
reg    tmp_loc_blk_n;
reg    rows_cast727_loc_blk_n;
reg    p_neg393_i_loc_blk_n;
reg    p_neg393_i_cast_loc_blk_n;
reg    tmp_16_cast_loc_blk_n;
reg    tmp_16_loc_blk_n;
reg    g_img_0_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_i_i_i_i_reg_1363;
reg   [0:0] icmp_reg_1316;
reg   [0:0] tmp_21_i_i_reg_1266;
reg    g_img_1_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375;
reg    switch_loc_blk_n;
reg    p_neg393_i_loc_out_blk_n;
reg   [10:0] t_V_1_reg_433;
reg   [7:0] reg_444;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op138_read_state5;
reg    ap_predicate_op139_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
wire    ap_block_state12_pp0_stage0_iter8;
reg    ap_block_state13_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] ap_reg_pp0_iter2_reg_444;
reg   [10:0] p_neg393_i_loc_read_reg_1194;
reg    ap_block_state1;
reg   [10:0] tmp_15_loc_read_reg_1199;
reg   [10:0] tmp_loc_read_reg_1204;
reg   [10:0] rows_cast727_loc_rea_reg_1209;
reg   [10:0] p_neg393_i_cast_loc_r_reg_1215;
wire   [1:0] tmp_fu_451_p1;
reg   [1:0] tmp_reg_1220;
reg   [10:0] tmp_16_loc_read_reg_1225;
reg   [0:0] switch_loc_read_reg_1230;
wire   [11:0] tmp_1_fu_455_p1;
wire   [11:0] tmp_2_fu_459_p1;
wire   [1:0] tmp_3_fu_463_p1;
reg   [1:0] tmp_3_reg_1250;
wire   [10:0] i_V_fu_476_p2;
reg   [10:0] i_V_reg_1261;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_21_i_i_fu_482_p2;
wire   [0:0] exitcond389_i_i_i_fu_471_p2;
wire   [0:0] tmp_99_i_i_fu_487_p2;
reg   [0:0] tmp_99_i_i_reg_1271;
wire   [11:0] tmp_102_i_i_fu_492_p2;
reg   [11:0] tmp_102_i_i_reg_1278;
wire   [0:0] tmp_104_i_i_fu_498_p2;
reg   [0:0] tmp_104_i_i_reg_1284;
wire   [11:0] p_assign_4_1_i_i_fu_503_p2;
reg   [11:0] p_assign_4_1_i_i_reg_1289;
wire   [0:0] tmp_104_1_i_i_fu_509_p2;
reg   [0:0] tmp_104_1_i_i_reg_1295;
wire   [11:0] p_assign_4_2_i_i_fu_514_p2;
reg   [11:0] p_assign_4_2_i_i_reg_1300;
wire   [0:0] tmp_104_2_i_i_fu_520_p2;
reg   [0:0] tmp_104_2_i_i_reg_1306;
wire   [0:0] tmp_35_not_i_i_fu_525_p2;
reg   [0:0] tmp_35_not_i_i_reg_1311;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_fu_540_p2;
wire   [0:0] tmp_76_i_i_fu_546_p2;
reg   [0:0] tmp_76_i_i_reg_1321;
wire   [0:0] tmp_76_2_i_i_fu_552_p2;
reg   [0:0] tmp_76_2_i_i_reg_1325;
wire   [1:0] tmp_24_fu_663_p1;
reg   [1:0] tmp_24_reg_1329;
wire   [1:0] row_assign_7_1_t_i_i_fu_688_p2;
reg   [1:0] row_assign_7_1_t_i_i_reg_1334;
wire   [1:0] row_assign_7_2_t_i_i_fu_714_p2;
reg   [1:0] row_assign_7_2_t_i_i_reg_1339;
wire   [0:0] exitcond388_i_i_i_fu_723_p2;
reg   [0:0] exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344;
reg   [0:0] ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344;
wire   [10:0] j_V_fu_728_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] ImagLoc_x_fu_750_p2;
reg   [11:0] ImagLoc_x_reg_1353;
wire   [10:0] ImagLoc_x_cast_fu_756_p2;
reg   [10:0] ImagLoc_x_cast_reg_1358;
wire   [0:0] or_cond_i_i_i_i_fu_781_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363;
wire   [0:0] brmerge_i_i_fu_787_p2;
reg   [0:0] brmerge_i_i_reg_1368;
reg   [0:0] ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
reg   [0:0] ap_reg_pp0_iter2_brmerge_i_i_reg_1368;
wire   [0:0] or_cond_i_i_i_fu_792_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375;
reg   [0:0] ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375;
wire   [1:0] col_assign_fu_828_p2;
reg   [1:0] col_assign_reg_1379;
reg   [1:0] ap_reg_pp0_iter2_col_assign_reg_1379;
reg   [10:0] k_buf_0_val_3_addr_reg_1386;
reg   [10:0] k_buf_0_val_4_addr_reg_1392;
reg   [10:0] ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392;
reg   [10:0] k_buf_0_val_5_addr_reg_1398;
reg   [10:0] ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] k_buf_0_val_3_load_reg_1404;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] k_buf_0_val_4_load_reg_1410;
wire   [7:0] k_buf_0_val_5_q0;
reg   [7:0] k_buf_0_val_5_load_reg_1416;
wire   [7:0] src_kernel_win_0_va_9_fu_919_p3;
reg   [7:0] src_kernel_win_0_va_9_reg_1421;
reg   [7:0] ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
reg   [7:0] ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421;
wire   [7:0] src_kernel_win_0_va_10_fu_937_p3;
reg   [7:0] src_kernel_win_0_va_10_reg_1428;
reg   [7:0] ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428;
wire   [7:0] src_kernel_win_0_va_11_fu_955_p3;
reg   [7:0] src_kernel_win_0_va_11_reg_1435;
wire   [7:0] temp_0_i_i_059_i_1_s_fu_981_p3;
reg   [7:0] temp_0_i_i_059_i_1_s_reg_1441;
wire   [7:0] p_059_i_2_0_2_i_i_fu_1012_p3;
reg   [7:0] p_059_i_2_0_2_i_i_reg_1448;
reg   [7:0] src_kernel_win_0_va_14_reg_1454;
wire   [7:0] temp_0_i_i_059_i_1_2_fu_1029_p3;
reg   [7:0] temp_0_i_i_059_i_1_2_reg_1459;
wire   [0:0] tmp_124_1_1_i_i_fu_1036_p2;
reg   [0:0] tmp_124_1_1_i_i_reg_1464;
wire   [7:0] temp_0_i_i_059_i_1_4_fu_1064_p3;
reg   [7:0] temp_0_i_i_059_i_1_4_reg_1469;
reg   [7:0] src_kernel_win_0_va_12_reg_1476;
wire   [7:0] p_059_i_2_2_i_i_fu_1089_p3;
reg   [7:0] p_059_i_2_2_i_i_reg_1481;
wire   [0:0] tmp_124_2_1_i_i_fu_1095_p2;
reg   [0:0] tmp_124_2_1_i_i_reg_1486;
wire   [7:0] tmp_7_fu_1130_p3;
reg   [7:0] tmp_7_reg_1491;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [10:0] t_V_reg_421;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_42_i_i_fu_821_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_250;
reg   [7:0] src_kernel_win_0_va_1_fu_254;
reg   [7:0] src_kernel_win_0_va_2_fu_258;
reg   [7:0] src_kernel_win_0_va_3_fu_262;
reg   [7:0] src_kernel_win_0_va_4_fu_266;
reg   [7:0] src_kernel_win_0_va_5_fu_270;
reg   [7:0] right_border_buf_0_s_fu_274;
wire   [7:0] col_buf_0_val_2_0_fu_887_p3;
reg   [7:0] right_border_buf_0_1_fu_278;
wire   [7:0] col_buf_0_val_1_0_fu_870_p3;
reg   [7:0] right_border_buf_0_2_fu_282;
wire   [7:0] col_buf_0_val_0_0_fu_853_p3;
wire   [11:0] t_V_cast_i_i_fu_467_p1;
wire   [9:0] tmp_4_fu_530_p4;
wire   [0:0] tmp_17_fu_564_p3;
wire   [0:0] rev_fu_571_p2;
wire   [0:0] tmp_18_fu_582_p3;
wire   [0:0] tmp_20_fu_600_p3;
wire   [0:0] rev1_fu_607_p2;
wire   [0:0] tmp_22_fu_625_p3;
wire   [0:0] rev2_fu_632_p2;
wire   [0:0] or_cond_i423_i_i_i_fu_577_p2;
wire   [10:0] tmp_102_i_i_cast_fu_558_p2;
wire   [10:0] p_assign_5_i_i_fu_589_p3;
wire   [10:0] y_1_i_i_fu_650_p3;
wire   [10:0] row_assign_7_i_i_fu_658_p2;
wire   [1:0] tmp_19_fu_596_p1;
wire   [0:0] tmp_21_fu_618_p3;
wire   [0:0] or_cond_i423_i_1_i_i_fu_613_p2;
wire   [1:0] tmp_s_fu_667_p2;
wire   [1:0] tmp_10_fu_673_p3;
wire   [1:0] tmp_11_fu_680_p3;
wire   [0:0] tmp_23_fu_643_p3;
wire   [0:0] or_cond_i423_i_2_i_i_fu_638_p2;
wire   [1:0] tmp_12_fu_693_p2;
wire   [1:0] tmp_14_fu_699_p3;
wire   [1:0] tmp_15_fu_706_p3;
wire   [9:0] tmp_25_fu_734_p4;
wire   [11:0] t_V_1_cast_i_i_fu_719_p1;
wire   [0:0] tmp_26_fu_762_p3;
wire   [0:0] tmp_28_i_i_fu_776_p2;
wire   [0:0] rev3_fu_770_p2;
wire   [0:0] icmp1_fu_744_p2;
wire   [0:0] tmp_27_fu_797_p3;
wire   [10:0] p_assign_1_fu_804_p3;
wire   [10:0] x_fu_811_p3;
wire   [1:0] tmp_28_fu_817_p1;
wire   [7:0] tmp_5_fu_842_p5;
wire   [7:0] tmp_6_fu_859_p5;
wire   [7:0] tmp_8_fu_876_p5;
wire   [7:0] tmp_9_fu_908_p5;
wire   [7:0] tmp_13_fu_926_p5;
wire   [7:0] tmp_16_fu_944_p5;
wire   [7:0] p_059_i_2_0_i_i_fu_968_p3;
wire   [0:0] tmp_124_0_1_i_i_fu_975_p2;
wire   [0:0] tmp_124_0_2_i_i_fu_1002_p2;
wire   [7:0] temp_0_i_i_059_i_1_1_fu_1006_p3;
wire   [0:0] tmp_124_1_i_i_fu_1024_p2;
wire   [7:0] temp_0_i_i_059_i_1_3_fu_1054_p3;
wire   [0:0] tmp_124_1_2_i_i_fu_1059_p2;
wire   [0:0] tmp_124_2_i_i_fu_1077_p2;
wire   [7:0] temp_0_i_i_059_i_1_5_fu_1082_p3;
wire   [7:0] temp_0_i_i_059_i_1_6_fu_1113_p3;
wire   [0:0] tmp_124_2_2_i_i_fu_1118_p2;
wire   [7:0] temp_0_i_i_059_i_1_7_fu_1123_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_980;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

Loop_loop_height_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Loop_loop_height_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_1386),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(reg_444)
);

Loop_loop_height_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U24(
    .din0(right_border_buf_0_2_fu_282),
    .din1(8'd0),
    .din2(8'd0),
    .din3(ap_reg_pp0_iter2_col_assign_reg_1379),
    .dout(tmp_5_fu_842_p5)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U25(
    .din0(right_border_buf_0_1_fu_278),
    .din1(8'd0),
    .din2(8'd0),
    .din3(ap_reg_pp0_iter2_col_assign_reg_1379),
    .dout(tmp_6_fu_859_p5)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U26(
    .din0(right_border_buf_0_s_fu_274),
    .din1(8'd0),
    .din2(8'd0),
    .din3(ap_reg_pp0_iter2_col_assign_reg_1379),
    .dout(tmp_8_fu_876_p5)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U27(
    .din0(col_buf_0_val_0_0_fu_853_p3),
    .din1(col_buf_0_val_1_0_fu_870_p3),
    .din2(col_buf_0_val_2_0_fu_887_p3),
    .din3(tmp_24_reg_1329),
    .dout(tmp_9_fu_908_p5)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U28(
    .din0(col_buf_0_val_0_0_fu_853_p3),
    .din1(col_buf_0_val_1_0_fu_870_p3),
    .din2(col_buf_0_val_2_0_fu_887_p3),
    .din3(row_assign_7_1_t_i_i_reg_1334),
    .dout(tmp_13_fu_926_p5)
);

erode_hls_mux_32_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
erode_hls_mux_32_g8j_U29(
    .din0(col_buf_0_val_0_0_fu_853_p3),
    .din1(col_buf_0_val_1_0_fu_870_p3),
    .din2(col_buf_0_val_2_0_fu_887_p3),
    .din3(row_assign_7_2_t_i_i_reg_1339),
    .dout(tmp_16_fu_944_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond389_i_i_i_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_i_fu_723_p2 == 1'd0))) begin
        t_V_1_reg_433 <= j_V_fu_728_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_1_reg_433 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        t_V_reg_421 <= i_V_reg_1261;
    end else if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_421 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond388_i_i_i_fu_723_p2 == 1'd0))) begin
        ImagLoc_x_cast_reg_1358 <= ImagLoc_x_cast_fu_756_p2;
        ImagLoc_x_reg_1353 <= ImagLoc_x_fu_750_p2;
        brmerge_i_i_reg_1368 <= brmerge_i_i_fu_787_p2;
        or_cond_i_i_i_i_reg_1363 <= or_cond_i_i_i_i_fu_781_p2;
        or_cond_i_i_i_reg_1375 <= or_cond_i_i_i_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_brmerge_i_i_reg_1368 <= brmerge_i_i_reg_1368;
        ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344 <= exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 <= or_cond_i_i_i_i_reg_1363;
        ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375 <= or_cond_i_i_i_reg_1375;
        col_assign_reg_1379 <= col_assign_fu_828_p2;
        exitcond388_i_i_i_reg_1344 <= exitcond388_i_i_i_fu_723_p2;
        k_buf_0_val_3_addr_reg_1386 <= tmp_42_i_i_fu_821_p1;
        k_buf_0_val_4_addr_reg_1392 <= tmp_42_i_i_fu_821_p1;
        k_buf_0_val_5_addr_reg_1398 <= tmp_42_i_i_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_brmerge_i_i_reg_1368 <= ap_reg_pp0_iter1_brmerge_i_i_reg_1368;
        ap_reg_pp0_iter2_col_assign_reg_1379 <= col_assign_reg_1379;
        ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter1_exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter2_k_buf_0_val_4_addr_reg_1392 <= k_buf_0_val_4_addr_reg_1392;
        ap_reg_pp0_iter2_k_buf_0_val_5_addr_reg_1398 <= k_buf_0_val_5_addr_reg_1398;
        ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 <= ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363;
        ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter1_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter2_reg_444 <= reg_444;
        ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter3_exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428 <= src_kernel_win_0_va_10_reg_1428;
        ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421 <= src_kernel_win_0_va_9_reg_1421;
        ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 <= ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
        ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter4_src_kernel_win_0_va_9_reg_1421;
        ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 <= ap_reg_pp0_iter5_exitcond388_i_i_i_reg_1344;
        ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421;
        ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375;
        ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 <= ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
        ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 <= ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375;
        src_kernel_win_0_va_10_reg_1428 <= src_kernel_win_0_va_10_fu_937_p3;
        src_kernel_win_0_va_11_reg_1435 <= src_kernel_win_0_va_11_fu_955_p3;
        src_kernel_win_0_va_9_reg_1421 <= src_kernel_win_0_va_9_fu_919_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_1261 <= i_V_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_reg_1316 <= icmp_fu_540_p2;
        tmp_35_not_i_i_reg_1311 <= tmp_35_not_i_i_fu_525_p2;
        tmp_76_2_i_i_reg_1325 <= tmp_76_2_i_i_fu_552_p2;
        tmp_76_i_i_reg_1321 <= tmp_76_i_i_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_load_reg_1404 <= k_buf_0_val_3_q0;
        k_buf_0_val_4_load_reg_1410 <= k_buf_0_val_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_brmerge_i_i_reg_1368 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_load_reg_1416 <= k_buf_0_val_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_059_i_2_0_2_i_i_reg_1448 <= p_059_i_2_0_2_i_i_fu_1012_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_059_i_2_2_i_i_reg_1481 <= p_059_i_2_2_i_i_fu_1089_p3;
        src_kernel_win_0_va_12_reg_1476 <= src_kernel_win_0_va_fu_250;
        tmp_124_2_1_i_i_reg_1486 <= tmp_124_2_1_i_i_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond389_i_i_i_fu_471_p2 == 1'd0))) begin
        p_assign_4_1_i_i_reg_1289 <= p_assign_4_1_i_i_fu_503_p2;
        p_assign_4_2_i_i_reg_1300 <= p_assign_4_2_i_i_fu_514_p2;
        tmp_102_i_i_reg_1278 <= tmp_102_i_i_fu_492_p2;
        tmp_104_1_i_i_reg_1295 <= tmp_104_1_i_i_fu_509_p2;
        tmp_104_2_i_i_reg_1306 <= tmp_104_2_i_i_fu_520_p2;
        tmp_104_i_i_reg_1284 <= tmp_104_i_i_fu_498_p2;
        tmp_21_i_i_reg_1266 <= tmp_21_i_i_fu_482_p2;
        tmp_99_i_i_reg_1271 <= tmp_99_i_i_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_cast_loc_r_reg_1215 <= p_neg393_i_cast_loc_dout;
        p_neg393_i_loc_read_reg_1194 <= p_neg393_i_loc_dout;
        rows_cast727_loc_rea_reg_1209 <= rows_cast727_loc_dout;
        switch_loc_read_reg_1230 <= switch_loc_dout;
        tmp_15_loc_read_reg_1199 <= tmp_15_loc_dout;
        tmp_16_loc_read_reg_1225 <= tmp_16_loc_dout;
        tmp_3_reg_1250 <= tmp_3_fu_463_p1;
        tmp_loc_read_reg_1204 <= tmp_loc_dout;
        tmp_reg_1220 <= tmp_fu_451_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op139_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op138_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_444 <= g_img_0_data_stream_0_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_278 <= col_buf_0_val_1_0_fu_870_p3;
        right_border_buf_0_2_fu_282 <= col_buf_0_val_0_0_fu_853_p3;
        right_border_buf_0_s_fu_274 <= col_buf_0_val_2_0_fu_887_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_99_i_i_reg_1271 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        row_assign_7_1_t_i_i_reg_1334 <= row_assign_7_1_t_i_i_fu_688_p2;
        row_assign_7_2_t_i_i_reg_1339 <= row_assign_7_2_t_i_i_fu_714_p2;
        tmp_24_reg_1329 <= tmp_24_fu_663_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_14_reg_1454 <= src_kernel_win_0_va_2_fu_258;
        temp_0_i_i_059_i_1_2_reg_1459 <= temp_0_i_i_059_i_1_2_fu_1029_p3;
        tmp_124_1_1_i_i_reg_1464 <= tmp_124_1_1_i_i_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter6_exitcond388_i_i_i_reg_1344 == 1'd0))) begin
        src_kernel_win_0_va_1_fu_254 <= src_kernel_win_0_va_fu_250;
        src_kernel_win_0_va_fu_250 <= ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter4_exitcond388_i_i_i_reg_1344 == 1'd0))) begin
        src_kernel_win_0_va_2_fu_258 <= ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428;
        src_kernel_win_0_va_3_fu_262 <= src_kernel_win_0_va_2_fu_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter2_exitcond388_i_i_i_reg_1344 == 1'd0))) begin
        src_kernel_win_0_va_4_fu_266 <= src_kernel_win_0_va_11_fu_955_p3;
        src_kernel_win_0_va_5_fu_270 <= src_kernel_win_0_va_4_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_059_i_1_4_reg_1469 <= temp_0_i_i_059_i_1_4_fu_1064_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_059_i_1_s_reg_1441 <= temp_0_i_i_059_i_1_s_fu_981_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_1491 <= tmp_7_fu_1130_p3;
    end
end

always @ (*) begin
    if ((exitcond388_i_i_i_fu_723_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_i_i_reg_1363 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_reg_1316 == 1'd0)) | ((tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (or_cond_i_i_i_i_reg_1363 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        g_img_0_data_stream_0_V_blk_n = g_img_0_data_stream_0_V_empty_n;
    end else begin
        g_img_0_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op139_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op138_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        g_img_0_data_stream_0_V_read = 1'b1;
    end else begin
        g_img_0_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        g_img_1_data_stream_0_V_blk_n = g_img_1_data_stream_0_V_full_n;
    end else begin
        g_img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_img_1_data_stream_0_V_write = 1'b1;
    end else begin
        g_img_1_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_2_i_i_reg_1325 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_2_i_i_reg_1325 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter1_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_i_i_reg_1321 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_980)) begin
        if (((tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_load_reg_1404;
        end else if (((tmp_76_i_i_reg_1321 == 1'd1) & (icmp_reg_1316 == 1'd0))) begin
            k_buf_0_val_4_d1 = ap_reg_pp0_iter2_reg_444;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_i_i_reg_1321 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_i_i_reg_1321 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_980)) begin
        if (((tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_load_reg_1410;
        end else if (((tmp_76_i_i_reg_1321 == 1'd1) & (icmp_reg_1316 == 1'd0))) begin
            k_buf_0_val_5_d1 = ap_reg_pp0_iter2_reg_444;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_76_i_i_reg_1321 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_reg_1316 == 1'd0)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_cast_loc_blk_n = p_neg393_i_cast_loc_empty_n;
    end else begin
        p_neg393_i_cast_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_cast_loc_read = 1'b1;
    end else begin
        p_neg393_i_cast_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_loc_blk_n = p_neg393_i_loc_empty_n;
    end else begin
        p_neg393_i_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_loc_out_blk_n = p_neg393_i_loc_out_full_n;
    end else begin
        p_neg393_i_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_loc_out_write = 1'b1;
    end else begin
        p_neg393_i_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_neg393_i_loc_read = 1'b1;
    end else begin
        p_neg393_i_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_cast727_loc_blk_n = rows_cast727_loc_empty_n;
    end else begin
        rows_cast727_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_cast727_loc_read = 1'b1;
    end else begin
        rows_cast727_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        switch_loc_blk_n = switch_loc_empty_n;
    end else begin
        switch_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        switch_loc_read = 1'b1;
    end else begin
        switch_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_15_loc_blk_n = tmp_15_loc_empty_n;
    end else begin
        tmp_15_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_15_loc_read = 1'b1;
    end else begin
        tmp_15_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_16_cast_loc_blk_n = tmp_16_cast_loc_empty_n;
    end else begin
        tmp_16_cast_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_16_cast_loc_read = 1'b1;
    end else begin
        tmp_16_cast_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_16_loc_blk_n = tmp_16_loc_empty_n;
    end else begin
        tmp_16_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_16_loc_read = 1'b1;
    end else begin
        tmp_16_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_loc_blk_n = tmp_loc_empty_n;
    end else begin
        tmp_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_loc_read = 1'b1;
    end else begin
        tmp_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond389_i_i_i_fu_471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond388_i_i_i_fu_723_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond388_i_i_i_fu_723_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_756_p2 = ($signed(11'd2047) + $signed(t_V_1_reg_433));

assign ImagLoc_x_fu_750_p2 = ($signed(12'd4095) + $signed(t_V_1_cast_i_i_fu_719_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op139_read_state5 == 1'b1)) | ((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op138_read_state5 == 1'b1)))) | ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (g_img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op139_read_state5 == 1'b1)) | ((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op138_read_state5 == 1'b1)))) | ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (g_img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op139_read_state5 == 1'b1)) | ((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op138_read_state5 == 1'b1)))) | ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (g_img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((p_neg393_i_loc_out_full_n == 1'b0) | (switch_loc_empty_n == 1'b0) | (tmp_16_loc_empty_n == 1'b0) | (tmp_16_cast_loc_empty_n == 1'b0) | (p_neg393_i_cast_loc_empty_n == 1'b0) | (p_neg393_i_loc_empty_n == 1'b0) | (rows_cast727_loc_empty_n == 1'b0) | (tmp_loc_empty_n == 1'b0) | (tmp_15_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9 = ((ap_reg_pp0_iter8_or_cond_i_i_i_reg_1375 == 1'd1) & (g_img_1_data_stream_0_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op139_read_state5 == 1'b1)) | ((g_img_0_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op138_read_state5 == 1'b1)));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_980 = ((ap_reg_pp0_iter2_or_cond_i_i_i_i_reg_1363 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op138_read_state5 = ((or_cond_i_i_i_i_reg_1363 == 1'd1) & (icmp_reg_1316 == 1'd0));
end

always @ (*) begin
    ap_predicate_op139_read_state5 = ((tmp_21_i_i_reg_1266 == 1'd1) & (icmp_reg_1316 == 1'd1) & (or_cond_i_i_i_i_reg_1363 == 1'd1));
end

assign brmerge_i_i_fu_787_p2 = (tmp_35_not_i_i_reg_1311 | tmp_28_i_i_fu_776_p2);

assign col_assign_fu_828_p2 = (tmp_reg_1220 - tmp_28_fu_817_p1);

assign col_buf_0_val_0_0_fu_853_p3 = ((ap_reg_pp0_iter2_brmerge_i_i_reg_1368[0:0] === 1'b1) ? k_buf_0_val_3_load_reg_1404 : tmp_5_fu_842_p5);

assign col_buf_0_val_1_0_fu_870_p3 = ((ap_reg_pp0_iter2_brmerge_i_i_reg_1368[0:0] === 1'b1) ? k_buf_0_val_4_load_reg_1410 : tmp_6_fu_859_p5);

assign col_buf_0_val_2_0_fu_887_p3 = ((ap_reg_pp0_iter2_brmerge_i_i_reg_1368[0:0] === 1'b1) ? k_buf_0_val_5_load_reg_1416 : tmp_8_fu_876_p5);

assign exitcond388_i_i_i_fu_723_p2 = ((t_V_1_reg_433 == tmp_loc_read_reg_1204) ? 1'b1 : 1'b0);

assign exitcond389_i_i_i_fu_471_p2 = ((t_V_reg_421 == tmp_15_loc_read_reg_1199) ? 1'b1 : 1'b0);

assign g_img_1_data_stream_0_V_din = tmp_7_reg_1491;

assign i_V_fu_476_p2 = (t_V_reg_421 + 11'd1);

assign icmp1_fu_744_p2 = ((tmp_25_fu_734_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_540_p2 = ((tmp_4_fu_530_p4 != 10'd0) ? 1'b1 : 1'b0);

assign j_V_fu_728_p2 = (t_V_1_reg_433 + 11'd1);

assign k_buf_0_val_3_address0 = tmp_42_i_i_fu_821_p1;

assign k_buf_0_val_4_address0 = tmp_42_i_i_fu_821_p1;

assign k_buf_0_val_5_address0 = tmp_42_i_i_fu_821_p1;

assign or_cond_i423_i_1_i_i_fu_613_p2 = (tmp_104_1_i_i_reg_1295 & rev1_fu_607_p2);

assign or_cond_i423_i_2_i_i_fu_638_p2 = (tmp_104_2_i_i_reg_1306 & rev2_fu_632_p2);

assign or_cond_i423_i_i_i_fu_577_p2 = (tmp_104_i_i_reg_1284 & rev_fu_571_p2);

assign or_cond_i_i_i_fu_792_p2 = (icmp_reg_1316 & icmp1_fu_744_p2);

assign or_cond_i_i_i_i_fu_781_p2 = (tmp_28_i_i_fu_776_p2 & rev3_fu_770_p2);

assign p_059_i_2_0_2_i_i_fu_1012_p3 = ((switch_loc_read_reg_1230[0:0] === 1'b1) ? temp_0_i_i_059_i_1_s_reg_1441 : temp_0_i_i_059_i_1_1_fu_1006_p3);

assign p_059_i_2_0_i_i_fu_968_p3 = ((switch_loc_read_reg_1230[0:0] === 1'b1) ? 8'd255 : src_kernel_win_0_va_5_fu_270);

assign p_059_i_2_2_i_i_fu_1089_p3 = ((switch_loc_read_reg_1230[0:0] === 1'b1) ? temp_0_i_i_059_i_1_4_reg_1469 : temp_0_i_i_059_i_1_5_fu_1082_p3);

assign p_assign_1_fu_804_p3 = ((tmp_27_fu_797_p3[0:0] === 1'b1) ? 11'd0 : tmp_16_loc_read_reg_1225);

assign p_assign_4_1_i_i_fu_503_p2 = ($signed(12'd4094) + $signed(t_V_cast_i_i_fu_467_p1));

assign p_assign_4_2_i_i_fu_514_p2 = ($signed(12'd4093) + $signed(t_V_cast_i_i_fu_467_p1));

assign p_assign_5_i_i_fu_589_p3 = ((tmp_18_fu_582_p3[0:0] === 1'b1) ? 11'd0 : p_neg393_i_loc_read_reg_1194);

assign p_neg393_i_loc_out_din = p_neg393_i_loc_dout;

assign rev1_fu_607_p2 = (tmp_20_fu_600_p3 ^ 1'd1);

assign rev2_fu_632_p2 = (tmp_22_fu_625_p3 ^ 1'd1);

assign rev3_fu_770_p2 = (tmp_26_fu_762_p3 ^ 1'd1);

assign rev_fu_571_p2 = (tmp_17_fu_564_p3 ^ 1'd1);

assign row_assign_7_1_t_i_i_fu_688_p2 = (tmp_3_reg_1250 - tmp_11_fu_680_p3);

assign row_assign_7_2_t_i_i_fu_714_p2 = (tmp_3_reg_1250 - tmp_15_fu_706_p3);

assign row_assign_7_i_i_fu_658_p2 = (p_neg393_i_cast_loc_r_reg_1215 - y_1_i_i_fu_650_p3);

assign src_kernel_win_0_va_10_fu_937_p3 = ((tmp_99_i_i_reg_1271[0:0] === 1'b1) ? tmp_13_fu_926_p5 : col_buf_0_val_1_0_fu_870_p3);

assign src_kernel_win_0_va_11_fu_955_p3 = ((tmp_99_i_i_reg_1271[0:0] === 1'b1) ? tmp_16_fu_944_p5 : col_buf_0_val_2_0_fu_887_p3);

assign src_kernel_win_0_va_9_fu_919_p3 = ((tmp_99_i_i_reg_1271[0:0] === 1'b1) ? tmp_9_fu_908_p5 : col_buf_0_val_0_0_fu_853_p3);

assign t_V_1_cast_i_i_fu_719_p1 = t_V_1_reg_433;

assign t_V_cast_i_i_fu_467_p1 = t_V_reg_421;

assign temp_0_i_i_059_i_1_1_fu_1006_p3 = ((tmp_124_0_2_i_i_fu_1002_p2[0:0] === 1'b1) ? src_kernel_win_0_va_11_reg_1435 : temp_0_i_i_059_i_1_s_reg_1441);

assign temp_0_i_i_059_i_1_2_fu_1029_p3 = ((tmp_124_1_i_i_fu_1024_p2[0:0] === 1'b1) ? src_kernel_win_0_va_3_fu_262 : p_059_i_2_0_2_i_i_reg_1448);

assign temp_0_i_i_059_i_1_3_fu_1054_p3 = ((tmp_124_1_1_i_i_reg_1464[0:0] === 1'b1) ? src_kernel_win_0_va_14_reg_1454 : temp_0_i_i_059_i_1_2_reg_1459);

assign temp_0_i_i_059_i_1_4_fu_1064_p3 = ((tmp_124_1_2_i_i_fu_1059_p2[0:0] === 1'b1) ? ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 : temp_0_i_i_059_i_1_3_fu_1054_p3);

assign temp_0_i_i_059_i_1_5_fu_1082_p3 = ((tmp_124_2_i_i_fu_1077_p2[0:0] === 1'b1) ? src_kernel_win_0_va_1_fu_254 : temp_0_i_i_059_i_1_4_reg_1469);

assign temp_0_i_i_059_i_1_6_fu_1113_p3 = ((tmp_124_2_1_i_i_reg_1486[0:0] === 1'b1) ? src_kernel_win_0_va_12_reg_1476 : p_059_i_2_2_i_i_reg_1481);

assign temp_0_i_i_059_i_1_7_fu_1123_p3 = ((tmp_124_2_2_i_i_fu_1118_p2[0:0] === 1'b1) ? ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 : temp_0_i_i_059_i_1_6_fu_1113_p3);

assign temp_0_i_i_059_i_1_s_fu_981_p3 = ((tmp_124_0_1_i_i_fu_975_p2[0:0] === 1'b1) ? src_kernel_win_0_va_4_fu_266 : p_059_i_2_0_i_i_fu_968_p3);

assign tmp_102_i_i_cast_fu_558_p2 = (11'd3 + t_V_reg_421);

assign tmp_102_i_i_fu_492_p2 = ($signed(12'd4095) + $signed(t_V_cast_i_i_fu_467_p1));

assign tmp_104_1_i_i_fu_509_p2 = (($signed(p_assign_4_1_i_i_fu_503_p2) < $signed(tmp_2_fu_459_p1)) ? 1'b1 : 1'b0);

assign tmp_104_2_i_i_fu_520_p2 = (($signed(p_assign_4_2_i_i_fu_514_p2) < $signed(tmp_2_fu_459_p1)) ? 1'b1 : 1'b0);

assign tmp_104_i_i_fu_498_p2 = (($signed(tmp_102_i_i_fu_492_p2) < $signed(tmp_2_fu_459_p1)) ? 1'b1 : 1'b0);

assign tmp_10_fu_673_p3 = ((tmp_21_fu_618_p3[0:0] === 1'b1) ? 2'd0 : tmp_3_reg_1250);

assign tmp_11_fu_680_p3 = ((or_cond_i423_i_1_i_i_fu_613_p2[0:0] === 1'b1) ? tmp_s_fu_667_p2 : tmp_10_fu_673_p3);

assign tmp_124_0_1_i_i_fu_975_p2 = ((src_kernel_win_0_va_4_fu_266 < p_059_i_2_0_i_i_fu_968_p3) ? 1'b1 : 1'b0);

assign tmp_124_0_2_i_i_fu_1002_p2 = ((src_kernel_win_0_va_11_reg_1435 < temp_0_i_i_059_i_1_s_reg_1441) ? 1'b1 : 1'b0);

assign tmp_124_1_1_i_i_fu_1036_p2 = ((src_kernel_win_0_va_2_fu_258 < temp_0_i_i_059_i_1_2_fu_1029_p3) ? 1'b1 : 1'b0);

assign tmp_124_1_2_i_i_fu_1059_p2 = ((ap_reg_pp0_iter5_src_kernel_win_0_va_10_reg_1428 < temp_0_i_i_059_i_1_3_fu_1054_p3) ? 1'b1 : 1'b0);

assign tmp_124_1_i_i_fu_1024_p2 = ((src_kernel_win_0_va_3_fu_262 < p_059_i_2_0_2_i_i_reg_1448) ? 1'b1 : 1'b0);

assign tmp_124_2_1_i_i_fu_1095_p2 = ((src_kernel_win_0_va_fu_250 < p_059_i_2_2_i_i_fu_1089_p3) ? 1'b1 : 1'b0);

assign tmp_124_2_2_i_i_fu_1118_p2 = ((ap_reg_pp0_iter7_src_kernel_win_0_va_9_reg_1421 < temp_0_i_i_059_i_1_6_fu_1113_p3) ? 1'b1 : 1'b0);

assign tmp_124_2_i_i_fu_1077_p2 = ((src_kernel_win_0_va_1_fu_254 < temp_0_i_i_059_i_1_4_reg_1469) ? 1'b1 : 1'b0);

assign tmp_12_fu_693_p2 = (2'd1 + tmp_19_fu_596_p1);

assign tmp_14_fu_699_p3 = ((tmp_23_fu_643_p3[0:0] === 1'b1) ? 2'd0 : tmp_3_reg_1250);

assign tmp_15_fu_706_p3 = ((or_cond_i423_i_2_i_i_fu_638_p2[0:0] === 1'b1) ? tmp_12_fu_693_p2 : tmp_14_fu_699_p3);

assign tmp_17_fu_564_p3 = tmp_102_i_i_reg_1278[32'd11];

assign tmp_18_fu_582_p3 = tmp_102_i_i_reg_1278[32'd11];

assign tmp_19_fu_596_p1 = t_V_reg_421[1:0];

assign tmp_1_fu_455_p1 = cols[11:0];

assign tmp_20_fu_600_p3 = p_assign_4_1_i_i_reg_1289[32'd11];

assign tmp_21_fu_618_p3 = p_assign_4_1_i_i_reg_1289[32'd11];

assign tmp_21_i_i_fu_482_p2 = ((t_V_reg_421 < rows_cast727_loc_rea_reg_1209) ? 1'b1 : 1'b0);

assign tmp_22_fu_625_p3 = p_assign_4_2_i_i_reg_1300[32'd11];

assign tmp_23_fu_643_p3 = p_assign_4_2_i_i_reg_1300[32'd11];

assign tmp_24_fu_663_p1 = row_assign_7_i_i_fu_658_p2[1:0];

assign tmp_25_fu_734_p4 = {{t_V_1_reg_433[10:1]}};

assign tmp_26_fu_762_p3 = ImagLoc_x_fu_750_p2[32'd11];

assign tmp_27_fu_797_p3 = ImagLoc_x_reg_1353[32'd11];

assign tmp_28_fu_817_p1 = x_fu_811_p3[1:0];

assign tmp_28_i_i_fu_776_p2 = (($signed(ImagLoc_x_fu_750_p2) < $signed(tmp_1_fu_455_p1)) ? 1'b1 : 1'b0);

assign tmp_2_fu_459_p1 = rows[11:0];

assign tmp_35_not_i_i_fu_525_p2 = (tmp_21_i_i_reg_1266 ^ 1'd1);

assign tmp_3_fu_463_p1 = p_neg393_i_loc_dout[1:0];

assign tmp_42_i_i_fu_821_p1 = x_fu_811_p3;

assign tmp_4_fu_530_p4 = {{t_V_reg_421[10:1]}};

assign tmp_76_2_i_i_fu_552_p2 = ((t_V_reg_421 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_76_i_i_fu_546_p2 = ((t_V_reg_421 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1130_p3 = ((switch_loc_read_reg_1230[0:0] === 1'b1) ? temp_0_i_i_059_i_1_6_fu_1113_p3 : temp_0_i_i_059_i_1_7_fu_1123_p3);

assign tmp_99_i_i_fu_487_p2 = ((t_V_reg_421 > rows_cast727_loc_rea_reg_1209) ? 1'b1 : 1'b0);

assign tmp_fu_451_p1 = tmp_16_cast_loc_dout[1:0];

assign tmp_s_fu_667_p2 = (tmp_19_fu_596_p1 ^ 2'd2);

assign x_fu_811_p3 = ((or_cond_i_i_i_i_reg_1363[0:0] === 1'b1) ? ImagLoc_x_cast_reg_1358 : p_assign_1_fu_804_p3);

assign y_1_i_i_fu_650_p3 = ((or_cond_i423_i_i_i_fu_577_p2[0:0] === 1'b1) ? tmp_102_i_i_cast_fu_558_p2 : p_assign_5_i_i_fu_589_p3);

endmodule //Loop_loop_height_pro
