==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 110.406 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.212 seconds; current allocated memory: 111.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 385 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' partially with a factor of 8 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_inT': Complete partitioning on dimension 1. (conv2D0.cpp:13:16)
INFO: [HLS 214-248] Applying array_partition to 'img_outT': Complete partitioning on dimension 1. (conv2D0.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'weightsT': Block partitioning with factor 8 on dimension 1. (conv2D0.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Block partitioning with factor 8 on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< readweights> at conv2D0.cpp:24:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_ocol> at conv2D0.cpp:29:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeImg> at conv2D0.cpp:42:12 
INFO: [HLS 214-291] Loop 'loop_k1' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:31:13)
INFO: [HLS 214-291] Loop 'loop_k2' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:32:14)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:31:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:32:14) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.805 seconds; current allocated memory: 114.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 120.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 121.719 MB.
INFO: [XFORM 203-102] Partitioning array 'weightsT' (conv2D0.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'weightsT.1' (conv2D0.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'weightsT.2' (conv2D0.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'weightsT.3' (conv2D0.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'weightsT.4' (conv2D0.cpp:15) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:14)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 144.164 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_orow'(conv2D0.cpp:28:13) and 'loop_ocol'(conv2D0.cpp:29:14) in function 'conv2D0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 165.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_readweights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readweights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'readweights'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 170.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 171.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_orow_loop_ocol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'loop_orow_loop_ocol'
WARNING: [HLS 200-871] Estimated clock period (8.826 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2D0_Pipeline_loop_orow_loop_ocol' consists of the following:
	'store' operation 0 bit ('ocol_write_ln29', conv2D0.cpp:29) of constant 0 on local variable 'ocol', conv2D0.cpp:29 [64]  (1.588 ns)
	'load' operation 2 bit ('ocol_load', conv2D0.cpp:29) on local variable 'ocol', conv2D0.cpp:29 [72]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', conv2D0.cpp:29) [76]  (1.565 ns)
	'select' operation 2 bit ('select_ln14', conv2D0.cpp:14) [77]  (0.993 ns)
	'add' operation 2 bit ('add_ln34', conv2D0.cpp:34) [88]  (1.565 ns)
	'sparsemux' operation 8 bit ('tmp_s', conv2D0.cpp:35) [90]  (2.065 ns)
	'mul' operation 8 bit of DSP[119] ('mul_ln35', conv2D0.cpp:35) [91]  (1.050 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 173.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 174.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeImg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'writeImg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 174.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 174.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 175.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 175.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_readweights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_readweights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 177.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D0_Pipeline_loop_orow_loop_ocol' pipeline 'loop_orow_loop_ocol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_loop_orow_loop_ocol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 182.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_writeImg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 184.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 186.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 190.973 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.298 seconds; current allocated memory: 198.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.115 seconds; current allocated memory: 88.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 110.137 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 111.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 257 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_inT': Complete partitioning on dimension 1. (conv2D0.cpp:13:16)
INFO: [HLS 214-248] Applying array_partition to 'img_outT': Complete partitioning on dimension 1. (conv2D0.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'weightsT': Block partitioning with factor 8 on dimension 1. (conv2D0.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Block partitioning with factor 8 on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_ocol> at conv2D0.cpp:29:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeImg> at conv2D0.cpp:42:12 
INFO: [HLS 214-291] Loop 'loop_k1' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:31:13)
INFO: [HLS 214-291] Loop 'loop_k2' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:32:14)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:31:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:32:14) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.977 seconds; current allocated memory: 114.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 119.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 121.078 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:14)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 142.410 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_orow'(conv2D0.cpp:28:13) and 'loop_ocol'(conv2D0.cpp:29:14) in function 'conv2D0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 155.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_orow_loop_ocol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'loop_orow_loop_ocol'
WARNING: [HLS 200-871] Estimated clock period (8.826 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2D0_Pipeline_loop_orow_loop_ocol' consists of the following:
	'store' operation 0 bit ('ocol_write_ln29', conv2D0.cpp:29) of constant 0 on local variable 'ocol', conv2D0.cpp:29 [64]  (1.588 ns)
	'load' operation 2 bit ('ocol_load', conv2D0.cpp:29) on local variable 'ocol', conv2D0.cpp:29 [72]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', conv2D0.cpp:29) [76]  (1.565 ns)
	'select' operation 2 bit ('select_ln14', conv2D0.cpp:14) [77]  (0.993 ns)
	'add' operation 2 bit ('add_ln34', conv2D0.cpp:34) [88]  (1.565 ns)
	'sparsemux' operation 8 bit ('tmp_2', conv2D0.cpp:35) [90]  (2.065 ns)
	'mul' operation 8 bit of DSP[119] ('mul_ln35', conv2D0.cpp:35) [91]  (1.050 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 160.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 162.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeImg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'writeImg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 162.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 162.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 163.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 163.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D0_Pipeline_loop_orow_loop_ocol' pipeline 'loop_orow_loop_ocol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_loop_orow_loop_ocol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 166.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_writeImg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 170.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 172.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 176.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 184.020 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.367 seconds; current allocated memory: 74.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 110.137 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 111.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 478 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Block partitioning with factor 8 on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.474 seconds; current allocated memory: 114.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 119.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 120.492 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 141.148 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 141.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 141.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 141.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2D0/weights_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv2D0/weights_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.399 seconds; current allocated memory: 145.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 150.816 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 158.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 159.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.646 seconds; current allocated memory: 49.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 111.539 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 113.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 478 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 217 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.213 seconds; current allocated memory: 115.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 115.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 120.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 121.559 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 142.367 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 142.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 142.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 142.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 145.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 151.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 158.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 159.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.877 seconds; current allocated memory: 47.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 109.992 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 111.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_inT': Complete partitioning on dimension 1. (conv2D0.cpp:13:16)
INFO: [HLS 214-248] Applying array_partition to 'img_outT': Complete partitioning on dimension 1. (conv2D0.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'weightsT': Complete partitioning on dimension 1. (conv2D0.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.32 seconds; current allocated memory: 114.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 114.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 119.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 120.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 143.707 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 143.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 144.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 146.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 150.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 157.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 164.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 192.01 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.689 seconds; current allocated memory: 54.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 109.707 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 111.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'img_inT': Complete partitioning on dimension 1. (conv2D0.cpp:13:16)
INFO: [HLS 214-248] Applying array_partition to 'img_outT': Complete partitioning on dimension 1. (conv2D0.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'weightsT': Complete partitioning on dimension 1. (conv2D0.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< readImg> at conv2D0.cpp:21:11 
INFO: [HLS 214-376] automatically set the pipeline for Loop< readweights> at conv2D0.cpp:23:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_ocol> at conv2D0.cpp:27:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeImg> at conv2D0.cpp:40:12 
INFO: [HLS 214-291] Loop 'loop_k1' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:29:13)
INFO: [HLS 214-291] Loop 'loop_k2' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:30:14)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:29:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:30:14) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.073 seconds; current allocated memory: 114.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 114.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 119.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 121.426 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:14)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 144.648 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_orow'(conv2D0.cpp:26:13) and 'loop_ocol'(conv2D0.cpp:27:14) in function 'conv2D0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_orow' (conv2D0.cpp:26:13) in function 'conv2D0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 174.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_readImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readImg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'readImg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 179.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 180.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_readweights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readweights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'readweights'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 181.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 181.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_orow_loop_ocol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'loop_orow_loop_ocol'
WARNING: [HLS 200-871] Estimated clock period (8.826 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2D0_Pipeline_loop_orow_loop_ocol' consists of the following:
	'store' operation 0 bit ('ocol_write_ln27', conv2D0.cpp:27) of constant 0 on local variable 'ocol', conv2D0.cpp:27 [64]  (1.588 ns)
	'load' operation 2 bit ('ocol_load', conv2D0.cpp:27) on local variable 'ocol', conv2D0.cpp:27 [72]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', conv2D0.cpp:27) [76]  (1.565 ns)
	'select' operation 2 bit ('select_ln14', conv2D0.cpp:14) [77]  (0.993 ns)
	'add' operation 2 bit ('add_ln32', conv2D0.cpp:32) [88]  (1.565 ns)
	'sparsemux' operation 8 bit ('tmp_2', conv2D0.cpp:33) [90]  (2.065 ns)
	'mul' operation 8 bit of DSP[119] ('mul_ln33', conv2D0.cpp:33) [91]  (1.050 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 183.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 183.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeImg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'writeImg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 183.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 183.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 184.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 184.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_readImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_readImg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 187.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_readweights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_readweights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 190.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D0_Pipeline_loop_orow_loop_ocol' pipeline 'loop_orow_loop_ocol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_loop_orow_loop_ocol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 193.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_writeImg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 195.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 197.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 202.152 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 209.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.178 seconds; current allocated memory: 99.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.688 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 112.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 478 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 217 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.327 seconds; current allocated memory: 114.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 119.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 120.730 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 141.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 141.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 141.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 141.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 144.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 150.348 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 157.266 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 159.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.19 seconds; current allocated memory: 47.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/partition_block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 110.320 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 111.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 478 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 217 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/partition_block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:46:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:28:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:30:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:33:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:35:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:24:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:21:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_in': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'img_out': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 1. (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.267 seconds; current allocated memory: 114.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 119.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 120.258 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 141.027 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 141.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 141.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 141.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 144.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 150.203 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.949 seconds; current allocated memory: 156.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 159.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 46.957 MB.
