{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "7dc681e3-9691-4b83-950c-d2a93e53ead3",
   "metadata": {},
   "source": [
    "# CSCA 5622 Final Project - Consumer PC Hardware Trends and Predictions\n",
    "### By Moshiur Howlader"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f07e5d28-adc1-419a-8839-c35fb56b6529",
   "metadata": {},
   "source": [
    "## Introduction\n",
    "\n",
    "In the digital age, computer hardware is ubiquitous, and its performance continues to improve year by year. Intel's co-founder provided valuable insight into how computers would evolve, known as **Moore's Law** ([see Wikipedia](https://en.wikipedia.org/wiki/Moore%27s_law)). This observation states that the number of transistors in an integrated circuit (IC) doubles approximately every two years. The chart below illustrates the trend from 1970 to 2020:\n",
    "\n",
    "<br><br>\n",
    "<img src=\"../images/moores_law_transistor_count_1970_2020.png\" alt=\"Transistor count over time\" width=\"1200\" height=\"800\">\n",
    "\n",
    "Based on Moore's Law, consumers might expect to get computer hardware with double the transistors every two years—leading to predictable and consistent increases in computing power. However, the reality is far more complex. As the number of transistors crammed into a fixed area increases, **quantum physics** begins to interfere, imposing physical limitations. These constraints prevent engineers from continuing to follow Moore's Law indefinitely. According to [nano.gov](https://www.nano.gov/nanotech-101/what/nano-size), the average size of a gold atom is 1/3 nm! Clearly, there is a limit to how many transistors can be packed into computer parts. Below are the trends in chip lithography size according to Wikipedia:\n",
    "\n",
    "| Feature Size | Year |\n",
    "|--------------|------|\n",
    "| 20 μm        | 1968 |\n",
    "| 10 μm        | 1971 |\n",
    "| 6 μm         | 1974 |\n",
    "| 3 μm         | 1977 |\n",
    "| 1.5 μm       | 1981 |\n",
    "| 1 μm         | 1984 |\n",
    "| 800 nm       | 1987 |\n",
    "| 600 nm       | 1990 |\n",
    "| 350 nm       | 1993 |\n",
    "| 250 nm       | 1996 |\n",
    "| 180 nm       | 1999 |\n",
    "| 130 nm       | 2001 |\n",
    "| 90 nm        | 2003 |\n",
    "| 65 nm        | 2005 |\n",
    "| 45 nm        | 2007 |\n",
    "| 32 nm        | 2009 |\n",
    "| 28 nm        | 2010 |\n",
    "| 22 nm        | 2012 |\n",
    "| 14 nm        | 2014 |\n",
    "| 10 nm        | 2016 |\n",
    "| 7 nm         | 2018 |\n",
    "| 5 nm         | 2020 |\n",
    "| 3 nm         | 2022 |\n",
    "| 2 nm         | ~2025 (Future) |\n",
    "\n",
    "According to Jensen Huang, the CEO of Nvidia, **Moore's Law is dead** ([TechSpot article](https://www.techspot.com/news/96094-nvidia-jensen-huang-once-again-claims-moore-law.html)). This statement seems reasonable given the physical limitations of current chip designs. As the rate of improvement in transistor count decreases year over year, will consumers start paying more for diminishing performance gains?\n",
    "\n",
    "## Why Should Consumers Care About the Death of Moore's Law?\n",
    "\n",
    "With the decline of Moore's Law, we can expect fewer improvements in transistor density in upcoming generations. This poses a concern for consumers, as we may start paying more for diminishing returns on performance. As traditional computing approaches its physical limits, incremental improvements will become smaller, potentially benefiting corporations more than consumers. This could lead to a scenario where consumers pay more for fewer benefits, which is undesirable.\n",
    "\n",
    "## The Economic Reality Today\r\n",
    "\r\n",
    "Inflation has steadily eroded purchasing power in the USA over the last 50 years. As inflation rises, the real cost of consumer goods, including technology, increases, affecting affordability. Here are links to inflation-related data:\r\n",
    "\r\n",
    "<div style=\"text-align: cente\n",
    "    <h3>America's Growing Rent Over the Years</h3>r;\">\r\n",
    "    <img src=\"../images/cost_of_living.png\" alt=\"Cost of Living\" style=\"width:800px;\"/>\r\n",
    "    <br>\r\n",
    "    <em>Source: <a href=\"https://www.axios.com/2023/05/22/americas-growing-rent-burden\" target=\"_blank\">Axios: America's Growing Rent Burden</a></em>\r\n",
    "</div>\r\n",
    "\r\n",
    "<div style=\"text-align:\n",
    "    <h3>Purchasing Power of the U.S. Dollar Over Time</h3> center;\">\r\n",
    "    <img src=\"../images/us_dollar_purchasing_power.jpg\" alt=\"US Dollar Purchasing Power\" style=\"width:1000px;\"/>\r\n",
    "    <br>\r\n",
    "    <em>Source: <a href=\"https://elements.visualcapitalist.com/purchasing-power-of-the-u-s-dollar-over-time/\" target=\"_blank\">Visual Capitalist: Purchasing Power of the U.S. Dollar Over Time</a></em>\r\n",
    "</div>\r\n",
    "\r\n",
    "<br><br>\r\n",
    "\r\n",
    "## Purpose of This Project\r\n",
    "\r\n",
    "This project aims to answer the following key questions:\r\n",
    "\r\n",
    "1. What are the trends in CPU and GPU parts over the past 20 years?\r\n",
    "2. Is the price-to-performance ratio of these parts keeping up? Are consumers getting a fair deal compared to 10 to 20 years ago?\r\n",
    "3. Can we predict the performance of next-gen, unreleased CPU and GPU parts using supervised machine learning models?\r\n",
    "models?\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d226246f-fdfa-4162-8738-5b5c4973d714",
   "metadata": {},
   "source": [
    "## Data Collection & Description\n",
    "\n",
    "The data for both CPU/GPU was collected from via web scraping:\n",
    "https://www.techpowerup.com/\n",
    "\n",
    "\n",
    "Note that various other sources were considered but was extremely lacklustre in the quality of the data or additionally difficult to scrape/obtain. Hence they were skipped for the purposes of using as this project's data source.\n",
    "- https://www.hwcompare.com/\n",
    "- https://www.userbenchmark.com/Software\n",
    "- https://www.tomshardware.com/reviews/gpu-hierarchy,4388.html\n",
    "- https://www.tomshardware.com/reviews/cpu-hierarchy,4312.html\n",
    "\n",
    "To view some of these sample data, it is located under `./data/research_data`\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b2a7409-3441-4d04-8056-77c7e5be03dd",
   "metadata": {},
   "source": [
    "<p>I have included diagrams illustrating the web scraping methodology used to collect a comprehensive dataset from \r\n",
    "<a href=\"https://www.techpowerup.com/\" target=\"_blank\">TechPowerUp</a> below:</p>\r\n",
    "\r\n",
    "<h2 style=\"text-align: center;\">Data Scraping Methodology</h2>\r\n",
    "\r\n",
    "<br>\r\n",
    "\r\n",
    "<div style=\"text-align: center;\">\r\n",
    "    <h3>Data Scraping Workflow - CPU Filtering</h3>\r\n",
    "    <img src=\"../images/data_scraping_workflow-cpu-filtering.png\" alt=\"Data Scraping Workflow - CPU Filtering\" style=\"width: 800px;\"/>\r\n",
    "</div>\r\n",
    "\r\n",
    "<br><br>\r\n",
    "\r\n",
    "<div style=\"text-align: center;\">\r\n",
    "    <h3>Data Scraping Workflow - GPU Filtering</h3>\r\n",
    "    <img src=\"../images/data_scraping_workflow-gpu-filtering.png\" alt=\"Data Scraping Workflow - GPU Filtering\" style=\"width: 800px;\"/>\r\n",
    "</div>\r\n",
    "\r\n",
    "<br>\r\n",
    "\r\n",
    "<p style=\"text-align: center;\">Please note that for GPU data collection, filtering was applied by brand (AMD, Intel, Nvidia) only.</p>\r\n",
    "\r\n",
    "<br><br>\r\n",
    "\r\n",
    "<div style=\"text-align: center;\">\r\n",
    "    <h3>Data Scraping Full Workflow</h3>\r\n",
    "    <img src=\"../images/data_scraping_full_workflow.png\" alt=\"Data Scraping Full Workflow\" style=\"width: 800px;\"/>\r\n",
    "<!-- </div>\r\n",
    "\r\n",
    "<br><b -->r>\r\n",
    "\n",
    "\r\n",
    "<br><br>\r\n",
    ") only.</p>\r\n",
    ">\r\n",
    "v>\r\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad4295c7-a037-4d97-a68c-3df3a29fe8b5",
   "metadata": {},
   "source": [
    "Please note that the website rate limits how much data you can scrape in a day. Hence the use of VPN to change the public IP address was required (to download over 5000 HTML files in a few days).\n",
    "\n",
    "After completing the pipeline above, we are gifted with an invaluable dataset containing 21 years (2004 to 2024) of CPU and GPU data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "e19b6998-ee54-4eb4-8f1d-c81088d08e09",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU Data - Header and First 5 Rows:\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Name</th>\n",
       "      <th>Physical - Socket:</th>\n",
       "      <th>Physical - Foundry:</th>\n",
       "      <th>Physical - Process Size:</th>\n",
       "      <th>Physical - Transistors:</th>\n",
       "      <th>Physical - Die Size:</th>\n",
       "      <th>Physical - Package:</th>\n",
       "      <th>Physical - tCaseMax:</th>\n",
       "      <th>Processor - Market:</th>\n",
       "      <th>Processor - Production Status:</th>\n",
       "      <th>Processor - Release Date:</th>\n",
       "      <th>Processor - Part#:</th>\n",
       "      <th>Processor - Bundled Cooler:</th>\n",
       "      <th>Performance - Frequency:</th>\n",
       "      <th>Performance - Turbo Clock:</th>\n",
       "      <th>Performance - Base Clock:</th>\n",
       "      <th>Performance - Multiplier:</th>\n",
       "      <th>Performance - Multiplier Unlocked:</th>\n",
       "      <th>Performance - Voltage:</th>\n",
       "      <th>Performance - TDP:</th>\n",
       "      <th>Performance - FP32:</th>\n",
       "      <th>Performance - INT32:</th>\n",
       "      <th>Architecture - Codename:</th>\n",
       "      <th>Architecture - Generation:</th>\n",
       "      <th>Architecture - Memory Support:</th>\n",
       "      <th>Architecture - DRAM Type:</th>\n",
       "      <th>Architecture - GDDR6 Capacity:</th>\n",
       "      <th>Architecture - Rated Speed:</th>\n",
       "      <th>Architecture - Memory Bus:</th>\n",
       "      <th>Architecture - ECC Memory:</th>\n",
       "      <th>Architecture - PCI-Express:</th>\n",
       "      <th>Architecture - Chipset:</th>\n",
       "      <th>Core Config - # of Cores:</th>\n",
       "      <th>Core Config - # of Threads:</th>\n",
       "      <th>Core Config - SMP # CPUs:</th>\n",
       "      <th>Core Config - Integrated Graphics:</th>\n",
       "      <th>Cache - Cache L1:</th>\n",
       "      <th>Cache - Cache L2:</th>\n",
       "      <th>Cache - Cache L3:</th>\n",
       "      <th>Architecture - Chipsets:</th>\n",
       "      <th>Processor - Launch Price:</th>\n",
       "      <th>Physical - tJMax:</th>\n",
       "      <th>Core Config - Core Pipeline:</th>\n",
       "      <th>Performance - Configurable TDP:</th>\n",
       "      <th>Performance - HyperTransport:</th>\n",
       "      <th>Architecture - LPDDR5 Speed:</th>\n",
       "      <th>Processor - Package#:</th>\n",
       "      <th>Processor - Stepping Codes:</th>\n",
       "      <th>Architecture - DDR4 Speed:</th>\n",
       "      <th>Architecture - Maximum Memory:</th>\n",
       "      <th>Performance - Configurable TDP-down:</th>\n",
       "      <th>Architecture - DDR3L Speed:</th>\n",
       "      <th>Architecture - LPDDR3 Speed:</th>\n",
       "      <th>Architecture - DMI Bus Speed:</th>\n",
       "      <th>Performance - TDP-Down Freq.:</th>\n",
       "      <th>Performance - E-Core Frequency:</th>\n",
       "      <th>Performance - PL1:</th>\n",
       "      <th>Performance - PL2:</th>\n",
       "      <th>Architecture - LPDDR4x Speed:</th>\n",
       "      <th>Core Config - Hybrid Cores:</th>\n",
       "      <th>Cache - E-Core L1:</th>\n",
       "      <th>Cache - E-Core L2:</th>\n",
       "      <th>Architecture - DDR5 Speed:</th>\n",
       "      <th>Performance - Uncore Frequency:</th>\n",
       "      <th>Performance - TDP-down Frequency:</th>\n",
       "      <th>Architecture - Northbridge Location:</th>\n",
       "      <th>Performance - Max Power:</th>\n",
       "      <th>Performance - Minimum Power:</th>\n",
       "      <th>Architecture - PCH PCIe:</th>\n",
       "      <th>Performance - TDP-Down Frequency:</th>\n",
       "      <th>Architecture - LPDDR4 Speed:</th>\n",
       "      <th>Processor - MSRP:</th>\n",
       "      <th>Performance - TDP Range:</th>\n",
       "      <th>Performance - All-Core Turbo:</th>\n",
       "      <th>Performance - PL2 Tau Limit:</th>\n",
       "      <th>Architecture - Secondary PCIe:</th>\n",
       "      <th>Performance - Processor Base Power:</th>\n",
       "      <th>Performance - Min. Assured Freq.:</th>\n",
       "      <th>Performance - Max. Assured Freq.:</th>\n",
       "      <th>Performance - Maximum Power:</th>\n",
       "      <th>Performance - TDP-Up Freq.:</th>\n",
       "      <th>Physical - Base Die Process:</th>\n",
       "      <th>Physical - Base Die Transistors:</th>\n",
       "      <th>Physical - Base Die Size:</th>\n",
       "      <th>Performance - All Core Turbo:</th>\n",
       "      <th>Performance - Bus Speed:</th>\n",
       "      <th>Architecture - Packaged Memory:</th>\n",
       "      <th>Architecture - Memory Capacity:</th>\n",
       "      <th>Performance - TDP-up Frequency:</th>\n",
       "      <th>Performance - Configurable TDP-up:</th>\n",
       "      <th>Performance - All P-Core Turbo:</th>\n",
       "      <th>Performance - P-Core Boost 3.0:</th>\n",
       "      <th>Processor - Retail Launch:</th>\n",
       "      <th>Performance - Max Multi Adjust:</th>\n",
       "      <th>Physical - eDRAM Process Size:</th>\n",
       "      <th>Physical - eDRAM Die Size:</th>\n",
       "      <th>Cache - Cache L4:</th>\n",
       "      <th>Performance - All Core Frequency:</th>\n",
       "      <th>Performance - Boost 3.0:</th>\n",
       "      <th>Performance - P-Core Turbo:</th>\n",
       "      <th>Physical - IMC Process Size:</th>\n",
       "      <th>Physical - IMC Die Size:</th>\n",
       "      <th>Physical - IMC Transistor Count:</th>\n",
       "      <th>Performance - Boost 2.0:</th>\n",
       "      <th>Physical - Radeon Graphics Die Size:</th>\n",
       "      <th>Core Config - Dedicated Graphics:</th>\n",
       "      <th>Performance - Boost 3.0 Frequency:</th>\n",
       "      <th>Architecture - DMI3:</th>\n",
       "      <th>Physical - SoC Tile Process:</th>\n",
       "      <th>Physical - I/O Tile Process:</th>\n",
       "      <th>Physical - Graphics Tile Process:</th>\n",
       "      <th>Performance - LP E-Core Frequency:</th>\n",
       "      <th>Performance - AI Boost NPU:</th>\n",
       "      <th>Core Config - LP E-Cores:</th>\n",
       "      <th>Performance - LP E-Core Boost:</th>\n",
       "      <th>Architecture - LPDDR5x Speed:</th>\n",
       "      <th>Architecture - Tertiary PCIe:</th>\n",
       "      <th>Performance - AI Boost NPU 4:</th>\n",
       "      <th>Cache - Cache L0-D:</th>\n",
       "      <th>Performance - PL2 \"Extreme\":</th>\n",
       "      <th>Physical - I/O Process Size:</th>\n",
       "      <th>Physical - I/O Die Size:</th>\n",
       "      <th>Performance - PPT:</th>\n",
       "      <th>Cache - 3D V-Cache:</th>\n",
       "      <th>Core Config - # of CCDs:</th>\n",
       "      <th>Core Config - Cores per CCD:</th>\n",
       "      <th>Physical - I/O Transistors:</th>\n",
       "      <th>Performance - NorthBridge-IMC Clock:</th>\n",
       "      <th>Processor - OEM Launch MSRP:</th>\n",
       "      <th>Processor - Retail Launch MSRP:</th>\n",
       "      <th>Performance - Minimum Clock:</th>\n",
       "      <th>Performance - Minimum Voltage:</th>\n",
       "      <th>Architecture - HyperTransport Links:</th>\n",
       "      <th>Architecture - HyperTransport Clock:</th>\n",
       "      <th>Core Config - FPU Pipeline:</th>\n",
       "      <th>Performance - ACP:</th>\n",
       "      <th>Performance - HT Link:</th>\n",
       "      <th>Performance - HT Links:</th>\n",
       "      <th>Performance - NB/IMC Clock:</th>\n",
       "      <th>Performance - NB Frequency:</th>\n",
       "      <th>Architecture - Configurable TDP:</th>\n",
       "      <th>Performance - Effective FSB:</th>\n",
       "      <th>Cache - Trace L1:</th>\n",
       "      <th>Cache - L1 Trace:</th>\n",
       "      <th>Performance - TDP-down:</th>\n",
       "      <th>Performance - XFR:</th>\n",
       "      <th>Performance - P-Core Base:</th>\n",
       "      <th>Processor - Retail Availability:</th>\n",
       "      <th>Processor - Retail Refresh:</th>\n",
       "      <th>Performance - XDNA NPU:</th>\n",
       "      <th>Performance - PBO Curve:</th>\n",
       "      <th>Cache - E-Core L3:</th>\n",
       "      <th>Architecture - LPDDR4:</th>\n",
       "      <th>Architecture - Max. Memory:</th>\n",
       "      <th>Architecture - Chipset PCIe:</th>\n",
       "      <th>Processor - Retail Release:</th>\n",
       "      <th>Architecture - CXL:</th>\n",
       "      <th>Architecture - UPI Links:</th>\n",
       "      <th>Core Config - AVX-512 FMA Ports:</th>\n",
       "      <th>Architecture - MCR DIMM Speed:</th>\n",
       "      <th>Architecture - Max Memory:</th>\n",
       "      <th>Processor - Announcement:</th>\n",
       "      <th>Performance - Adjustable Multiplier:</th>\n",
       "      <th>Architecture - QPI Links:</th>\n",
       "      <th>Performance - High Priority Core Freq.:</th>\n",
       "      <th>Performance - Low Priority Core Freq.:</th>\n",
       "      <th>Core Config - High Priority Cores:</th>\n",
       "      <th>Core Config - Low Priority Cores:</th>\n",
       "      <th>Cache - Package HBM:</th>\n",
       "      <th>Performance - AVX2 Turbo:</th>\n",
       "      <th>Performance - AVX-512 Turbo:</th>\n",
       "      <th>Performance - Turbo Boost 2.0:</th>\n",
       "      <th>Performance - Max Turbo Power:</th>\n",
       "      <th>Architecture - DMI:</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>AMD 4800S Specs | TechPowerUp CPU Database</td>\n",
       "      <td>AMD BGA 2963</td>\n",
       "      <td>TSMC</td>\n",
       "      <td>7 nm</td>\n",
       "      <td>15,300 million</td>\n",
       "      <td>360 mm²</td>\n",
       "      <td>FC-BGA</td>\n",
       "      <td>100°C</td>\n",
       "      <td>Desktop</td>\n",
       "      <td>Active</td>\n",
       "      <td>Jan 4th, 2023</td>\n",
       "      <td>100-000000468</td>\n",
       "      <td>Wraith Stealth</td>\n",
       "      <td>3.6 GHz</td>\n",
       "      <td>up to 4 GHz</td>\n",
       "      <td>100 MHz</td>\n",
       "      <td>36.0x</td>\n",
       "      <td>No</td>\n",
       "      <td>1.35 V</td>\n",
       "      <td>65 W</td>\n",
       "      <td>256 GFLOPS</td>\n",
       "      <td>117 IOPS</td>\n",
       "      <td>Ariel</td>\n",
       "      <td>Ryzen Embedded(Zen 2 (Renoir))</td>\n",
       "      <td>unknownDepends on motherboard</td>\n",
       "      <td>GDDR6</td>\n",
       "      <td>16 GB</td>\n",
       "      <td>7000 MT/s</td>\n",
       "      <td>Quad-channel</td>\n",
       "      <td>No</td>\n",
       "      <td>Gen 4, 4 Lanes(CPU only)</td>\n",
       "      <td>A77E (Bolton-E4)</td>\n",
       "      <td>8</td>\n",
       "      <td>16</td>\n",
       "      <td>1</td>\n",
       "      <td>NaN</td>\n",
       "      <td>64 KB (per core)</td>\n",
       "      <td>512 KB (per core)</td>\n",
       "      <td>8 MB (shared)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>AMD A10-4600M Specs | TechPowerUp CPU Database</td>\n",
       "      <td>AMD Socket FS1r2</td>\n",
       "      <td>GlobalFoundries</td>\n",
       "      <td>32 nm</td>\n",
       "      <td>1,303 million</td>\n",
       "      <td>246 mm²</td>\n",
       "      <td>µPGA</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Mobile</td>\n",
       "      <td>End-of-life</td>\n",
       "      <td>May 15th, 2012</td>\n",
       "      <td>AM4600DEC44HJ</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2.3 GHz</td>\n",
       "      <td>up to 3.2 GHz</td>\n",
       "      <td>100 MHz</td>\n",
       "      <td>23.0x</td>\n",
       "      <td>No</td>\n",
       "      <td>1.3 V</td>\n",
       "      <td>35 W</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Trinity</td>\n",
       "      <td>A10(Trinity)</td>\n",
       "      <td>DDR3</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>1600 MT/s</td>\n",
       "      <td>Dual-channel</td>\n",
       "      <td>No</td>\n",
       "      <td>Gen 2</td>\n",
       "      <td>NaN</td>\n",
       "      <td>4</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "      <td>Radeon HD 7660G</td>\n",
       "      <td>192 KB</td>\n",
       "      <td>4 MB (shared)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>AMD A10-4655M Specs | TechPowerUp CPU Database</td>\n",
       "      <td>AMD Socket FP2</td>\n",
       "      <td>GlobalFoundries</td>\n",
       "      <td>32 nm</td>\n",
       "      <td>1,303 million</td>\n",
       "      <td>246 mm²</td>\n",
       "      <td>BGA2</td>\n",
       "      <td>100°C</td>\n",
       "      <td>Mobile</td>\n",
       "      <td>End-of-life</td>\n",
       "      <td>May 15th, 2012</td>\n",
       "      <td>AM4655SIE44HJ</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2000 MHz</td>\n",
       "      <td>up to 2.8 GHz</td>\n",
       "      <td>100 MHz</td>\n",
       "      <td>20.0x</td>\n",
       "      <td>No</td>\n",
       "      <td>1.2 V</td>\n",
       "      <td>25 W</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Trinity</td>\n",
       "      <td>A10(Trinity)</td>\n",
       "      <td>DDR3</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>1333 MT/s</td>\n",
       "      <td>Dual-channel</td>\n",
       "      <td>No</td>\n",
       "      <td>Gen 2</td>\n",
       "      <td>NaN</td>\n",
       "      <td>4</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "      <td>Radeon HD 7620G</td>\n",
       "      <td>192 KB</td>\n",
       "      <td>4 MB (shared)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AMD A10-5700 Specs | TechPowerUp CPU Database</td>\n",
       "      <td>AMD Socket FM2</td>\n",
       "      <td>GlobalFoundries</td>\n",
       "      <td>32 nm</td>\n",
       "      <td>1,303 million</td>\n",
       "      <td>246 mm²</td>\n",
       "      <td>µPGA</td>\n",
       "      <td>71°C</td>\n",
       "      <td>Desktop</td>\n",
       "      <td>End-of-life</td>\n",
       "      <td>Oct 2nd, 2012</td>\n",
       "      <td>AD5700OKA44HJAD5700OKHJBOX</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.4 GHz</td>\n",
       "      <td>up to 4 GHz</td>\n",
       "      <td>100 MHz</td>\n",
       "      <td>34.0x</td>\n",
       "      <td>No</td>\n",
       "      <td>1.475 V</td>\n",
       "      <td>65 W</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Trinity</td>\n",
       "      <td>A10(Trinity)</td>\n",
       "      <td>DDR3</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>1866 MT/s</td>\n",
       "      <td>Dual-channel</td>\n",
       "      <td>No</td>\n",
       "      <td>Gen 2</td>\n",
       "      <td>NaN</td>\n",
       "      <td>4</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "      <td>Radeon HD 7660D</td>\n",
       "      <td>192 KB</td>\n",
       "      <td>4 MB (shared)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>A88X, A85X, A78, A75, A68H, A55</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>AMD A10-5745M Specs | TechPowerUp CPU Database</td>\n",
       "      <td>AMD Socket FP2</td>\n",
       "      <td>NaN</td>\n",
       "      <td>32 nm</td>\n",
       "      <td>1,178 million</td>\n",
       "      <td>246 mm²</td>\n",
       "      <td>BGA2</td>\n",
       "      <td>71°C</td>\n",
       "      <td>Mobile</td>\n",
       "      <td>Active</td>\n",
       "      <td>Jun 1st, 2013</td>\n",
       "      <td>AM5745SIE44HL</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2.1 GHz</td>\n",
       "      <td>up to 2.9 GHz</td>\n",
       "      <td>100 MHz</td>\n",
       "      <td>21.0x</td>\n",
       "      <td>No</td>\n",
       "      <td>1.475 V</td>\n",
       "      <td>25 W</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Richland</td>\n",
       "      <td>A10(Richland)</td>\n",
       "      <td>DDR3</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Dual-channel</td>\n",
       "      <td>No</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>4</td>\n",
       "      <td>4</td>\n",
       "      <td>1</td>\n",
       "      <td>Radeon HD 8610G</td>\n",
       "      <td>128 KB (per core)</td>\n",
       "      <td>1 MB (per core)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                             Name Physical - Socket: Physical - Foundry: Physical - Process Size: Physical - Transistors: Physical - Die Size: Physical - Package: Physical - tCaseMax: Processor - Market: Processor - Production Status: Processor - Release Date:          Processor - Part#: Processor - Bundled Cooler: Performance - Frequency: Performance - Turbo Clock: Performance - Base Clock: Performance - Multiplier: Performance - Multiplier Unlocked: Performance - Voltage: Performance - TDP: Performance - FP32: Performance - INT32: Architecture - Codename:      Architecture - Generation: Architecture - Memory Support: Architecture - DRAM Type: Architecture - GDDR6 Capacity: Architecture - Rated Speed: Architecture - Memory Bus: Architecture - ECC Memory: Architecture - PCI-Express: Architecture - Chipset:  Core Config - # of Cores:  Core Config - # of Threads:  Core Config - SMP # CPUs: Core Config - Integrated Graphics:  Cache - Cache L1:  Cache - Cache L2: Cache - Cache L3:         Architecture - Chipsets: Processor - Launch Price: Physical - tJMax: Core Config - Core Pipeline: Performance - Configurable TDP: Performance - HyperTransport: Architecture - LPDDR5 Speed: Processor - Package#: Processor - Stepping Codes: Architecture - DDR4 Speed: Architecture - Maximum Memory: Performance - Configurable TDP-down: Architecture - DDR3L Speed: Architecture - LPDDR3 Speed: Architecture - DMI Bus Speed: Performance - TDP-Down Freq.: Performance - E-Core Frequency: Performance - PL1: Performance - PL2: Architecture - LPDDR4x Speed: Core Config - Hybrid Cores: Cache - E-Core L1: Cache - E-Core L2: Architecture - DDR5 Speed: Performance - Uncore Frequency: Performance - TDP-down Frequency: Architecture - Northbridge Location: Performance - Max Power: Performance - Minimum Power: Architecture - PCH PCIe: Performance - TDP-Down Frequency: Architecture - LPDDR4 Speed: Processor - MSRP: Performance - TDP Range: Performance - All-Core Turbo: Performance - PL2 Tau Limit: Architecture - Secondary PCIe: Performance - Processor Base Power: Performance - Min. Assured Freq.: Performance - Max. Assured Freq.: Performance - Maximum Power: Performance - TDP-Up Freq.: Physical - Base Die Process: Physical - Base Die Transistors: Physical - Base Die Size: Performance - All Core Turbo: Performance - Bus Speed: Architecture - Packaged Memory: Architecture - Memory Capacity: Performance - TDP-up Frequency: Performance - Configurable TDP-up: Performance - All P-Core Turbo: Performance - P-Core Boost 3.0: Processor - Retail Launch: Performance - Max Multi Adjust: Physical - eDRAM Process Size: Physical - eDRAM Die Size: Cache - Cache L4: Performance - All Core Frequency: Performance - Boost 3.0: Performance - P-Core Turbo: Physical - IMC Process Size: Physical - IMC Die Size: Physical - IMC Transistor Count: Performance - Boost 2.0: Physical - Radeon Graphics Die Size: Core Config - Dedicated Graphics: Performance - Boost 3.0 Frequency: Architecture - DMI3: Physical - SoC Tile Process: Physical - I/O Tile Process: Physical - Graphics Tile Process: Performance - LP E-Core Frequency: Performance - AI Boost NPU:  Core Config - LP E-Cores: Performance - LP E-Core Boost: Architecture - LPDDR5x Speed: Architecture - Tertiary PCIe: Performance - AI Boost NPU 4: Cache - Cache L0-D: Performance - PL2 \"Extreme\": Physical - I/O Process Size: Physical - I/O Die Size: Performance - PPT: Cache - 3D V-Cache:  Core Config - # of CCDs:  Core Config - Cores per CCD: Physical - I/O Transistors: Performance - NorthBridge-IMC Clock: Processor - OEM Launch MSRP: Processor - Retail Launch MSRP: Performance - Minimum Clock: Performance - Minimum Voltage: Architecture - HyperTransport Links: Architecture - HyperTransport Clock: Core Config - FPU Pipeline: Performance - ACP: Performance - HT Link: Performance - HT Links: Performance - NB/IMC Clock: Performance - NB Frequency: Architecture - Configurable TDP: Performance - Effective FSB: Cache - Trace L1: Cache - L1 Trace: Performance - TDP-down: Performance - XFR: Performance - P-Core Base: Processor - Retail Availability: Processor - Retail Refresh: Performance - XDNA NPU: Performance - PBO Curve: Cache - E-Core L3: Architecture - LPDDR4: Architecture - Max. Memory: Architecture - Chipset PCIe: Processor - Retail Release: Architecture - CXL: Architecture - UPI Links:  Core Config - AVX-512 FMA Ports: Architecture - MCR DIMM Speed: Architecture - Max Memory: Processor - Announcement: Performance - Adjustable Multiplier: Architecture - QPI Links: Performance - High Priority Core Freq.: Performance - Low Priority Core Freq.:  Core Config - High Priority Cores:  Core Config - Low Priority Cores: Cache - Package HBM: Performance - AVX2 Turbo: Performance - AVX-512 Turbo: Performance - Turbo Boost 2.0: Performance - Max Turbo Power: Architecture - DMI:\n",
       "0      AMD 4800S Specs | TechPowerUp CPU Database       AMD BGA 2963                TSMC                     7 nm          15,300 million              360 mm²              FC-BGA                100°C             Desktop                         Active             Jan 4th, 2023               100-000000468              Wraith Stealth                  3.6 GHz                up to 4 GHz                   100 MHz                     36.0x                                 No                 1.35 V               65 W          256 GFLOPS             117 IOPS                    Ariel  Ryzen Embedded(Zen 2 (Renoir))  unknownDepends on motherboard                     GDDR6                          16 GB                   7000 MT/s               Quad-channel                         No    Gen 4, 4 Lanes(CPU only)        A77E (Bolton-E4)                          8                           16                          1                                NaN   64 KB (per core)  512 KB (per core)     8 MB (shared)                              NaN                       NaN               NaN                          NaN                             NaN                           NaN                          NaN                   NaN                         NaN                        NaN                            NaN                                  NaN                         NaN                          NaN                           NaN                           NaN                             NaN                NaN                NaN                           NaN                         NaN                NaN                NaN                        NaN                             NaN                               NaN                                  NaN                      NaN                          NaN                      NaN                               NaN                          NaN               NaN                      NaN                           NaN                          NaN                            NaN                                 NaN                               NaN                               NaN                          NaN                         NaN                          NaN                              NaN                       NaN                           NaN                      NaN                             NaN                             NaN                             NaN                                NaN                             NaN                             NaN                        NaN                             NaN                            NaN                        NaN               NaN                               NaN                      NaN                         NaN                          NaN                      NaN                              NaN                      NaN                                  NaN                               NaN                                NaN                  NaN                          NaN                          NaN                               NaN                                NaN                         NaN                        NaN                            NaN                           NaN                           NaN                           NaN                 NaN                          NaN                          NaN                      NaN                NaN                 NaN                       NaN                           NaN                         NaN                                  NaN                          NaN                             NaN                          NaN                            NaN                                  NaN                                  NaN                         NaN                NaN                    NaN                     NaN                         NaN                         NaN                              NaN                          NaN               NaN               NaN                     NaN                NaN                        NaN                              NaN                         NaN                     NaN                      NaN                NaN                    NaN                         NaN                          NaN                         NaN                 NaN                       NaN                               NaN                            NaN                        NaN                       NaN                                  NaN                       NaN                                     NaN                                    NaN                                 NaN                                NaN                  NaN                       NaN                          NaN                            NaN                            NaN                 NaN\n",
       "1  AMD A10-4600M Specs | TechPowerUp CPU Database   AMD Socket FS1r2     GlobalFoundries                    32 nm           1,303 million              246 mm²                µPGA                  NaN              Mobile                    End-of-life            May 15th, 2012               AM4600DEC44HJ                         NaN                  2.3 GHz              up to 3.2 GHz                   100 MHz                     23.0x                                 No                  1.3 V               35 W                 NaN                  NaN                  Trinity                    A10(Trinity)                           DDR3                       NaN                            NaN                   1600 MT/s               Dual-channel                         No                       Gen 2                     NaN                          4                            4                          1                    Radeon HD 7660G             192 KB      4 MB (shared)               NaN                              NaN                       NaN               NaN                          NaN                             NaN                           NaN                          NaN                   NaN                         NaN                        NaN                            NaN                                  NaN                         NaN                          NaN                           NaN                           NaN                             NaN                NaN                NaN                           NaN                         NaN                NaN                NaN                        NaN                             NaN                               NaN                                  NaN                      NaN                          NaN                      NaN                               NaN                          NaN               NaN                      NaN                           NaN                          NaN                            NaN                                 NaN                               NaN                               NaN                          NaN                         NaN                          NaN                              NaN                       NaN                           NaN                      NaN                             NaN                             NaN                             NaN                                NaN                             NaN                             NaN                        NaN                             NaN                            NaN                        NaN               NaN                               NaN                      NaN                         NaN                          NaN                      NaN                              NaN                      NaN                                  NaN                               NaN                                NaN                  NaN                          NaN                          NaN                               NaN                                NaN                         NaN                        NaN                            NaN                           NaN                           NaN                           NaN                 NaN                          NaN                          NaN                      NaN                NaN                 NaN                       NaN                           NaN                         NaN                                  NaN                          NaN                             NaN                          NaN                            NaN                                  NaN                                  NaN                         NaN                NaN                    NaN                     NaN                         NaN                         NaN                              NaN                          NaN               NaN               NaN                     NaN                NaN                        NaN                              NaN                         NaN                     NaN                      NaN                NaN                    NaN                         NaN                          NaN                         NaN                 NaN                       NaN                               NaN                            NaN                        NaN                       NaN                                  NaN                       NaN                                     NaN                                    NaN                                 NaN                                NaN                  NaN                       NaN                          NaN                            NaN                            NaN                 NaN\n",
       "2  AMD A10-4655M Specs | TechPowerUp CPU Database     AMD Socket FP2     GlobalFoundries                    32 nm           1,303 million              246 mm²                BGA2                100°C              Mobile                    End-of-life            May 15th, 2012               AM4655SIE44HJ                         NaN                 2000 MHz              up to 2.8 GHz                   100 MHz                     20.0x                                 No                  1.2 V               25 W                 NaN                  NaN                  Trinity                    A10(Trinity)                           DDR3                       NaN                            NaN                   1333 MT/s               Dual-channel                         No                       Gen 2                     NaN                          4                            4                          1                    Radeon HD 7620G             192 KB      4 MB (shared)               NaN                              NaN                       NaN               NaN                          NaN                             NaN                           NaN                          NaN                   NaN                         NaN                        NaN                            NaN                                  NaN                         NaN                          NaN                           NaN                           NaN                             NaN                NaN                NaN                           NaN                         NaN                NaN                NaN                        NaN                             NaN                               NaN                                  NaN                      NaN                          NaN                      NaN                               NaN                          NaN               NaN                      NaN                           NaN                          NaN                            NaN                                 NaN                               NaN                               NaN                          NaN                         NaN                          NaN                              NaN                       NaN                           NaN                      NaN                             NaN                             NaN                             NaN                                NaN                             NaN                             NaN                        NaN                             NaN                            NaN                        NaN               NaN                               NaN                      NaN                         NaN                          NaN                      NaN                              NaN                      NaN                                  NaN                               NaN                                NaN                  NaN                          NaN                          NaN                               NaN                                NaN                         NaN                        NaN                            NaN                           NaN                           NaN                           NaN                 NaN                          NaN                          NaN                      NaN                NaN                 NaN                       NaN                           NaN                         NaN                                  NaN                          NaN                             NaN                          NaN                            NaN                                  NaN                                  NaN                         NaN                NaN                    NaN                     NaN                         NaN                         NaN                              NaN                          NaN               NaN               NaN                     NaN                NaN                        NaN                              NaN                         NaN                     NaN                      NaN                NaN                    NaN                         NaN                          NaN                         NaN                 NaN                       NaN                               NaN                            NaN                        NaN                       NaN                                  NaN                       NaN                                     NaN                                    NaN                                 NaN                                NaN                  NaN                       NaN                          NaN                            NaN                            NaN                 NaN\n",
       "3   AMD A10-5700 Specs | TechPowerUp CPU Database     AMD Socket FM2     GlobalFoundries                    32 nm           1,303 million              246 mm²                µPGA                 71°C             Desktop                    End-of-life             Oct 2nd, 2012  AD5700OKA44HJAD5700OKHJBOX                         NaN                  3.4 GHz                up to 4 GHz                   100 MHz                     34.0x                                 No                1.475 V               65 W                 NaN                  NaN                  Trinity                    A10(Trinity)                           DDR3                       NaN                            NaN                   1866 MT/s               Dual-channel                         No                       Gen 2                     NaN                          4                            4                          1                    Radeon HD 7660D             192 KB      4 MB (shared)               NaN  A88X, A85X, A78, A75, A68H, A55                       NaN               NaN                          NaN                             NaN                           NaN                          NaN                   NaN                         NaN                        NaN                            NaN                                  NaN                         NaN                          NaN                           NaN                           NaN                             NaN                NaN                NaN                           NaN                         NaN                NaN                NaN                        NaN                             NaN                               NaN                                  NaN                      NaN                          NaN                      NaN                               NaN                          NaN               NaN                      NaN                           NaN                          NaN                            NaN                                 NaN                               NaN                               NaN                          NaN                         NaN                          NaN                              NaN                       NaN                           NaN                      NaN                             NaN                             NaN                             NaN                                NaN                             NaN                             NaN                        NaN                             NaN                            NaN                        NaN               NaN                               NaN                      NaN                         NaN                          NaN                      NaN                              NaN                      NaN                                  NaN                               NaN                                NaN                  NaN                          NaN                          NaN                               NaN                                NaN                         NaN                        NaN                            NaN                           NaN                           NaN                           NaN                 NaN                          NaN                          NaN                      NaN                NaN                 NaN                       NaN                           NaN                         NaN                                  NaN                          NaN                             NaN                          NaN                            NaN                                  NaN                                  NaN                         NaN                NaN                    NaN                     NaN                         NaN                         NaN                              NaN                          NaN               NaN               NaN                     NaN                NaN                        NaN                              NaN                         NaN                     NaN                      NaN                NaN                    NaN                         NaN                          NaN                         NaN                 NaN                       NaN                               NaN                            NaN                        NaN                       NaN                                  NaN                       NaN                                     NaN                                    NaN                                 NaN                                NaN                  NaN                       NaN                          NaN                            NaN                            NaN                 NaN\n",
       "4  AMD A10-5745M Specs | TechPowerUp CPU Database     AMD Socket FP2                 NaN                    32 nm           1,178 million              246 mm²                BGA2                 71°C              Mobile                         Active             Jun 1st, 2013               AM5745SIE44HL                         NaN                  2.1 GHz              up to 2.9 GHz                   100 MHz                     21.0x                                 No                1.475 V               25 W                 NaN                  NaN                 Richland                   A10(Richland)                           DDR3                       NaN                            NaN                         NaN               Dual-channel                         No                         NaN                     NaN                          4                            4                          1                    Radeon HD 8610G  128 KB (per core)    1 MB (per core)               NaN                              NaN                       NaN               NaN                          NaN                             NaN                           NaN                          NaN                   NaN                         NaN                        NaN                            NaN                                  NaN                         NaN                          NaN                           NaN                           NaN                             NaN                NaN                NaN                           NaN                         NaN                NaN                NaN                        NaN                             NaN                               NaN                                  NaN                      NaN                          NaN                      NaN                               NaN                          NaN               NaN                      NaN                           NaN                          NaN                            NaN                                 NaN                               NaN                               NaN                          NaN                         NaN                          NaN                              NaN                       NaN                           NaN                      NaN                             NaN                             NaN                             NaN                                NaN                             NaN                             NaN                        NaN                             NaN                            NaN                        NaN               NaN                               NaN                      NaN                         NaN                          NaN                      NaN                              NaN                      NaN                                  NaN                               NaN                                NaN                  NaN                          NaN                          NaN                               NaN                                NaN                         NaN                        NaN                            NaN                           NaN                           NaN                           NaN                 NaN                          NaN                          NaN                      NaN                NaN                 NaN                       NaN                           NaN                         NaN                                  NaN                          NaN                             NaN                          NaN                            NaN                                  NaN                                  NaN                         NaN                NaN                    NaN                     NaN                         NaN                         NaN                              NaN                          NaN               NaN               NaN                     NaN                NaN                        NaN                              NaN                         NaN                     NaN                      NaN                NaN                    NaN                         NaN                          NaN                         NaN                 NaN                       NaN                               NaN                            NaN                        NaN                       NaN                                  NaN                       NaN                                     NaN                                    NaN                                 NaN                                NaN                  NaN                       NaN                          NaN                            NaN                            NaN                 NaN"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "GPU Data - Header and First 5 Rows:\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>GPU Name</th>\n",
       "      <th>GPU Variant</th>\n",
       "      <th>Architecture</th>\n",
       "      <th>Foundry</th>\n",
       "      <th>Process Size</th>\n",
       "      <th>Transistors</th>\n",
       "      <th>Density</th>\n",
       "      <th>Die Size</th>\n",
       "      <th>Chip Package</th>\n",
       "      <th>Release Date</th>\n",
       "      <th>Availability</th>\n",
       "      <th>Generation</th>\n",
       "      <th>Predecessor</th>\n",
       "      <th>Successor</th>\n",
       "      <th>Production</th>\n",
       "      <th>Bus Interface</th>\n",
       "      <th>Base Clock</th>\n",
       "      <th>Boost Clock</th>\n",
       "      <th>Memory Clock</th>\n",
       "      <th>Memory Size</th>\n",
       "      <th>Memory Type</th>\n",
       "      <th>Memory Bus</th>\n",
       "      <th>Bandwidth</th>\n",
       "      <th>Shading Units</th>\n",
       "      <th>TMUs</th>\n",
       "      <th>ROPs</th>\n",
       "      <th>SM Count</th>\n",
       "      <th>Tensor Cores</th>\n",
       "      <th>RT Cores</th>\n",
       "      <th>L1 Cache</th>\n",
       "      <th>L2 Cache</th>\n",
       "      <th>Pixel Rate</th>\n",
       "      <th>Texture Rate</th>\n",
       "      <th>FP16 (half)</th>\n",
       "      <th>FP32 (float)</th>\n",
       "      <th>FP64 (double)</th>\n",
       "      <th>Slot Width</th>\n",
       "      <th>Length</th>\n",
       "      <th>Width</th>\n",
       "      <th>TDP</th>\n",
       "      <th>Suggested PSU</th>\n",
       "      <th>Outputs</th>\n",
       "      <th>Power Connectors</th>\n",
       "      <th>Board Number</th>\n",
       "      <th>DirectX</th>\n",
       "      <th>OpenGL</th>\n",
       "      <th>OpenCL</th>\n",
       "      <th>Vulkan</th>\n",
       "      <th>CUDA</th>\n",
       "      <th>Shader Model</th>\n",
       "      <th>NVENC</th>\n",
       "      <th>NVDEC</th>\n",
       "      <th>Name</th>\n",
       "      <th>BF16</th>\n",
       "      <th>TF32</th>\n",
       "      <th>FP64 Tensor</th>\n",
       "      <th>Compute Units</th>\n",
       "      <th>Height</th>\n",
       "      <th>Weight</th>\n",
       "      <th>Released</th>\n",
       "      <th>Compute</th>\n",
       "      <th>Shader ISA</th>\n",
       "      <th>VCN</th>\n",
       "      <th>SDMA</th>\n",
       "      <th>MP0</th>\n",
       "      <th>FP16 Units</th>\n",
       "      <th>FP64 Units</th>\n",
       "      <th>Max. TDP</th>\n",
       "      <th>Desktop Variant</th>\n",
       "      <th>WDDM</th>\n",
       "      <th>DCE</th>\n",
       "      <th>UVD</th>\n",
       "      <th>VCE</th>\n",
       "      <th>CLRX</th>\n",
       "      <th>Z-Stencil</th>\n",
       "      <th>ACEs</th>\n",
       "      <th>GEs</th>\n",
       "      <th>Mobile Variant</th>\n",
       "      <th>MCD Process</th>\n",
       "      <th>Process Type</th>\n",
       "      <th>GCD Transistors</th>\n",
       "      <th>MCD Transistors</th>\n",
       "      <th>GCD Density</th>\n",
       "      <th>MCD Density</th>\n",
       "      <th>GCD Die Size</th>\n",
       "      <th>MCD Die Size</th>\n",
       "      <th>Package</th>\n",
       "      <th>GC</th>\n",
       "      <th>MP1</th>\n",
       "      <th>HWSs</th>\n",
       "      <th>DMAs</th>\n",
       "      <th>SEs</th>\n",
       "      <th>Codename</th>\n",
       "      <th>Package Size</th>\n",
       "      <th>DCN</th>\n",
       "      <th>Mobile Variant 2</th>\n",
       "      <th>SDNA</th>\n",
       "      <th>I/O Process</th>\n",
       "      <th>CCD Die Size</th>\n",
       "      <th>I/O Die Size</th>\n",
       "      <th>L0 Cache</th>\n",
       "      <th>Chip Variant</th>\n",
       "      <th>DMU</th>\n",
       "      <th>MP0 / MP1</th>\n",
       "      <th>L3 Cache</th>\n",
       "      <th>Shader Engines</th>\n",
       "      <th>GCD Size</th>\n",
       "      <th>MCD Size</th>\n",
       "      <th>Pixel Shaders</th>\n",
       "      <th>Vertex Shaders</th>\n",
       "      <th>Vertex Cache</th>\n",
       "      <th>Texture Cache</th>\n",
       "      <th>Tex L1 Cache</th>\n",
       "      <th>Execution Units</th>\n",
       "      <th>Reviews</th>\n",
       "      <th>S-Spec</th>\n",
       "      <th>Launch Price</th>\n",
       "      <th>GPU Clock</th>\n",
       "      <th>Shader Clock</th>\n",
       "      <th>Vertex Rate</th>\n",
       "      <th>SMX Count</th>\n",
       "      <th>SMM Count</th>\n",
       "      <th>Pixel Shader</th>\n",
       "      <th>Vertex Shader</th>\n",
       "      <th>Current Price</th>\n",
       "      <th>Subslices</th>\n",
       "      <th>Slices</th>\n",
       "      <th>Subslice</th>\n",
       "      <th>PureVideo HD</th>\n",
       "      <th>VDPAU</th>\n",
       "      <th>INT32 Units</th>\n",
       "      <th>SFUs</th>\n",
       "      <th>TPCs</th>\n",
       "      <th>GPCs</th>\n",
       "      <th>Register File</th>\n",
       "      <th>Tex L2 Cache</th>\n",
       "      <th>INT4 Units</th>\n",
       "      <th>INT8 Units</th>\n",
       "      <th>DirectML</th>\n",
       "      <th>Raytracing</th>\n",
       "      <th>VPS</th>\n",
       "      <th>Mesh Shaders</th>\n",
       "      <th>DPUs</th>\n",
       "      <th>PPC</th>\n",
       "      <th>Storage</th>\n",
       "      <th>Part Number</th>\n",
       "      <th>SOC Clock</th>\n",
       "      <th>UVD Clock</th>\n",
       "      <th>BIOS Number</th>\n",
       "      <th>MCM</th>\n",
       "      <th>Game Clock</th>\n",
       "      <th>Peak Clock</th>\n",
       "      <th>Base Storage</th>\n",
       "      <th>Inputs</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>GA102</td>\n",
       "      <td>GA102-890-A1</td>\n",
       "      <td>Ampere</td>\n",
       "      <td>Samsung</td>\n",
       "      <td>8 nm</td>\n",
       "      <td>28,300 million</td>\n",
       "      <td>45.1M / mm²</td>\n",
       "      <td>628 mm²</td>\n",
       "      <td>BGA-3328</td>\n",
       "      <td>Apr 12th, 2021</td>\n",
       "      <td>2021</td>\n",
       "      <td>Tesla Ampere(Axx)</td>\n",
       "      <td>Tesla Turing</td>\n",
       "      <td>Tesla Ada</td>\n",
       "      <td>Active</td>\n",
       "      <td>PCIe 4.0 x16</td>\n",
       "      <td>885 MHz</td>\n",
       "      <td>1695 MHz</td>\n",
       "      <td>1563 MHz12.5 Gbps effective</td>\n",
       "      <td>24 GB</td>\n",
       "      <td>GDDR6</td>\n",
       "      <td>384 bit</td>\n",
       "      <td>600.2 GB/s</td>\n",
       "      <td>9216</td>\n",
       "      <td>288</td>\n",
       "      <td>96</td>\n",
       "      <td>72.0</td>\n",
       "      <td>288.0</td>\n",
       "      <td>72.0</td>\n",
       "      <td>128 KB (per SM)</td>\n",
       "      <td>6 MB</td>\n",
       "      <td>162.7 GPixel/s</td>\n",
       "      <td>488.2 GTexel/s</td>\n",
       "      <td>31.24 TFLOPS(1:1)</td>\n",
       "      <td>31.24 TFLOPS</td>\n",
       "      <td>976.3 GFLOPS(1:32)</td>\n",
       "      <td>Single-slot</td>\n",
       "      <td>267 mm10.5 inches</td>\n",
       "      <td>111 mm4.4 inches</td>\n",
       "      <td>150 W</td>\n",
       "      <td>450 W</td>\n",
       "      <td>No outputs</td>\n",
       "      <td>1x 8-pin</td>\n",
       "      <td>PG133 SKU 215</td>\n",
       "      <td>12 Ultimate(12_2)</td>\n",
       "      <td>4.6</td>\n",
       "      <td>3.0</td>\n",
       "      <td>1.3</td>\n",
       "      <td>8.6</td>\n",
       "      <td>6.8</td>\n",
       "      <td>1x 7th Gen</td>\n",
       "      <td>2x 5th Gen</td>\n",
       "      <td>NVIDIA A10 PCIe Specs | TechPowerUp GPU Database</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>GA100</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Ampere</td>\n",
       "      <td>TSMC</td>\n",
       "      <td>7 nm</td>\n",
       "      <td>54,200 million</td>\n",
       "      <td>65.6M / mm²</td>\n",
       "      <td>826 mm²</td>\n",
       "      <td>BGA-2743</td>\n",
       "      <td>Jun 22nd, 2020</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Tesla Ampere(Axx)</td>\n",
       "      <td>Tesla Turing</td>\n",
       "      <td>Tesla Ada</td>\n",
       "      <td>Active</td>\n",
       "      <td>PCIe 4.0 x16</td>\n",
       "      <td>765 MHz</td>\n",
       "      <td>1410 MHz</td>\n",
       "      <td>1215 MHz2.4 Gbps effective</td>\n",
       "      <td>40 GB</td>\n",
       "      <td>HBM2e</td>\n",
       "      <td>5120 bit</td>\n",
       "      <td>1.56 TB/s</td>\n",
       "      <td>6912</td>\n",
       "      <td>432</td>\n",
       "      <td>160</td>\n",
       "      <td>108.0</td>\n",
       "      <td>432.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>192 KB (per SM)</td>\n",
       "      <td>40 MB</td>\n",
       "      <td>225.6 GPixel/s</td>\n",
       "      <td>609.1 GTexel/s</td>\n",
       "      <td>77.97 TFLOPS(4:1)</td>\n",
       "      <td>19.49 TFLOPS</td>\n",
       "      <td>9.746 TFLOPS(1:2)</td>\n",
       "      <td>Dual-slot</td>\n",
       "      <td>267 mm10.5 inches</td>\n",
       "      <td>111 mm4.4 inches</td>\n",
       "      <td>250 W</td>\n",
       "      <td>600 W</td>\n",
       "      <td>No outputs</td>\n",
       "      <td>8-pin EPS</td>\n",
       "      <td>P1001 SKU 200</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>8.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NVIDIA A100 PCIe 40 GB Specs | TechPowerUp GPU...</td>\n",
       "      <td>311.84 TFLOPS (16:1)</td>\n",
       "      <td>155.92 TFLOPs (8:1)</td>\n",
       "      <td>19.49 TFLOPS (1:1)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>GA100</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Ampere</td>\n",
       "      <td>TSMC</td>\n",
       "      <td>7 nm</td>\n",
       "      <td>54,200 million</td>\n",
       "      <td>65.6M / mm²</td>\n",
       "      <td>826 mm²</td>\n",
       "      <td>BGA-2743</td>\n",
       "      <td>Jun 28th, 2021</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Tesla Ampere(Axx)</td>\n",
       "      <td>Tesla Turing</td>\n",
       "      <td>Tesla Ada</td>\n",
       "      <td>Active</td>\n",
       "      <td>PCIe 4.0 x16</td>\n",
       "      <td>1065 MHz</td>\n",
       "      <td>1410 MHz</td>\n",
       "      <td>1512 MHz3 Gbps effective</td>\n",
       "      <td>80 GB</td>\n",
       "      <td>HBM2e</td>\n",
       "      <td>5120 bit</td>\n",
       "      <td>1.94 TB/s</td>\n",
       "      <td>6912</td>\n",
       "      <td>432</td>\n",
       "      <td>160</td>\n",
       "      <td>108.0</td>\n",
       "      <td>432.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>192 KB (per SM)</td>\n",
       "      <td>80 MB</td>\n",
       "      <td>225.6 GPixel/s</td>\n",
       "      <td>609.1 GTexel/s</td>\n",
       "      <td>77.97 TFLOPS(4:1)</td>\n",
       "      <td>19.49 TFLOPS</td>\n",
       "      <td>9.746 TFLOPS(1:2)</td>\n",
       "      <td>Dual-slot</td>\n",
       "      <td>267 mm10.5 inches</td>\n",
       "      <td>111 mm4.4 inches</td>\n",
       "      <td>300 W</td>\n",
       "      <td>700 W</td>\n",
       "      <td>No outputs</td>\n",
       "      <td>8-pin EPS</td>\n",
       "      <td>P1001 SKU 200</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>8.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NVIDIA A100 PCIe 80 GB Specs | TechPowerUp GPU...</td>\n",
       "      <td>311.84 TFLOPS (16:1)</td>\n",
       "      <td>155.92 TFLOPs (8:1)</td>\n",
       "      <td>19.49 TFLOPS (1:1)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>GA100</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Ampere</td>\n",
       "      <td>TSMC</td>\n",
       "      <td>7 nm</td>\n",
       "      <td>54,200 million</td>\n",
       "      <td>65.6M / mm²</td>\n",
       "      <td>826 mm²</td>\n",
       "      <td>BGA-2743</td>\n",
       "      <td>May 14th, 2020</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Tesla Ampere(Axx)</td>\n",
       "      <td>Tesla Turing</td>\n",
       "      <td>Tesla Ada</td>\n",
       "      <td>Active</td>\n",
       "      <td>PCIe 4.0 x16</td>\n",
       "      <td>1095 MHz</td>\n",
       "      <td>1410 MHz</td>\n",
       "      <td>1215 MHz2.4 Gbps effective</td>\n",
       "      <td>40 GB</td>\n",
       "      <td>HBM2e</td>\n",
       "      <td>5120 bit</td>\n",
       "      <td>1.56 TB/s</td>\n",
       "      <td>6912</td>\n",
       "      <td>432</td>\n",
       "      <td>160</td>\n",
       "      <td>108.0</td>\n",
       "      <td>432.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>192 KB (per SM)</td>\n",
       "      <td>40 MB</td>\n",
       "      <td>225.6 GPixel/s</td>\n",
       "      <td>609.1 GTexel/s</td>\n",
       "      <td>77.97 TFLOPS(4:1)</td>\n",
       "      <td>19.49 TFLOPS</td>\n",
       "      <td>9.746 TFLOPS(1:2)</td>\n",
       "      <td>SXM Module</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>400 W</td>\n",
       "      <td>800 W</td>\n",
       "      <td>No outputs</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>8.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NVIDIA A100 SXM4 40 GB Specs | TechPowerUp GPU...</td>\n",
       "      <td>311.84 TFLOPS (16:1)</td>\n",
       "      <td>155.92 TFLOPs (8:1)</td>\n",
       "      <td>19.49 TFLOPS (1:1)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>GA100</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Ampere</td>\n",
       "      <td>TSMC</td>\n",
       "      <td>7 nm</td>\n",
       "      <td>54,200 million</td>\n",
       "      <td>65.6M / mm²</td>\n",
       "      <td>826 mm²</td>\n",
       "      <td>BGA-2743</td>\n",
       "      <td>Nov 16th, 2020</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Tesla Ampere(Axx)</td>\n",
       "      <td>Tesla Turing</td>\n",
       "      <td>Tesla Ada</td>\n",
       "      <td>Active</td>\n",
       "      <td>PCIe 4.0 x16</td>\n",
       "      <td>1275 MHz</td>\n",
       "      <td>1410 MHz</td>\n",
       "      <td>1593 MHz3.2 Gbps effective</td>\n",
       "      <td>80 GB</td>\n",
       "      <td>HBM2e</td>\n",
       "      <td>5120 bit</td>\n",
       "      <td>2.04 TB/s</td>\n",
       "      <td>6912</td>\n",
       "      <td>432</td>\n",
       "      <td>160</td>\n",
       "      <td>108.0</td>\n",
       "      <td>432.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>192 KB (per SM)</td>\n",
       "      <td>40 MB</td>\n",
       "      <td>225.6 GPixel/s</td>\n",
       "      <td>609.1 GTexel/s</td>\n",
       "      <td>77.97 TFLOPS(4:1)</td>\n",
       "      <td>19.49 TFLOPS</td>\n",
       "      <td>9.746 TFLOPS(1:2)</td>\n",
       "      <td>OAM Module</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>400 W</td>\n",
       "      <td>800 W</td>\n",
       "      <td>No outputs</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>8.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NVIDIA A100 SXM4 80 GB Specs | TechPowerUp GPU...</td>\n",
       "      <td>311.84 TFLOPS (16:1)</td>\n",
       "      <td>155.92 TFLOPs (8:1)</td>\n",
       "      <td>19.49 TFLOPS (1:1)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "  GPU Name   GPU Variant Architecture  Foundry Process Size     Transistors      Density Die Size Chip Package    Release Date Availability         Generation   Predecessor  Successor Production Bus Interface Base Clock Boost Clock                 Memory Clock Memory Size Memory Type Memory Bus   Bandwidth Shading Units TMUs  ROPs  SM Count  Tensor Cores  RT Cores         L1 Cache L2 Cache      Pixel Rate    Texture Rate        FP16 (half)  FP32 (float)       FP64 (double)   Slot Width             Length             Width    TDP Suggested PSU     Outputs Power Connectors   Board Number            DirectX OpenGL OpenCL Vulkan  CUDA Shader Model       NVENC       NVDEC                                               Name                  BF16                 TF32         FP64 Tensor Compute Units Height Weight Released Compute Shader ISA  VCN SDMA  MP0 FP16 Units FP64 Units Max. TDP Desktop Variant  WDDM  DCE  UVD  VCE CLRX  Z-Stencil  ACEs  GEs Mobile Variant MCD Process Process Type GCD Transistors MCD Transistors GCD Density MCD Density GCD Die Size MCD Die Size Package   GC  MP1  HWSs  DMAs  SEs Codename Package Size  DCN Mobile Variant 2 SDNA I/O Process CCD Die Size I/O Die Size L0 Cache Chip Variant  DMU MP0 / MP1 L3 Cache  Shader Engines GCD Size MCD Size  Pixel Shaders  Vertex Shaders Vertex Cache Texture Cache Tex L1 Cache  Execution Units Reviews S-Spec Launch Price GPU Clock Shader Clock Vertex Rate  SMX Count  SMM Count Pixel Shader Vertex Shader Current Price  Subslices  Slices  Subslice PureVideo HD VDPAU  INT32 Units  SFUs  TPCs  GPCs Register File Tex L2 Cache  INT4 Units  INT8 Units DirectML Raytracing  VPS Mesh Shaders  DPUs  PPC Storage Part Number SOC Clock UVD Clock BIOS Number  MCM Game Clock Peak Clock Base Storage Inputs\n",
       "0    GA102  GA102-890-A1       Ampere  Samsung         8 nm  28,300 million  45.1M / mm²  628 mm²     BGA-3328  Apr 12th, 2021         2021  Tesla Ampere(Axx)  Tesla Turing  Tesla Ada     Active  PCIe 4.0 x16    885 MHz    1695 MHz  1563 MHz12.5 Gbps effective       24 GB       GDDR6    384 bit  600.2 GB/s          9216  288    96      72.0         288.0      72.0  128 KB (per SM)     6 MB  162.7 GPixel/s  488.2 GTexel/s  31.24 TFLOPS(1:1)  31.24 TFLOPS  976.3 GFLOPS(1:32)  Single-slot  267 mm10.5 inches  111 mm4.4 inches  150 W         450 W  No outputs         1x 8-pin  PG133 SKU 215  12 Ultimate(12_2)    4.6    3.0    1.3   8.6          6.8  1x 7th Gen  2x 5th Gen   NVIDIA A10 PCIe Specs | TechPowerUp GPU Database                   NaN                  NaN                 NaN           NaN    NaN    NaN      NaN     NaN        NaN  NaN  NaN  NaN        NaN        NaN      NaN             NaN   NaN  NaN  NaN  NaN  NaN        NaN   NaN  NaN            NaN         NaN          NaN             NaN             NaN         NaN         NaN          NaN          NaN     NaN  NaN  NaN   NaN   NaN  NaN      NaN          NaN  NaN              NaN  NaN         NaN          NaN          NaN      NaN          NaN  NaN       NaN      NaN             NaN      NaN      NaN            NaN             NaN          NaN           NaN          NaN              NaN     NaN    NaN          NaN       NaN          NaN         NaN        NaN        NaN          NaN           NaN           NaN        NaN     NaN       NaN          NaN   NaN          NaN   NaN   NaN   NaN           NaN          NaN         NaN         NaN      NaN        NaN  NaN          NaN   NaN  NaN     NaN         NaN       NaN       NaN         NaN  NaN        NaN        NaN          NaN    NaN\n",
       "1    GA100           NaN       Ampere     TSMC         7 nm  54,200 million  65.6M / mm²  826 mm²     BGA-2743  Jun 22nd, 2020          NaN  Tesla Ampere(Axx)  Tesla Turing  Tesla Ada     Active  PCIe 4.0 x16    765 MHz    1410 MHz   1215 MHz2.4 Gbps effective       40 GB       HBM2e   5120 bit   1.56 TB/s          6912  432   160     108.0         432.0       NaN  192 KB (per SM)    40 MB  225.6 GPixel/s  609.1 GTexel/s  77.97 TFLOPS(4:1)  19.49 TFLOPS   9.746 TFLOPS(1:2)    Dual-slot  267 mm10.5 inches  111 mm4.4 inches  250 W         600 W  No outputs        8-pin EPS  P1001 SKU 200                NaN    NaN    3.0    NaN   8.0          NaN         NaN         NaN  NVIDIA A100 PCIe 40 GB Specs | TechPowerUp GPU...  311.84 TFLOPS (16:1)  155.92 TFLOPs (8:1)  19.49 TFLOPS (1:1)           NaN    NaN    NaN      NaN     NaN        NaN  NaN  NaN  NaN        NaN        NaN      NaN             NaN   NaN  NaN  NaN  NaN  NaN        NaN   NaN  NaN            NaN         NaN          NaN             NaN             NaN         NaN         NaN          NaN          NaN     NaN  NaN  NaN   NaN   NaN  NaN      NaN          NaN  NaN              NaN  NaN         NaN          NaN          NaN      NaN          NaN  NaN       NaN      NaN             NaN      NaN      NaN            NaN             NaN          NaN           NaN          NaN              NaN     NaN    NaN          NaN       NaN          NaN         NaN        NaN        NaN          NaN           NaN           NaN        NaN     NaN       NaN          NaN   NaN          NaN   NaN   NaN   NaN           NaN          NaN         NaN         NaN      NaN        NaN  NaN          NaN   NaN  NaN     NaN         NaN       NaN       NaN         NaN  NaN        NaN        NaN          NaN    NaN\n",
       "2    GA100           NaN       Ampere     TSMC         7 nm  54,200 million  65.6M / mm²  826 mm²     BGA-2743  Jun 28th, 2021          NaN  Tesla Ampere(Axx)  Tesla Turing  Tesla Ada     Active  PCIe 4.0 x16   1065 MHz    1410 MHz     1512 MHz3 Gbps effective       80 GB       HBM2e   5120 bit   1.94 TB/s          6912  432   160     108.0         432.0       NaN  192 KB (per SM)    80 MB  225.6 GPixel/s  609.1 GTexel/s  77.97 TFLOPS(4:1)  19.49 TFLOPS   9.746 TFLOPS(1:2)    Dual-slot  267 mm10.5 inches  111 mm4.4 inches  300 W         700 W  No outputs        8-pin EPS  P1001 SKU 200                NaN    NaN    3.0    NaN   8.0          NaN         NaN         NaN  NVIDIA A100 PCIe 80 GB Specs | TechPowerUp GPU...  311.84 TFLOPS (16:1)  155.92 TFLOPs (8:1)  19.49 TFLOPS (1:1)           NaN    NaN    NaN      NaN     NaN        NaN  NaN  NaN  NaN        NaN        NaN      NaN             NaN   NaN  NaN  NaN  NaN  NaN        NaN   NaN  NaN            NaN         NaN          NaN             NaN             NaN         NaN         NaN          NaN          NaN     NaN  NaN  NaN   NaN   NaN  NaN      NaN          NaN  NaN              NaN  NaN         NaN          NaN          NaN      NaN          NaN  NaN       NaN      NaN             NaN      NaN      NaN            NaN             NaN          NaN           NaN          NaN              NaN     NaN    NaN          NaN       NaN          NaN         NaN        NaN        NaN          NaN           NaN           NaN        NaN     NaN       NaN          NaN   NaN          NaN   NaN   NaN   NaN           NaN          NaN         NaN         NaN      NaN        NaN  NaN          NaN   NaN  NaN     NaN         NaN       NaN       NaN         NaN  NaN        NaN        NaN          NaN    NaN\n",
       "3    GA100           NaN       Ampere     TSMC         7 nm  54,200 million  65.6M / mm²  826 mm²     BGA-2743  May 14th, 2020          NaN  Tesla Ampere(Axx)  Tesla Turing  Tesla Ada     Active  PCIe 4.0 x16   1095 MHz    1410 MHz   1215 MHz2.4 Gbps effective       40 GB       HBM2e   5120 bit   1.56 TB/s          6912  432   160     108.0         432.0       NaN  192 KB (per SM)    40 MB  225.6 GPixel/s  609.1 GTexel/s  77.97 TFLOPS(4:1)  19.49 TFLOPS   9.746 TFLOPS(1:2)   SXM Module                NaN               NaN  400 W         800 W  No outputs              NaN            NaN                NaN    NaN    3.0    NaN   8.0          NaN         NaN         NaN  NVIDIA A100 SXM4 40 GB Specs | TechPowerUp GPU...  311.84 TFLOPS (16:1)  155.92 TFLOPs (8:1)  19.49 TFLOPS (1:1)           NaN    NaN    NaN      NaN     NaN        NaN  NaN  NaN  NaN        NaN        NaN      NaN             NaN   NaN  NaN  NaN  NaN  NaN        NaN   NaN  NaN            NaN         NaN          NaN             NaN             NaN         NaN         NaN          NaN          NaN     NaN  NaN  NaN   NaN   NaN  NaN      NaN          NaN  NaN              NaN  NaN         NaN          NaN          NaN      NaN          NaN  NaN       NaN      NaN             NaN      NaN      NaN            NaN             NaN          NaN           NaN          NaN              NaN     NaN    NaN          NaN       NaN          NaN         NaN        NaN        NaN          NaN           NaN           NaN        NaN     NaN       NaN          NaN   NaN          NaN   NaN   NaN   NaN           NaN          NaN         NaN         NaN      NaN        NaN  NaN          NaN   NaN  NaN     NaN         NaN       NaN       NaN         NaN  NaN        NaN        NaN          NaN    NaN\n",
       "4    GA100           NaN       Ampere     TSMC         7 nm  54,200 million  65.6M / mm²  826 mm²     BGA-2743  Nov 16th, 2020          NaN  Tesla Ampere(Axx)  Tesla Turing  Tesla Ada     Active  PCIe 4.0 x16   1275 MHz    1410 MHz   1593 MHz3.2 Gbps effective       80 GB       HBM2e   5120 bit   2.04 TB/s          6912  432   160     108.0         432.0       NaN  192 KB (per SM)    40 MB  225.6 GPixel/s  609.1 GTexel/s  77.97 TFLOPS(4:1)  19.49 TFLOPS   9.746 TFLOPS(1:2)   OAM Module                NaN               NaN  400 W         800 W  No outputs              NaN            NaN                NaN    NaN    3.0    NaN   8.0          NaN         NaN         NaN  NVIDIA A100 SXM4 80 GB Specs | TechPowerUp GPU...  311.84 TFLOPS (16:1)  155.92 TFLOPs (8:1)  19.49 TFLOPS (1:1)           NaN    NaN    NaN      NaN     NaN        NaN  NaN  NaN  NaN        NaN        NaN      NaN             NaN   NaN  NaN  NaN  NaN  NaN        NaN   NaN  NaN            NaN         NaN          NaN             NaN             NaN         NaN         NaN          NaN          NaN     NaN  NaN  NaN   NaN   NaN  NaN      NaN          NaN  NaN              NaN  NaN         NaN          NaN          NaN      NaN          NaN  NaN       NaN      NaN             NaN      NaN      NaN            NaN             NaN          NaN           NaN          NaN              NaN     NaN    NaN          NaN       NaN          NaN         NaN        NaN        NaN          NaN           NaN           NaN        NaN     NaN       NaN          NaN   NaN          NaN   NaN   NaN   NaN           NaN          NaN         NaN         NaN      NaN        NaN  NaN          NaN   NaN  NaN     NaN         NaN       NaN       NaN         NaN  NaN        NaN        NaN          NaN    NaN"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "# Set display options to show all columns\n",
    "pd.set_option('display.max_columns', None)  # Show all columns\n",
    "pd.set_option('display.expand_frame_repr', False)  # Disable column wrapping\n",
    "\n",
    "# Relative paths to the CSV files\n",
    "cpu_data_path = '../src/cpu_data_original.csv'\n",
    "gpu_data_path = '../src/gpu_data_original.csv'\n",
    "\n",
    "# Load the data\n",
    "cpu_data = pd.read_csv(cpu_data_path)\n",
    "gpu_data = pd.read_csv(gpu_data_path)\n",
    "\n",
    "# Display the headers and first few rows for CPU data\n",
    "print(\"CPU Data - Header and First 5 Rows:\")\n",
    "display(cpu_data.head())\n",
    "\n",
    "# Display the headers and first few rows for GPU data\n",
    "print(\"\\nGPU Data - Header and First 5 Rows:\")\n",
    "display(gpu_data.head())\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "69b87919-7a6f-4ac0-badc-b6be16240b26",
   "metadata": {},
   "source": [
    "## Exploratory Data Analysis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5ce7aa71-302a-4c57-96ac-0fc53dd7ab0b",
   "metadata": {},
   "source": [
    "## Feature Engineering"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "db7faa96-69c3-4e3d-adb2-d94bf5e40806",
   "metadata": {},
   "source": [
    "## Model Selection"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f920f69d-75e2-46f6-ae5f-cb89f8d8af76",
   "metadata": {},
   "source": [
    "## Model Evaluation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3dce185-3bac-4732-aa7f-b24a85afaa5e",
   "metadata": {},
   "source": [
    "## Prediction & Results"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "092f31b3-58c8-40bb-8c88-cff66a3aafd0",
   "metadata": {},
   "source": [
    "## Conclusion"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9d2e3dc-0b04-4522-a441-8f64717704d1",
   "metadata": {},
   "source": [
    "## References"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9cbbe16b-79f6-4679-9d11-18f17a5fded8",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "751c7087-56ee-42c0-91e2-557e85ca70a6",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6c0ec336-e3fe-4aa6-b914-e07f37866bb0",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5732fe48-13e1-49e2-ab2c-f2683a86e3e1",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "998c1a2f-e9ba-4ba2-8a26-48d25d0b7a56",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
