
RF21_VCU_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  0800e77c  0800e77c  0001e77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e938  0800e938  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800e938  0800e938  0001e938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e940  0800e940  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e940  0800e940  0001e940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e944  0800e944  0001e944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800e948  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00004b38  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004bcc  20004bcc  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031ea0  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000060d3  00000000  00000000  00051f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002198  00000000  00000000  00058038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f88  00000000  00000000  0005a1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a0de  00000000  00000000  0005c158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b0f7  00000000  00000000  00086236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee880  00000000  00000000  000b132d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0019fbad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000094ec  00000000  00000000  0019fc00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e764 	.word	0x0800e764

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800e764 	.word	0x0800e764

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295
 800089c:	f04f 30ff 	movne.w	r0, #4294967295
 80008a0:	f000 b96e 	b.w	8000b80 <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	4604      	mov	r4, r0
 80008c4:	468c      	mov	ip, r1
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	f040 8083 	bne.w	80009d2 <__udivmoddi4+0x116>
 80008cc:	428a      	cmp	r2, r1
 80008ce:	4617      	mov	r7, r2
 80008d0:	d947      	bls.n	8000962 <__udivmoddi4+0xa6>
 80008d2:	fab2 f282 	clz	r2, r2
 80008d6:	b142      	cbz	r2, 80008ea <__udivmoddi4+0x2e>
 80008d8:	f1c2 0020 	rsb	r0, r2, #32
 80008dc:	fa24 f000 	lsr.w	r0, r4, r0
 80008e0:	4091      	lsls	r1, r2
 80008e2:	4097      	lsls	r7, r2
 80008e4:	ea40 0c01 	orr.w	ip, r0, r1
 80008e8:	4094      	lsls	r4, r2
 80008ea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008ee:	0c23      	lsrs	r3, r4, #16
 80008f0:	fbbc f6f8 	udiv	r6, ip, r8
 80008f4:	fa1f fe87 	uxth.w	lr, r7
 80008f8:	fb08 c116 	mls	r1, r8, r6, ip
 80008fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000900:	fb06 f10e 	mul.w	r1, r6, lr
 8000904:	4299      	cmp	r1, r3
 8000906:	d909      	bls.n	800091c <__udivmoddi4+0x60>
 8000908:	18fb      	adds	r3, r7, r3
 800090a:	f106 30ff 	add.w	r0, r6, #4294967295
 800090e:	f080 8119 	bcs.w	8000b44 <__udivmoddi4+0x288>
 8000912:	4299      	cmp	r1, r3
 8000914:	f240 8116 	bls.w	8000b44 <__udivmoddi4+0x288>
 8000918:	3e02      	subs	r6, #2
 800091a:	443b      	add	r3, r7
 800091c:	1a5b      	subs	r3, r3, r1
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb3 f0f8 	udiv	r0, r3, r8
 8000924:	fb08 3310 	mls	r3, r8, r0, r3
 8000928:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800092c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000930:	45a6      	cmp	lr, r4
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x8c>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 33ff 	add.w	r3, r0, #4294967295
 800093a:	f080 8105 	bcs.w	8000b48 <__udivmoddi4+0x28c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8102 	bls.w	8000b48 <__udivmoddi4+0x28c>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800094c:	eba4 040e 	sub.w	r4, r4, lr
 8000950:	2600      	movs	r6, #0
 8000952:	b11d      	cbz	r5, 800095c <__udivmoddi4+0xa0>
 8000954:	40d4      	lsrs	r4, r2
 8000956:	2300      	movs	r3, #0
 8000958:	e9c5 4300 	strd	r4, r3, [r5]
 800095c:	4631      	mov	r1, r6
 800095e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000962:	b902      	cbnz	r2, 8000966 <__udivmoddi4+0xaa>
 8000964:	deff      	udf	#255	; 0xff
 8000966:	fab2 f282 	clz	r2, r2
 800096a:	2a00      	cmp	r2, #0
 800096c:	d150      	bne.n	8000a10 <__udivmoddi4+0x154>
 800096e:	1bcb      	subs	r3, r1, r7
 8000970:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000974:	fa1f f887 	uxth.w	r8, r7
 8000978:	2601      	movs	r6, #1
 800097a:	fbb3 fcfe 	udiv	ip, r3, lr
 800097e:	0c21      	lsrs	r1, r4, #16
 8000980:	fb0e 331c 	mls	r3, lr, ip, r3
 8000984:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000988:	fb08 f30c 	mul.w	r3, r8, ip
 800098c:	428b      	cmp	r3, r1
 800098e:	d907      	bls.n	80009a0 <__udivmoddi4+0xe4>
 8000990:	1879      	adds	r1, r7, r1
 8000992:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000996:	d202      	bcs.n	800099e <__udivmoddi4+0xe2>
 8000998:	428b      	cmp	r3, r1
 800099a:	f200 80e9 	bhi.w	8000b70 <__udivmoddi4+0x2b4>
 800099e:	4684      	mov	ip, r0
 80009a0:	1ac9      	subs	r1, r1, r3
 80009a2:	b2a3      	uxth	r3, r4
 80009a4:	fbb1 f0fe 	udiv	r0, r1, lr
 80009a8:	fb0e 1110 	mls	r1, lr, r0, r1
 80009ac:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80009b0:	fb08 f800 	mul.w	r8, r8, r0
 80009b4:	45a0      	cmp	r8, r4
 80009b6:	d907      	bls.n	80009c8 <__udivmoddi4+0x10c>
 80009b8:	193c      	adds	r4, r7, r4
 80009ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80009be:	d202      	bcs.n	80009c6 <__udivmoddi4+0x10a>
 80009c0:	45a0      	cmp	r8, r4
 80009c2:	f200 80d9 	bhi.w	8000b78 <__udivmoddi4+0x2bc>
 80009c6:	4618      	mov	r0, r3
 80009c8:	eba4 0408 	sub.w	r4, r4, r8
 80009cc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009d0:	e7bf      	b.n	8000952 <__udivmoddi4+0x96>
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d909      	bls.n	80009ea <__udivmoddi4+0x12e>
 80009d6:	2d00      	cmp	r5, #0
 80009d8:	f000 80b1 	beq.w	8000b3e <__udivmoddi4+0x282>
 80009dc:	2600      	movs	r6, #0
 80009de:	e9c5 0100 	strd	r0, r1, [r5]
 80009e2:	4630      	mov	r0, r6
 80009e4:	4631      	mov	r1, r6
 80009e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ea:	fab3 f683 	clz	r6, r3
 80009ee:	2e00      	cmp	r6, #0
 80009f0:	d14a      	bne.n	8000a88 <__udivmoddi4+0x1cc>
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d302      	bcc.n	80009fc <__udivmoddi4+0x140>
 80009f6:	4282      	cmp	r2, r0
 80009f8:	f200 80b8 	bhi.w	8000b6c <__udivmoddi4+0x2b0>
 80009fc:	1a84      	subs	r4, r0, r2
 80009fe:	eb61 0103 	sbc.w	r1, r1, r3
 8000a02:	2001      	movs	r0, #1
 8000a04:	468c      	mov	ip, r1
 8000a06:	2d00      	cmp	r5, #0
 8000a08:	d0a8      	beq.n	800095c <__udivmoddi4+0xa0>
 8000a0a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000a0e:	e7a5      	b.n	800095c <__udivmoddi4+0xa0>
 8000a10:	f1c2 0320 	rsb	r3, r2, #32
 8000a14:	fa20 f603 	lsr.w	r6, r0, r3
 8000a18:	4097      	lsls	r7, r2
 8000a1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000a1e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a22:	40d9      	lsrs	r1, r3
 8000a24:	4330      	orrs	r0, r6
 8000a26:	0c03      	lsrs	r3, r0, #16
 8000a28:	fbb1 f6fe 	udiv	r6, r1, lr
 8000a2c:	fa1f f887 	uxth.w	r8, r7
 8000a30:	fb0e 1116 	mls	r1, lr, r6, r1
 8000a34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a38:	fb06 f108 	mul.w	r1, r6, r8
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a42:	d909      	bls.n	8000a58 <__udivmoddi4+0x19c>
 8000a44:	18fb      	adds	r3, r7, r3
 8000a46:	f106 3cff 	add.w	ip, r6, #4294967295
 8000a4a:	f080 808d 	bcs.w	8000b68 <__udivmoddi4+0x2ac>
 8000a4e:	4299      	cmp	r1, r3
 8000a50:	f240 808a 	bls.w	8000b68 <__udivmoddi4+0x2ac>
 8000a54:	3e02      	subs	r6, #2
 8000a56:	443b      	add	r3, r7
 8000a58:	1a5b      	subs	r3, r3, r1
 8000a5a:	b281      	uxth	r1, r0
 8000a5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a68:	fb00 f308 	mul.w	r3, r0, r8
 8000a6c:	428b      	cmp	r3, r1
 8000a6e:	d907      	bls.n	8000a80 <__udivmoddi4+0x1c4>
 8000a70:	1879      	adds	r1, r7, r1
 8000a72:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a76:	d273      	bcs.n	8000b60 <__udivmoddi4+0x2a4>
 8000a78:	428b      	cmp	r3, r1
 8000a7a:	d971      	bls.n	8000b60 <__udivmoddi4+0x2a4>
 8000a7c:	3802      	subs	r0, #2
 8000a7e:	4439      	add	r1, r7
 8000a80:	1acb      	subs	r3, r1, r3
 8000a82:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000a86:	e778      	b.n	800097a <__udivmoddi4+0xbe>
 8000a88:	f1c6 0c20 	rsb	ip, r6, #32
 8000a8c:	fa03 f406 	lsl.w	r4, r3, r6
 8000a90:	fa22 f30c 	lsr.w	r3, r2, ip
 8000a94:	431c      	orrs	r4, r3
 8000a96:	fa20 f70c 	lsr.w	r7, r0, ip
 8000a9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000a9e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000aa2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000aa6:	431f      	orrs	r7, r3
 8000aa8:	0c3b      	lsrs	r3, r7, #16
 8000aaa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aae:	fa1f f884 	uxth.w	r8, r4
 8000ab2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ab6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000aba:	fb09 fa08 	mul.w	sl, r9, r8
 8000abe:	458a      	cmp	sl, r1
 8000ac0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ac4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ac8:	d908      	bls.n	8000adc <__udivmoddi4+0x220>
 8000aca:	1861      	adds	r1, r4, r1
 8000acc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ad0:	d248      	bcs.n	8000b64 <__udivmoddi4+0x2a8>
 8000ad2:	458a      	cmp	sl, r1
 8000ad4:	d946      	bls.n	8000b64 <__udivmoddi4+0x2a8>
 8000ad6:	f1a9 0902 	sub.w	r9, r9, #2
 8000ada:	4421      	add	r1, r4
 8000adc:	eba1 010a 	sub.w	r1, r1, sl
 8000ae0:	b2bf      	uxth	r7, r7
 8000ae2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ae6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000aea:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000aee:	fb00 f808 	mul.w	r8, r0, r8
 8000af2:	45b8      	cmp	r8, r7
 8000af4:	d907      	bls.n	8000b06 <__udivmoddi4+0x24a>
 8000af6:	19e7      	adds	r7, r4, r7
 8000af8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000afc:	d22e      	bcs.n	8000b5c <__udivmoddi4+0x2a0>
 8000afe:	45b8      	cmp	r8, r7
 8000b00:	d92c      	bls.n	8000b5c <__udivmoddi4+0x2a0>
 8000b02:	3802      	subs	r0, #2
 8000b04:	4427      	add	r7, r4
 8000b06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b0a:	eba7 0708 	sub.w	r7, r7, r8
 8000b0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000b12:	454f      	cmp	r7, r9
 8000b14:	46c6      	mov	lr, r8
 8000b16:	4649      	mov	r1, r9
 8000b18:	d31a      	bcc.n	8000b50 <__udivmoddi4+0x294>
 8000b1a:	d017      	beq.n	8000b4c <__udivmoddi4+0x290>
 8000b1c:	b15d      	cbz	r5, 8000b36 <__udivmoddi4+0x27a>
 8000b1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000b22:	eb67 0701 	sbc.w	r7, r7, r1
 8000b26:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000b2a:	40f2      	lsrs	r2, r6
 8000b2c:	ea4c 0202 	orr.w	r2, ip, r2
 8000b30:	40f7      	lsrs	r7, r6
 8000b32:	e9c5 2700 	strd	r2, r7, [r5]
 8000b36:	2600      	movs	r6, #0
 8000b38:	4631      	mov	r1, r6
 8000b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3e:	462e      	mov	r6, r5
 8000b40:	4628      	mov	r0, r5
 8000b42:	e70b      	b.n	800095c <__udivmoddi4+0xa0>
 8000b44:	4606      	mov	r6, r0
 8000b46:	e6e9      	b.n	800091c <__udivmoddi4+0x60>
 8000b48:	4618      	mov	r0, r3
 8000b4a:	e6fd      	b.n	8000948 <__udivmoddi4+0x8c>
 8000b4c:	4543      	cmp	r3, r8
 8000b4e:	d2e5      	bcs.n	8000b1c <__udivmoddi4+0x260>
 8000b50:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b54:	eb69 0104 	sbc.w	r1, r9, r4
 8000b58:	3801      	subs	r0, #1
 8000b5a:	e7df      	b.n	8000b1c <__udivmoddi4+0x260>
 8000b5c:	4608      	mov	r0, r1
 8000b5e:	e7d2      	b.n	8000b06 <__udivmoddi4+0x24a>
 8000b60:	4660      	mov	r0, ip
 8000b62:	e78d      	b.n	8000a80 <__udivmoddi4+0x1c4>
 8000b64:	4681      	mov	r9, r0
 8000b66:	e7b9      	b.n	8000adc <__udivmoddi4+0x220>
 8000b68:	4666      	mov	r6, ip
 8000b6a:	e775      	b.n	8000a58 <__udivmoddi4+0x19c>
 8000b6c:	4630      	mov	r0, r6
 8000b6e:	e74a      	b.n	8000a06 <__udivmoddi4+0x14a>
 8000b70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b74:	4439      	add	r1, r7
 8000b76:	e713      	b.n	80009a0 <__udivmoddi4+0xe4>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	443c      	add	r4, r7
 8000b7c:	e724      	b.n	80009c8 <__udivmoddi4+0x10c>
 8000b7e:	bf00      	nop

08000b80 <__aeabi_idiv0>:
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	4a06      	ldr	r2, [pc, #24]	; (8000bb4 <vApplicationGetIdleTaskMemory+0x30>)
 8000b9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2280      	movs	r2, #128	; 0x80
 8000ba0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ba2:	bf00      	nop
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	200000b0 	.word	0x200000b0
 8000bb4:	20000164 	.word	0x20000164

08000bb8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint8_t TxData[8];
uint8_t RxData[8];

uint32_t TxMailbox;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000bc2:	4a08      	ldr	r2, [pc, #32]	; (8000be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f002 f927 	bl	8002e1a <HAL_CAN_GetRxMessage>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		Error_Handler();
 8000bd2:	f000 fd39 	bl	8001648 <Error_Handler>
	}

}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20004330 	.word	0x20004330
 8000be4:	2000441c 	.word	0x2000441c

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b5b0      	push	{r4, r5, r7, lr}
 8000bea:	b096      	sub	sp, #88	; 0x58
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bee:	f001 f9a1 	bl	8001f34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf2:	f000 f8b5 	bl	8000d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf6:	f000 fb55 	bl	80012a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bfa:	f000 fa65 	bl	80010c8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000bfe:	f000 fa91 	bl	8001124 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000c02:	f000 fabf 	bl	8001184 <MX_SPI1_Init>
  MX_DMA_Init();
 8000c06:	f000 fb1d 	bl	8001244 <MX_DMA_Init>
  MX_ADC1_Init();
 8000c0a:	f000 f913 	bl	8000e34 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000c0e:	f000 faef 	bl	80011f0 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000c12:	f000 f961 	bl	8000ed8 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000c16:	f000 f9b1 	bl	8000f7c <MX_ADC3_Init>
  MX_CAN1_Init();
 8000c1a:	f000 fa01 	bl	8001020 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, &appsVal[0], 1); //start the ADC for APPS 1 in DMA mode
 8000c1e:	2201      	movs	r2, #1
 8000c20:	493e      	ldr	r1, [pc, #248]	; (8000d1c <main+0x134>)
 8000c22:	483f      	ldr	r0, [pc, #252]	; (8000d20 <main+0x138>)
 8000c24:	f001 fa30 	bl	8002088 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, &bpsVal, 1); //start the ADC for Brake Pressure Sensor in DMA mode
 8000c28:	2201      	movs	r2, #1
 8000c2a:	493e      	ldr	r1, [pc, #248]	; (8000d24 <main+0x13c>)
 8000c2c:	483e      	ldr	r0, [pc, #248]	; (8000d28 <main+0x140>)
 8000c2e:	f001 fa2b 	bl	8002088 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, &appsVal[1], 1); //start the ADC for APPS 2 in DMA mode
 8000c32:	2201      	movs	r2, #1
 8000c34:	493d      	ldr	r1, [pc, #244]	; (8000d2c <main+0x144>)
 8000c36:	483e      	ldr	r0, [pc, #248]	; (8000d30 <main+0x148>)
 8000c38:	f001 fa26 	bl	8002088 <HAL_ADC_Start_DMA>

	//Start the CAN module
	HAL_CAN_Start(&hcan1);
 8000c3c:	483d      	ldr	r0, [pc, #244]	; (8000d34 <main+0x14c>)
 8000c3e:	f001 ffcd 	bl	8002bdc <HAL_CAN_Start>

	//Activate the CAN notification
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)
 8000c42:	2102      	movs	r1, #2
 8000c44:	483b      	ldr	r0, [pc, #236]	; (8000d34 <main+0x14c>)
 8000c46:	f002 f9fa 	bl	800303e <HAL_CAN_ActivateNotification>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <main+0x6c>
			!= HAL_OK) {
		Error_Handler();
 8000c50:	f000 fcfa 	bl	8001648 <Error_Handler>
	}

	//Setting Required Data Values for CAN frame
	TxHeader.DLC = 2;	//data length in bytes
 8000c54:	4b38      	ldr	r3, [pc, #224]	; (8000d38 <main+0x150>)
 8000c56:	2202      	movs	r2, #2
 8000c58:	611a      	str	r2, [r3, #16]
	TxHeader.ExtId = 0;
 8000c5a:	4b37      	ldr	r3, [pc, #220]	; (8000d38 <main+0x150>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD; //specify standard CAN ID
 8000c60:	4b35      	ldr	r3, [pc, #212]	; (8000d38 <main+0x150>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000c66:	4b34      	ldr	r3, [pc, #208]	; (8000d38 <main+0x150>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 0x103;	//CAN ID of this device
 8000c6c:	4b32      	ldr	r3, [pc, #200]	; (8000d38 <main+0x150>)
 8000c6e:	f240 1203 	movw	r2, #259	; 0x103
 8000c72:	601a      	str	r2, [r3, #0]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000c74:	4b30      	ldr	r3, [pc, #192]	; (8000d38 <main+0x150>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	751a      	strb	r2, [r3, #20]

	TxData[0] = 50;
 8000c7a:	4b30      	ldr	r3, [pc, #192]	; (8000d3c <main+0x154>)
 8000c7c:	2232      	movs	r2, #50	; 0x32
 8000c7e:	701a      	strb	r2, [r3, #0]
	TxData[1] = 16;
 8000c80:	4b2e      	ldr	r3, [pc, #184]	; (8000d3c <main+0x154>)
 8000c82:	2210      	movs	r2, #16
 8000c84:	705a      	strb	r2, [r3, #1]

	//Send out CAN message
	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000c86:	4b2e      	ldr	r3, [pc, #184]	; (8000d40 <main+0x158>)
 8000c88:	4a2c      	ldr	r2, [pc, #176]	; (8000d3c <main+0x154>)
 8000c8a:	492b      	ldr	r1, [pc, #172]	; (8000d38 <main+0x150>)
 8000c8c:	4829      	ldr	r0, [pc, #164]	; (8000d34 <main+0x14c>)
 8000c8e:	f001 ffe9 	bl	8002c64 <HAL_CAN_AddTxMessage>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d007      	beq.n	8000ca8 <main+0xc0>
		HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c9e:	4829      	ldr	r0, [pc, #164]	; (8000d44 <main+0x15c>)
 8000ca0:	f003 fa28 	bl	80040f4 <HAL_GPIO_WritePin>
		Error_Handler();
 8000ca4:	f000 fcd0 	bl	8001648 <Error_Handler>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ledTask */
  osThreadDef(ledTask, startLEDTask, osPriorityNormal, 0, 128);
 8000ca8:	4b27      	ldr	r3, [pc, #156]	; (8000d48 <main+0x160>)
 8000caa:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000cae:	461d      	mov	r5, r3
 8000cb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 8000cbc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f00a fb0b 	bl	800b2de <osThreadCreate>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4a20      	ldr	r2, [pc, #128]	; (8000d4c <main+0x164>)
 8000ccc:	6013      	str	r3, [r2, #0]

  /* definition and creation of uartTask */
  osThreadDef(uartTask, startUART_Task, osPriorityNormal, 0, 256);
 8000cce:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <main+0x168>)
 8000cd0:	f107 0420 	add.w	r4, r7, #32
 8000cd4:	461d      	mov	r5, r3
 8000cd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uartTaskHandle = osThreadCreate(osThread(uartTask), NULL);
 8000ce2:	f107 0320 	add.w	r3, r7, #32
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f00a faf8 	bl	800b2de <osThreadCreate>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	4a18      	ldr	r2, [pc, #96]	; (8000d54 <main+0x16c>)
 8000cf2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Torque_Command */
  osThreadDef(Torque_Command, startTorqueCommand, osPriorityRealtime, 0, 256);
 8000cf4:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <main+0x170>)
 8000cf6:	1d3c      	adds	r4, r7, #4
 8000cf8:	461d      	mov	r5, r3
 8000cfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cfe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Torque_CommandHandle = osThreadCreate(osThread(Torque_Command), NULL);
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f00a fae7 	bl	800b2de <osThreadCreate>
 8000d10:	4603      	mov	r3, r0
 8000d12:	4a12      	ldr	r2, [pc, #72]	; (8000d5c <main+0x174>)
 8000d14:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d16:	f00a fadb 	bl	800b2d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000d1a:	e7fe      	b.n	8000d1a <main+0x132>
 8000d1c:	20004438 	.word	0x20004438
 8000d20:	200041d0 	.word	0x200041d0
 8000d24:	200042c0 	.word	0x200042c0
 8000d28:	20004218 	.word	0x20004218
 8000d2c:	2000443c 	.word	0x2000443c
 8000d30:	200040cc 	.word	0x200040cc
 8000d34:	200043dc 	.word	0x200043dc
 8000d38:	20004404 	.word	0x20004404
 8000d3c:	200042c4 	.word	0x200042c4
 8000d40:	200042cc 	.word	0x200042cc
 8000d44:	40020c00 	.word	0x40020c00
 8000d48:	0800e7a0 	.word	0x0800e7a0
 8000d4c:	20004168 	.word	0x20004168
 8000d50:	0800e7bc 	.word	0x0800e7bc
 8000d54:	200041cc 	.word	0x200041cc
 8000d58:	0800e7d8 	.word	0x0800e7d8
 8000d5c:	200040c8 	.word	0x200040c8

08000d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b094      	sub	sp, #80	; 0x50
 8000d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d66:	f107 0320 	add.w	r3, r7, #32
 8000d6a:	2230      	movs	r2, #48	; 0x30
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f00d f868 	bl	800de44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	4b28      	ldr	r3, [pc, #160]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	4a27      	ldr	r2, [pc, #156]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d92:	6413      	str	r3, [r2, #64]	; 0x40
 8000d94:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <SystemClock_Config+0xcc>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da0:	2300      	movs	r3, #0
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <SystemClock_Config+0xd0>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a21      	ldr	r2, [pc, #132]	; (8000e30 <SystemClock_Config+0xd0>)
 8000daa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <SystemClock_Config+0xd0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000dce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000dd0:	2308      	movs	r3, #8
 8000dd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000dd4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000dd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000dde:	2307      	movs	r3, #7
 8000de0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de2:	f107 0320 	add.w	r3, r7, #32
 8000de6:	4618      	mov	r0, r3
 8000de8:	f005 fd0c 	bl	8006804 <HAL_RCC_OscConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000df2:	f000 fc29 	bl	8001648 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df6:	230f      	movs	r3, #15
 8000df8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e02:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e0e:	f107 030c 	add.w	r3, r7, #12
 8000e12:	2105      	movs	r1, #5
 8000e14:	4618      	mov	r0, r3
 8000e16:	f005 ff6d 	bl	8006cf4 <HAL_RCC_ClockConfig>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e20:	f000 fc12 	bl	8001648 <Error_Handler>
  }
}
 8000e24:	bf00      	nop
 8000e26:	3750      	adds	r7, #80	; 0x50
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40007000 	.word	0x40007000

08000e34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e46:	4b21      	ldr	r3, [pc, #132]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e48:	4a21      	ldr	r2, [pc, #132]	; (8000ed0 <MX_ADC1_Init+0x9c>)
 8000e4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e4c:	4b1f      	ldr	r3, [pc, #124]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e5a:	4b1c      	ldr	r3, [pc, #112]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e60:	4b1a      	ldr	r3, [pc, #104]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e66:	4b19      	ldr	r3, [pc, #100]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e6e:	4b17      	ldr	r3, [pc, #92]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e76:	4a17      	ldr	r2, [pc, #92]	; (8000ed4 <MX_ADC1_Init+0xa0>)
 8000e78:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e86:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e94:	480d      	ldr	r0, [pc, #52]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000e96:	f001 f8b3 	bl	8002000 <HAL_ADC_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ea0:	f000 fbd2 	bl	8001648 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4805      	ldr	r0, [pc, #20]	; (8000ecc <MX_ADC1_Init+0x98>)
 8000eb6:	f001 fa15 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ec0:	f000 fbc2 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ec4:	bf00      	nop
 8000ec6:	3710      	adds	r7, #16
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200041d0 	.word	0x200041d0
 8000ed0:	40012000 	.word	0x40012000
 8000ed4:	0f000001 	.word	0x0f000001

08000ed8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	463b      	mov	r3, r7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000eea:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000eec:	4a21      	ldr	r2, [pc, #132]	; (8000f74 <MX_ADC2_Init+0x9c>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000ef2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ef6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef8:	4b1d      	ldr	r3, [pc, #116]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000efe:	4b1c      	ldr	r3, [pc, #112]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000f04:	4b1a      	ldr	r3, [pc, #104]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f0a:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f12:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f18:	4b15      	ldr	r3, [pc, #84]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f1a:	4a17      	ldr	r2, [pc, #92]	; (8000f78 <MX_ADC2_Init+0xa0>)
 8000f1c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f32:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f38:	480d      	ldr	r0, [pc, #52]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f3a:	f001 f861 	bl	8002000 <HAL_ADC_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000f44:	f000 fb80 	bl	8001648 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f54:	463b      	mov	r3, r7
 8000f56:	4619      	mov	r1, r3
 8000f58:	4805      	ldr	r0, [pc, #20]	; (8000f70 <MX_ADC2_Init+0x98>)
 8000f5a:	f001 f9c3 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000f64:	f000 fb70 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f68:	bf00      	nop
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200040cc 	.word	0x200040cc
 8000f74:	40012100 	.word	0x40012100
 8000f78:	0f000001 	.word	0x0f000001

08000f7c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f82:	463b      	mov	r3, r7
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000f8e:	4b21      	ldr	r3, [pc, #132]	; (8001014 <MX_ADC3_Init+0x98>)
 8000f90:	4a21      	ldr	r2, [pc, #132]	; (8001018 <MX_ADC3_Init+0x9c>)
 8000f92:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <MX_ADC3_Init+0x98>)
 8000f96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f9a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000f9c:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <MX_ADC3_Init+0x98>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <MX_ADC3_Init+0x98>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000fae:	4b19      	ldr	r3, [pc, #100]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fbe:	4a17      	ldr	r2, [pc, #92]	; (800101c <MX_ADC3_Init+0xa0>)
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000fdc:	480d      	ldr	r0, [pc, #52]	; (8001014 <MX_ADC3_Init+0x98>)
 8000fde:	f001 f80f 	bl	8002000 <HAL_ADC_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000fe8:	f000 fb2e 	bl	8001648 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000fec:	230c      	movs	r3, #12
 8000fee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4805      	ldr	r0, [pc, #20]	; (8001014 <MX_ADC3_Init+0x98>)
 8000ffe:	f001 f971 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001008:	f000 fb1e 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20004218 	.word	0x20004218
 8001018:	40012200 	.word	0x40012200
 800101c:	0f000001 	.word	0x0f000001

08001020 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	; 0x28
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001026:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001028:	4a26      	ldr	r2, [pc, #152]	; (80010c4 <MX_CAN1_Init+0xa4>)
 800102a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 800102c:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <MX_CAN1_Init+0xa0>)
 800102e:	220e      	movs	r2, #14
 8001030:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8001032:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001038:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <MX_CAN1_Init+0xa0>)
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001040:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001042:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001046:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <MX_CAN1_Init+0xa0>)
 800104a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800104e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001052:	2200      	movs	r2, #0
 8001054:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001056:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001058:	2200      	movs	r2, #0
 800105a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800105c:	4b18      	ldr	r3, [pc, #96]	; (80010c0 <MX_CAN1_Init+0xa0>)
 800105e:	2200      	movs	r2, #0
 8001060:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001062:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001064:	2200      	movs	r2, #0
 8001066:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001068:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <MX_CAN1_Init+0xa0>)
 800106a:	2200      	movs	r2, #0
 800106c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800106e:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001070:	2200      	movs	r2, #0
 8001072:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001074:	4812      	ldr	r0, [pc, #72]	; (80010c0 <MX_CAN1_Init+0xa0>)
 8001076:	f001 fbd5 	bl	8002824 <HAL_CAN_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8001080:	f000 fae2 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
	CAN_FilterTypeDef canfilterconfig;
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001084:	2301      	movs	r3, #1
 8001086:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 10;
 8001088:	230a      	movs	r3, #10
 800108a:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800108c:	2300      	movs	r3, #0
 800108e:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 8001094:	2300      	movs	r3, #0
 8001096:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010a4:	2301      	movs	r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 0; // how many filters to assign to the CAN1 (master can)
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4803      	ldr	r0, [pc, #12]	; (80010c0 <MX_CAN1_Init+0xa0>)
 80010b2:	f001 fcb3 	bl	8002a1c <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200043dc 	.word	0x200043dc
 80010c4:	40006400 	.word	0x40006400

080010c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <MX_I2C1_Init+0x50>)
 80010ce:	4a13      	ldr	r2, [pc, #76]	; (800111c <MX_I2C1_Init+0x54>)
 80010d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010d2:	4b11      	ldr	r3, [pc, #68]	; (8001118 <MX_I2C1_Init+0x50>)
 80010d4:	4a12      	ldr	r2, [pc, #72]	; (8001120 <MX_I2C1_Init+0x58>)
 80010d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010d8:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <MX_I2C1_Init+0x50>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010de:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <MX_I2C1_Init+0x50>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <MX_I2C1_Init+0x50>)
 80010e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <MX_I2C1_Init+0x50>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <MX_I2C1_Init+0x50>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001104:	4804      	ldr	r0, [pc, #16]	; (8001118 <MX_I2C1_Init+0x50>)
 8001106:	f004 fd99 	bl	8005c3c <HAL_I2C_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001110:	f000 fa9a 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20004114 	.word	0x20004114
 800111c:	40005400 	.word	0x40005400
 8001120:	000186a0 	.word	0x000186a0

08001124 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001128:	4b13      	ldr	r3, [pc, #76]	; (8001178 <MX_I2S3_Init+0x54>)
 800112a:	4a14      	ldr	r2, [pc, #80]	; (800117c <MX_I2S3_Init+0x58>)
 800112c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800112e:	4b12      	ldr	r3, [pc, #72]	; (8001178 <MX_I2S3_Init+0x54>)
 8001130:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001134:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001136:	4b10      	ldr	r3, [pc, #64]	; (8001178 <MX_I2S3_Init+0x54>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800113c:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <MX_I2S3_Init+0x54>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001142:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <MX_I2S3_Init+0x54>)
 8001144:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001148:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800114a:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <MX_I2S3_Init+0x54>)
 800114c:	4a0c      	ldr	r2, [pc, #48]	; (8001180 <MX_I2S3_Init+0x5c>)
 800114e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <MX_I2S3_Init+0x54>)
 8001152:	2200      	movs	r2, #0
 8001154:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001156:	4b08      	ldr	r3, [pc, #32]	; (8001178 <MX_I2S3_Init+0x54>)
 8001158:	2200      	movs	r2, #0
 800115a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <MX_I2S3_Init+0x54>)
 800115e:	2200      	movs	r2, #0
 8001160:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001162:	4805      	ldr	r0, [pc, #20]	; (8001178 <MX_I2S3_Init+0x54>)
 8001164:	f004 feae 	bl	8005ec4 <HAL_I2S_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800116e:	f000 fa6b 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20004440 	.word	0x20004440
 800117c:	40003c00 	.word	0x40003c00
 8001180:	00017700 	.word	0x00017700

08001184 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001188:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <MX_SPI1_Init+0x64>)
 800118a:	4a18      	ldr	r2, [pc, #96]	; (80011ec <MX_SPI1_Init+0x68>)
 800118c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800118e:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <MX_SPI1_Init+0x64>)
 8001190:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001194:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001196:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <MX_SPI1_Init+0x64>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <MX_SPI1_Init+0x64>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011b6:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011bc:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011be:	2200      	movs	r2, #0
 80011c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011d0:	220a      	movs	r2, #10
 80011d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011d4:	4804      	ldr	r0, [pc, #16]	; (80011e8 <MX_SPI1_Init+0x64>)
 80011d6:	f006 f8fb 	bl	80073d0 <HAL_SPI_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011e0:	f000 fa32 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	200042d8 	.word	0x200042d8
 80011ec:	40013000 	.word	0x40013000

080011f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_USART2_UART_Init+0x4c>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	; (8001240 <MX_USART2_UART_Init+0x50>)
 80011f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 256000;
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <MX_USART2_UART_Init+0x4c>)
 80011fc:	f44f 327a 	mov.w	r2, #256000	; 0x3e800
 8001200:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <MX_USART2_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_USART2_UART_Init+0x4c>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_USART2_UART_Init+0x4c>)
 8001216:	220c      	movs	r2, #12
 8001218:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <MX_USART2_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <MX_USART2_UART_Init+0x4c>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001226:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_USART2_UART_Init+0x4c>)
 8001228:	f006 fc08 	bl	8007a3c <HAL_UART_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001232:	f000 fa09 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20004338 	.word	0x20004338
 8001240:	40004400 	.word	0x40004400

08001244 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <MX_DMA_Init+0x5c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a13      	ldr	r2, [pc, #76]	; (80012a0 <MX_DMA_Init+0x5c>)
 8001254:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <MX_DMA_Init+0x5c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2105      	movs	r1, #5
 800126a:	2038      	movs	r0, #56	; 0x38
 800126c:	f002 f9f4 	bl	8003658 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001270:	2038      	movs	r0, #56	; 0x38
 8001272:	f002 fa0d 	bl	8003690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2105      	movs	r1, #5
 800127a:	2039      	movs	r0, #57	; 0x39
 800127c:	f002 f9ec 	bl	8003658 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001280:	2039      	movs	r0, #57	; 0x39
 8001282:	f002 fa05 	bl	8003690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	2105      	movs	r1, #5
 800128a:	203a      	movs	r0, #58	; 0x3a
 800128c:	f002 f9e4 	bl	8003658 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001290:	203a      	movs	r0, #58	; 0x3a
 8001292:	f002 f9fd 	bl	8003690 <HAL_NVIC_EnableIRQ>

}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800

080012a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08c      	sub	sp, #48	; 0x30
 80012a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 031c 	add.w	r3, r7, #28
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
 80012b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
 80012be:	4b78      	ldr	r3, [pc, #480]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a77      	ldr	r2, [pc, #476]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012c4:	f043 0310 	orr.w	r3, r3, #16
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b75      	ldr	r3, [pc, #468]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0310 	and.w	r3, r3, #16
 80012d2:	61bb      	str	r3, [r7, #24]
 80012d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	4b71      	ldr	r3, [pc, #452]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a70      	ldr	r2, [pc, #448]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b6e      	ldr	r3, [pc, #440]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	4b6a      	ldr	r3, [pc, #424]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a69      	ldr	r2, [pc, #420]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 80012fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b67      	ldr	r3, [pc, #412]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b63      	ldr	r3, [pc, #396]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a62      	ldr	r2, [pc, #392]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b60      	ldr	r3, [pc, #384]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	4b5c      	ldr	r3, [pc, #368]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a5b      	ldr	r2, [pc, #364]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001334:	f043 0302 	orr.w	r3, r3, #2
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b59      	ldr	r3, [pc, #356]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	4b55      	ldr	r3, [pc, #340]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a54      	ldr	r2, [pc, #336]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001350:	f043 0308 	orr.w	r3, r3, #8
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b52      	ldr	r3, [pc, #328]	; (80014a0 <MX_GPIO_Init+0x1fc>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	2108      	movs	r1, #8
 8001366:	484f      	ldr	r0, [pc, #316]	; (80014a4 <MX_GPIO_Init+0x200>)
 8001368:	f002 fec4 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800136c:	2201      	movs	r2, #1
 800136e:	2101      	movs	r1, #1
 8001370:	484d      	ldr	r0, [pc, #308]	; (80014a8 <MX_GPIO_Init+0x204>)
 8001372:	f002 febf 	bl	80040f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001376:	2200      	movs	r2, #0
 8001378:	f24f 0110 	movw	r1, #61456	; 0xf010
 800137c:	484b      	ldr	r0, [pc, #300]	; (80014ac <MX_GPIO_Init+0x208>)
 800137e:	f002 feb9 	bl	80040f4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001382:	2308      	movs	r3, #8
 8001384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001392:	f107 031c 	add.w	r3, r7, #28
 8001396:	4619      	mov	r1, r3
 8001398:	4842      	ldr	r0, [pc, #264]	; (80014a4 <MX_GPIO_Init+0x200>)
 800139a:	f002 fcf7 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800139e:	2301      	movs	r3, #1
 80013a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a2:	2301      	movs	r3, #1
 80013a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	4619      	mov	r1, r3
 80013b4:	483c      	ldr	r0, [pc, #240]	; (80014a8 <MX_GPIO_Init+0x204>)
 80013b6:	f002 fce9 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : Start_Button_Pin */
  GPIO_InitStruct.Pin = Start_Button_Pin;
 80013ba:	2302      	movs	r3, #2
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Start_Button_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	4619      	mov	r1, r3
 80013cc:	4836      	ldr	r0, [pc, #216]	; (80014a8 <MX_GPIO_Init+0x204>)
 80013ce:	f002 fcdd 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80013d2:	2308      	movs	r3, #8
 80013d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013e2:	2305      	movs	r3, #5
 80013e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 031c 	add.w	r3, r7, #28
 80013ea:	4619      	mov	r1, r3
 80013ec:	482e      	ldr	r0, [pc, #184]	; (80014a8 <MX_GPIO_Init+0x204>)
 80013ee:	f002 fccd 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013f6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80013fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	4619      	mov	r1, r3
 8001406:	482a      	ldr	r0, [pc, #168]	; (80014b0 <MX_GPIO_Init+0x20c>)
 8001408:	f002 fcc0 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800140c:	2304      	movs	r3, #4
 800140e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001418:	f107 031c 	add.w	r3, r7, #28
 800141c:	4619      	mov	r1, r3
 800141e:	4825      	ldr	r0, [pc, #148]	; (80014b4 <MX_GPIO_Init+0x210>)
 8001420:	f002 fcb4 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001436:	2305      	movs	r3, #5
 8001438:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	4619      	mov	r1, r3
 8001440:	481c      	ldr	r0, [pc, #112]	; (80014b4 <MX_GPIO_Init+0x210>)
 8001442:	f002 fca3 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001446:	f24f 0310 	movw	r3, #61456	; 0xf010
 800144a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	4619      	mov	r1, r3
 800145e:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_GPIO_Init+0x208>)
 8001460:	f002 fc94 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001464:	2320      	movs	r3, #32
 8001466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001468:	2300      	movs	r3, #0
 800146a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	4619      	mov	r1, r3
 8001476:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_GPIO_Init+0x208>)
 8001478:	f002 fc88 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800147c:	2302      	movs	r3, #2
 800147e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001480:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001484:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	4619      	mov	r1, r3
 8001490:	4804      	ldr	r0, [pc, #16]	; (80014a4 <MX_GPIO_Init+0x200>)
 8001492:	f002 fc7b 	bl	8003d8c <HAL_GPIO_Init>

}
 8001496:	bf00      	nop
 8001498:	3730      	adds	r7, #48	; 0x30
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40020800 	.word	0x40020800
 80014ac:	40020c00 	.word	0x40020c00
 80014b0:	40020000 	.word	0x40020000
 80014b4:	40020400 	.word	0x40020400

080014b8 <startLEDTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startLEDTask */
void startLEDTask(void const * argument)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80014c0:	f00c f974 	bl	800d7ac <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 80014c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c8:	4803      	ldr	r0, [pc, #12]	; (80014d8 <startLEDTask+0x20>)
 80014ca:	f002 fe2c 	bl	8004126 <HAL_GPIO_TogglePin>
		osDelay(1000);
 80014ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d2:	f009 ff50 	bl	800b376 <osDelay>
		HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 80014d6:	e7f5      	b.n	80014c4 <startLEDTask+0xc>
 80014d8:	40020c00 	.word	0x40020c00
 80014dc:	00000000 	.word	0x00000000

080014e0 <startUART_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startUART_Task */
void startUART_Task(void const * argument)
{
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b0c9      	sub	sp, #292	; 0x124
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN startUART_Task */
	char startBtn[16] = "";
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80014f0:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
	char msg[256];

	/* Infinite loop */
	for (;;) {
		if (!HAL_GPIO_ReadPin(GPIOC, Start_Button_Pin)) {
 80014fc:	2102      	movs	r1, #2
 80014fe:	483a      	ldr	r0, [pc, #232]	; (80015e8 <startUART_Task+0x108>)
 8001500:	f002 fde0 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d107      	bne.n	800151a <startUART_Task+0x3a>
			strcpy(startBtn, "Pressed");
 800150a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800150e:	4a37      	ldr	r2, [pc, #220]	; (80015ec <startUART_Task+0x10c>)
 8001510:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001514:	e883 0003 	stmia.w	r3, {r0, r1}
 8001518:	e005      	b.n	8001526 <startUART_Task+0x46>
		} else {
			strcpy(startBtn, "Not Pressed");
 800151a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800151e:	4a34      	ldr	r2, [pc, #208]	; (80015f0 <startUART_Task+0x110>)
 8001520:	ca07      	ldmia	r2, {r0, r1, r2}
 8001522:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}

		apps_PP[0] = 0.0833 * appsVal[0];
 8001526:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <startUART_Task+0x114>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff f914 	bl	8000758 <__aeabi_ui2d>
 8001530:	a327      	add	r3, pc, #156	; (adr r3, 80015d0 <startUART_Task+0xf0>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7fe fea3 	bl	8000280 <__aeabi_dmul>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff f983 	bl	800084c <__aeabi_d2uiz>
 8001546:	4603      	mov	r3, r0
 8001548:	4a2b      	ldr	r2, [pc, #172]	; (80015f8 <startUART_Task+0x118>)
 800154a:	6013      	str	r3, [r2, #0]
		apps_PP[1] = -0.03339 * appsVal[1] + 136.7;
 800154c:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <startUART_Task+0x114>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff f901 	bl	8000758 <__aeabi_ui2d>
 8001556:	a320      	add	r3, pc, #128	; (adr r3, 80015d8 <startUART_Task+0xf8>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7fe fe90 	bl	8000280 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	a31d      	add	r3, pc, #116	; (adr r3, 80015e0 <startUART_Task+0x100>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	f7fe ffb7 	bl	80004e0 <__adddf3>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4610      	mov	r0, r2
 8001578:	4619      	mov	r1, r3
 800157a:	f7ff f967 	bl	800084c <__aeabi_d2uiz>
 800157e:	4603      	mov	r3, r0
 8001580:	4a1d      	ldr	r2, [pc, #116]	; (80015f8 <startUART_Task+0x118>)
 8001582:	6053      	str	r3, [r2, #4]

		//send out APPS values + APPS Pedal Position over UART
		sprintf(msg,
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <startUART_Task+0x114>)
 8001586:	6819      	ldr	r1, [r3, #0]
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <startUART_Task+0x114>)
 800158a:	685c      	ldr	r4, [r3, #4]
 800158c:	4b1a      	ldr	r3, [pc, #104]	; (80015f8 <startUART_Task+0x118>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a19      	ldr	r2, [pc, #100]	; (80015f8 <startUART_Task+0x118>)
 8001592:	6852      	ldr	r2, [r2, #4]
 8001594:	f107 0008 	add.w	r0, r7, #8
 8001598:	9201      	str	r2, [sp, #4]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4623      	mov	r3, r4
 800159e:	460a      	mov	r2, r1
 80015a0:	4916      	ldr	r1, [pc, #88]	; (80015fc <startUART_Task+0x11c>)
 80015a2:	f00c fd7b 	bl	800e09c <siprintf>
				"APPS_1 = %lu \t APPS_2 = %lu \t PP1 = %lu \t PP2 = %lu\r\n",
				appsVal[0], appsVal[1], apps_PP[0], apps_PP[1]);
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80015a6:	f107 0308 	add.w	r3, r7, #8
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe fe10 	bl	80001d0 <strlen>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	f107 0108 	add.w	r1, r7, #8
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295
 80015bc:	4810      	ldr	r0, [pc, #64]	; (8001600 <startUART_Task+0x120>)
 80015be:	f006 fa8a 	bl	8007ad6 <HAL_UART_Transmit>
		osDelay(100);
 80015c2:	2064      	movs	r0, #100	; 0x64
 80015c4:	f009 fed7 	bl	800b376 <osDelay>
		if (!HAL_GPIO_ReadPin(GPIOC, Start_Button_Pin)) {
 80015c8:	e798      	b.n	80014fc <startUART_Task+0x1c>
 80015ca:	bf00      	nop
 80015cc:	f3af 8000 	nop.w
 80015d0:	17c1bda5 	.word	0x17c1bda5
 80015d4:	3fb55326 	.word	0x3fb55326
 80015d8:	7c06e19c 	.word	0x7c06e19c
 80015dc:	bfa1187e 	.word	0xbfa1187e
 80015e0:	66666666 	.word	0x66666666
 80015e4:	40611666 	.word	0x40611666
 80015e8:	40020800 	.word	0x40020800
 80015ec:	0800e7f4 	.word	0x0800e7f4
 80015f0:	0800e7fc 	.word	0x0800e7fc
 80015f4:	20004438 	.word	0x20004438
 80015f8:	200042d0 	.word	0x200042d0
 80015fc:	0800e808 	.word	0x0800e808
 8001600:	20004338 	.word	0x20004338

08001604 <startTorqueCommand>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTorqueCommand */
void startTorqueCommand(void const * argument)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTorqueCommand */

	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 800160c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001610:	4803      	ldr	r0, [pc, #12]	; (8001620 <startTorqueCommand+0x1c>)
 8001612:	f002 fd88 	bl	8004126 <HAL_GPIO_TogglePin>
		 * Need to send CAN messages before motor controller times out
		 * Recommended settings are to send out CAN message every half the timeout
		 * period. I.e if timeout period is 1000ms, then send a CAN message every 500ms.
		 * Need to configure actual timeout period for motor controller using DTI tool.
		 */
		osDelay(500);
 8001616:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800161a:	f009 feac 	bl	800b376 <osDelay>
		HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 800161e:	e7f5      	b.n	800160c <startTorqueCommand+0x8>
 8001620:	40020c00 	.word	0x40020c00

08001624 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a04      	ldr	r2, [pc, #16]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d101      	bne.n	800163a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001636:	f000 fc9f 	bl	8001f78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40010000 	.word	0x40010000

08001648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800164c:	b672      	cpsid	i
}
 800164e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001650:	e7fe      	b.n	8001650 <Error_Handler+0x8>
	...

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_MspInit+0x54>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <HAL_MspInit+0x54>)
 8001664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001668:	6453      	str	r3, [r2, #68]	; 0x44
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <HAL_MspInit+0x54>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <HAL_MspInit+0x54>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	4a0a      	ldr	r2, [pc, #40]	; (80016a8 <HAL_MspInit+0x54>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001684:	6413      	str	r3, [r2, #64]	; 0x40
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <HAL_MspInit+0x54>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	210f      	movs	r1, #15
 8001696:	f06f 0001 	mvn.w	r0, #1
 800169a:	f001 ffdd 	bl	8003658 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800

080016ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08e      	sub	sp, #56	; 0x38
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a9b      	ldr	r2, [pc, #620]	; (8001938 <HAL_ADC_MspInit+0x28c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d161      	bne.n	8001792 <HAL_ADC_MspInit+0xe6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
 80016d2:	4b9a      	ldr	r3, [pc, #616]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d6:	4a99      	ldr	r2, [pc, #612]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016dc:	6453      	str	r3, [r2, #68]	; 0x44
 80016de:	4b97      	ldr	r3, [pc, #604]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e6:	623b      	str	r3, [r7, #32]
 80016e8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	4b93      	ldr	r3, [pc, #588]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a92      	ldr	r2, [pc, #584]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b90      	ldr	r3, [pc, #576]	; (800193c <HAL_ADC_MspInit+0x290>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001706:	2302      	movs	r3, #2
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	2303      	movs	r3, #3
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001716:	4619      	mov	r1, r3
 8001718:	4889      	ldr	r0, [pc, #548]	; (8001940 <HAL_ADC_MspInit+0x294>)
 800171a:	f002 fb37 	bl	8003d8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800171e:	4b89      	ldr	r3, [pc, #548]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001720:	4a89      	ldr	r2, [pc, #548]	; (8001948 <HAL_ADC_MspInit+0x29c>)
 8001722:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001724:	4b87      	ldr	r3, [pc, #540]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001726:	2200      	movs	r2, #0
 8001728:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800172a:	4b86      	ldr	r3, [pc, #536]	; (8001944 <HAL_ADC_MspInit+0x298>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001730:	4b84      	ldr	r3, [pc, #528]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001736:	4b83      	ldr	r3, [pc, #524]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001738:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800173c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800173e:	4b81      	ldr	r3, [pc, #516]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001740:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001744:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001746:	4b7f      	ldr	r3, [pc, #508]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001748:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800174c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800174e:	4b7d      	ldr	r3, [pc, #500]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001754:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001756:	4b7b      	ldr	r3, [pc, #492]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800175c:	4b79      	ldr	r3, [pc, #484]	; (8001944 <HAL_ADC_MspInit+0x298>)
 800175e:	2204      	movs	r2, #4
 8001760:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001762:	4b78      	ldr	r3, [pc, #480]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001764:	2203      	movs	r2, #3
 8001766:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001768:	4b76      	ldr	r3, [pc, #472]	; (8001944 <HAL_ADC_MspInit+0x298>)
 800176a:	2200      	movs	r2, #0
 800176c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800176e:	4b75      	ldr	r3, [pc, #468]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001770:	2200      	movs	r2, #0
 8001772:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001774:	4873      	ldr	r0, [pc, #460]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001776:	f001 ff99 	bl	80036ac <HAL_DMA_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <HAL_ADC_MspInit+0xd8>
    {
      Error_Handler();
 8001780:	f7ff ff62 	bl	8001648 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a6f      	ldr	r2, [pc, #444]	; (8001944 <HAL_ADC_MspInit+0x298>)
 8001788:	639a      	str	r2, [r3, #56]	; 0x38
 800178a:	4a6e      	ldr	r2, [pc, #440]	; (8001944 <HAL_ADC_MspInit+0x298>)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001790:	e0ce      	b.n	8001930 <HAL_ADC_MspInit+0x284>
  else if(hadc->Instance==ADC2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a6d      	ldr	r2, [pc, #436]	; (800194c <HAL_ADC_MspInit+0x2a0>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d162      	bne.n	8001862 <HAL_ADC_MspInit+0x1b6>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800179c:	2300      	movs	r3, #0
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	4b66      	ldr	r3, [pc, #408]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a4:	4a65      	ldr	r2, [pc, #404]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017aa:	6453      	str	r3, [r2, #68]	; 0x44
 80017ac:	4b63      	ldr	r3, [pc, #396]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	4b5f      	ldr	r3, [pc, #380]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c0:	4a5e      	ldr	r2, [pc, #376]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6313      	str	r3, [r2, #48]	; 0x30
 80017c8:	4b5c      	ldr	r3, [pc, #368]	; (800193c <HAL_ADC_MspInit+0x290>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017d4:	2308      	movs	r3, #8
 80017d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d8:	2303      	movs	r3, #3
 80017da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e4:	4619      	mov	r1, r3
 80017e6:	4856      	ldr	r0, [pc, #344]	; (8001940 <HAL_ADC_MspInit+0x294>)
 80017e8:	f002 fad0 	bl	8003d8c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80017ec:	4b58      	ldr	r3, [pc, #352]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 80017ee:	4a59      	ldr	r2, [pc, #356]	; (8001954 <HAL_ADC_MspInit+0x2a8>)
 80017f0:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80017f2:	4b57      	ldr	r3, [pc, #348]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 80017f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017f8:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017fa:	4b55      	ldr	r3, [pc, #340]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001800:	4b53      	ldr	r3, [pc, #332]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001806:	4b52      	ldr	r3, [pc, #328]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001808:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800180c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800180e:	4b50      	ldr	r3, [pc, #320]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001810:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001814:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001816:	4b4e      	ldr	r3, [pc, #312]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001818:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800181c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800181e:	4b4c      	ldr	r3, [pc, #304]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001820:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001824:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001826:	4b4a      	ldr	r3, [pc, #296]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800182c:	4b48      	ldr	r3, [pc, #288]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 800182e:	2204      	movs	r2, #4
 8001830:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001832:	4b47      	ldr	r3, [pc, #284]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001834:	2203      	movs	r2, #3
 8001836:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc2.Init.MemBurst = DMA_MBURST_SINGLE;
 8001838:	4b45      	ldr	r3, [pc, #276]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 800183a:	2200      	movs	r2, #0
 800183c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800183e:	4b44      	ldr	r3, [pc, #272]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001840:	2200      	movs	r2, #0
 8001842:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001844:	4842      	ldr	r0, [pc, #264]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001846:	f001 ff31 	bl	80036ac <HAL_DMA_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <HAL_ADC_MspInit+0x1a8>
      Error_Handler();
 8001850:	f7ff fefa 	bl	8001648 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a3e      	ldr	r2, [pc, #248]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 8001858:	639a      	str	r2, [r3, #56]	; 0x38
 800185a:	4a3d      	ldr	r2, [pc, #244]	; (8001950 <HAL_ADC_MspInit+0x2a4>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001860:	e066      	b.n	8001930 <HAL_ADC_MspInit+0x284>
  else if(hadc->Instance==ADC3)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a3c      	ldr	r2, [pc, #240]	; (8001958 <HAL_ADC_MspInit+0x2ac>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d161      	bne.n	8001930 <HAL_ADC_MspInit+0x284>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	4b32      	ldr	r3, [pc, #200]	; (800193c <HAL_ADC_MspInit+0x290>)
 8001872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001874:	4a31      	ldr	r2, [pc, #196]	; (800193c <HAL_ADC_MspInit+0x290>)
 8001876:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800187a:	6453      	str	r3, [r2, #68]	; 0x44
 800187c:	4b2f      	ldr	r3, [pc, #188]	; (800193c <HAL_ADC_MspInit+0x290>)
 800187e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	4b2b      	ldr	r3, [pc, #172]	; (800193c <HAL_ADC_MspInit+0x290>)
 800188e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001890:	4a2a      	ldr	r2, [pc, #168]	; (800193c <HAL_ADC_MspInit+0x290>)
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	6313      	str	r3, [r2, #48]	; 0x30
 8001898:	4b28      	ldr	r3, [pc, #160]	; (800193c <HAL_ADC_MspInit+0x290>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018a4:	2304      	movs	r3, #4
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a8:	2303      	movs	r3, #3
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b4:	4619      	mov	r1, r3
 80018b6:	4829      	ldr	r0, [pc, #164]	; (800195c <HAL_ADC_MspInit+0x2b0>)
 80018b8:	f002 fa68 	bl	8003d8c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 80018bc:	4b28      	ldr	r3, [pc, #160]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018be:	4a29      	ldr	r2, [pc, #164]	; (8001964 <HAL_ADC_MspInit+0x2b8>)
 80018c0:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80018c2:	4b27      	ldr	r3, [pc, #156]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018c4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018c8:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ca:	4b25      	ldr	r3, [pc, #148]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d0:	4b23      	ldr	r3, [pc, #140]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80018d6:	4b22      	ldr	r3, [pc, #136]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018dc:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018de:	4b20      	ldr	r3, [pc, #128]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018e4:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018e6:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ec:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018f4:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018fc:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 80018fe:	2204      	movs	r2, #4
 8001900:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001902:	4b17      	ldr	r3, [pc, #92]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 8001904:	2203      	movs	r2, #3
 8001906:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc3.Init.MemBurst = DMA_MBURST_SINGLE;
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 800190a:	2200      	movs	r2, #0
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 8001910:	2200      	movs	r2, #0
 8001912:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001914:	4812      	ldr	r0, [pc, #72]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 8001916:	f001 fec9 	bl	80036ac <HAL_DMA_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <HAL_ADC_MspInit+0x278>
      Error_Handler();
 8001920:	f7ff fe92 	bl	8001648 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 8001928:	639a      	str	r2, [r3, #56]	; 0x38
 800192a:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_ADC_MspInit+0x2b4>)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001930:	bf00      	nop
 8001932:	3738      	adds	r7, #56	; 0x38
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40012000 	.word	0x40012000
 800193c:	40023800 	.word	0x40023800
 8001940:	40020000 	.word	0x40020000
 8001944:	20004260 	.word	0x20004260
 8001948:	40026410 	.word	0x40026410
 800194c:	40012100 	.word	0x40012100
 8001950:	2000437c 	.word	0x2000437c
 8001954:	40026440 	.word	0x40026440
 8001958:	40012200 	.word	0x40012200
 800195c:	40020800 	.word	0x40020800
 8001960:	2000416c 	.word	0x2000416c
 8001964:	40026428 	.word	0x40026428

08001968 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a1d      	ldr	r2, [pc, #116]	; (80019fc <HAL_CAN_MspInit+0x94>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d133      	bne.n	80019f2 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a1b      	ldr	r2, [pc, #108]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 8001994:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a14      	ldr	r2, [pc, #80]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <HAL_CAN_MspInit+0x98>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019c2:	2303      	movs	r3, #3
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ce:	2303      	movs	r3, #3
 80019d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019d2:	2309      	movs	r3, #9
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4809      	ldr	r0, [pc, #36]	; (8001a04 <HAL_CAN_MspInit+0x9c>)
 80019de:	f002 f9d5 	bl	8003d8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2105      	movs	r1, #5
 80019e6:	2014      	movs	r0, #20
 80019e8:	f001 fe36 	bl	8003658 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80019ec:	2014      	movs	r0, #20
 80019ee:	f001 fe4f 	bl	8003690 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80019f2:	bf00      	nop
 80019f4:	3728      	adds	r7, #40	; 0x28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40006400 	.word	0x40006400
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020c00 	.word	0x40020c00

08001a08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a19      	ldr	r2, [pc, #100]	; (8001a8c <HAL_I2C_MspInit+0x84>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d12c      	bne.n	8001a84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a17      	ldr	r2, [pc, #92]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a34:	f043 0302 	orr.w	r3, r3, #2
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001a46:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a4c:	2312      	movs	r3, #18
 8001a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a50:	2301      	movs	r3, #1
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a58:	2304      	movs	r3, #4
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	4619      	mov	r1, r3
 8001a62:	480c      	ldr	r0, [pc, #48]	; (8001a94 <HAL_I2C_MspInit+0x8c>)
 8001a64:	f002 f992 	bl	8003d8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a70:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a76:	6413      	str	r3, [r2, #64]	; 0x40
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_I2C_MspInit+0x88>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a84:	bf00      	nop
 8001a86:	3728      	adds	r7, #40	; 0x28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40005400 	.word	0x40005400
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020400 	.word	0x40020400

08001a98 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08e      	sub	sp, #56	; 0x38
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a31      	ldr	r2, [pc, #196]	; (8001b88 <HAL_I2S_MspInit+0xf0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d15a      	bne.n	8001b7e <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001acc:	23c0      	movs	r3, #192	; 0xc0
 8001ace:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f005 fb39 	bl	8007150 <HAL_RCCEx_PeriphCLKConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001ae4:	f7ff fdb0 	bl	8001648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	4b27      	ldr	r3, [pc, #156]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	4a26      	ldr	r2, [pc, #152]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001af2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001af6:	6413      	str	r3, [r2, #64]	; 0x40
 8001af8:	4b24      	ldr	r3, [pc, #144]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	4b20      	ldr	r3, [pc, #128]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	4a1f      	ldr	r2, [pc, #124]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b0e:	f043 0301 	orr.w	r3, r3, #1
 8001b12:	6313      	str	r3, [r2, #48]	; 0x30
 8001b14:	4b1d      	ldr	r3, [pc, #116]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b28:	4a18      	ldr	r2, [pc, #96]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b2a:	f043 0304 	orr.w	r3, r3, #4
 8001b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b30:	4b16      	ldr	r3, [pc, #88]	; (8001b8c <HAL_I2S_MspInit+0xf4>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b4c:	2306      	movs	r3, #6
 8001b4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b54:	4619      	mov	r1, r3
 8001b56:	480e      	ldr	r0, [pc, #56]	; (8001b90 <HAL_I2S_MspInit+0xf8>)
 8001b58:	f002 f918 	bl	8003d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001b5c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b6e:	2306      	movs	r3, #6
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b76:	4619      	mov	r1, r3
 8001b78:	4806      	ldr	r0, [pc, #24]	; (8001b94 <HAL_I2S_MspInit+0xfc>)
 8001b7a:	f002 f907 	bl	8003d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001b7e:	bf00      	nop
 8001b80:	3738      	adds	r7, #56	; 0x38
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40003c00 	.word	0x40003c00
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020000 	.word	0x40020000
 8001b94:	40020800 	.word	0x40020800

08001b98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08a      	sub	sp, #40	; 0x28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a19      	ldr	r2, [pc, #100]	; (8001c1c <HAL_SPI_MspInit+0x84>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d12b      	bne.n	8001c12 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	4b18      	ldr	r3, [pc, #96]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc2:	4a17      	ldr	r2, [pc, #92]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001bc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bca:	4b15      	ldr	r3, [pc, #84]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	4a10      	ldr	r2, [pc, #64]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6313      	str	r3, [r2, #48]	; 0x30
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <HAL_SPI_MspInit+0x88>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001bf2:	23e0      	movs	r3, #224	; 0xe0
 8001bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c02:	2305      	movs	r3, #5
 8001c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4805      	ldr	r0, [pc, #20]	; (8001c24 <HAL_SPI_MspInit+0x8c>)
 8001c0e:	f002 f8bd 	bl	8003d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c12:	bf00      	nop
 8001c14:	3728      	adds	r7, #40	; 0x28
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40013000 	.word	0x40013000
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40020000 	.word	0x40020000

08001c28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	; 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a28      	ldr	r2, [pc, #160]	; (8001ce8 <HAL_UART_MspInit+0xc0>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d149      	bne.n	8001cde <HAL_UART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b27      	ldr	r3, [pc, #156]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	4a26      	ldr	r2, [pc, #152]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c58:	6413      	str	r3, [r2, #64]	; 0x40
 8001c5a:	4b24      	ldr	r3, [pc, #144]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b20      	ldr	r3, [pc, #128]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	; 0x30
 8001c76:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b19      	ldr	r3, [pc, #100]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	4a18      	ldr	r2, [pc, #96]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c8c:	f043 0308 	orr.w	r3, r3, #8
 8001c90:	6313      	str	r3, [r2, #48]	; 0x30
 8001c92:	4b16      	ldr	r3, [pc, #88]	; (8001cec <HAL_UART_MspInit+0xc4>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001caa:	2303      	movs	r3, #3
 8001cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cae:	2307      	movs	r3, #7
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <HAL_UART_MspInit+0xc8>)
 8001cba:	f002 f867 	bl	8003d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cbe:	2340      	movs	r3, #64	; 0x40
 8001cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cce:	2307      	movs	r3, #7
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4806      	ldr	r0, [pc, #24]	; (8001cf4 <HAL_UART_MspInit+0xcc>)
 8001cda:	f002 f857 	bl	8003d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cde:	bf00      	nop
 8001ce0:	3728      	adds	r7, #40	; 0x28
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40004400 	.word	0x40004400
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020c00 	.word	0x40020c00

08001cf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	; 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	2019      	movs	r0, #25
 8001d0e:	f001 fca3 	bl	8003658 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d12:	2019      	movs	r0, #25
 8001d14:	f001 fcbc 	bl	8003690 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	4b1f      	ldr	r3, [pc, #124]	; (8001d9c <HAL_InitTick+0xa4>)
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d20:	4a1e      	ldr	r2, [pc, #120]	; (8001d9c <HAL_InitTick+0xa4>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6453      	str	r3, [r2, #68]	; 0x44
 8001d28:	4b1c      	ldr	r3, [pc, #112]	; (8001d9c <HAL_InitTick+0xa4>)
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d34:	f107 0210 	add.w	r2, r7, #16
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f005 f9d4 	bl	80070ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001d44:	f005 f9be 	bl	80070c4 <HAL_RCC_GetPCLK2Freq>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d50:	4a13      	ldr	r2, [pc, #76]	; (8001da0 <HAL_InitTick+0xa8>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	0c9b      	lsrs	r3, r3, #18
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <HAL_InitTick+0xac>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <HAL_InitTick+0xb0>)
 8001d60:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <HAL_InitTick+0xac>)
 8001d64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d68:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d6a:	4a0e      	ldr	r2, [pc, #56]	; (8001da4 <HAL_InitTick+0xac>)
 8001d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <HAL_InitTick+0xac>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_InitTick+0xac>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001d7c:	4809      	ldr	r0, [pc, #36]	; (8001da4 <HAL_InitTick+0xac>)
 8001d7e:	f005 fbb0 	bl	80074e2 <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d104      	bne.n	8001d92 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001d88:	4806      	ldr	r0, [pc, #24]	; (8001da4 <HAL_InitTick+0xac>)
 8001d8a:	f005 fc03 	bl	8007594 <HAL_TIM_Base_Start_IT>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	e000      	b.n	8001d94 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3730      	adds	r7, #48	; 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	431bde83 	.word	0x431bde83
 8001da4:	20004488 	.word	0x20004488
 8001da8:	40010000 	.word	0x40010000

08001dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <NMI_Handler+0x4>

08001db2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001db6:	e7fe      	b.n	8001db6 <HardFault_Handler+0x4>

08001db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dbc:	e7fe      	b.n	8001dbc <MemManage_Handler+0x4>

08001dbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dc2:	e7fe      	b.n	8001dc2 <BusFault_Handler+0x4>

08001dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc8:	e7fe      	b.n	8001dc8 <UsageFault_Handler+0x4>

08001dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ddc:	4802      	ldr	r0, [pc, #8]	; (8001de8 <CAN1_RX0_IRQHandler+0x10>)
 8001dde:	f001 f954 	bl	800308a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	200043dc 	.word	0x200043dc

08001dec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001df0:	4802      	ldr	r0, [pc, #8]	; (8001dfc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001df2:	f005 fc3f 	bl	8007674 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20004488 	.word	0x20004488

08001e00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e04:	4802      	ldr	r0, [pc, #8]	; (8001e10 <DMA2_Stream0_IRQHandler+0x10>)
 8001e06:	f001 fd57 	bl	80038b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20004260 	.word	0x20004260

08001e14 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001e18:	4802      	ldr	r0, [pc, #8]	; (8001e24 <DMA2_Stream1_IRQHandler+0x10>)
 8001e1a:	f001 fd4d 	bl	80038b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	2000416c 	.word	0x2000416c

08001e28 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <DMA2_Stream2_IRQHandler+0x10>)
 8001e2e:	f001 fd43 	bl	80038b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	2000437c 	.word	0x2000437c

08001e3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001e40:	4802      	ldr	r0, [pc, #8]	; (8001e4c <OTG_FS_IRQHandler+0x10>)
 8001e42:	f002 fbf5 	bl	8004630 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200048b8 	.word	0x200048b8

08001e50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e58:	4a14      	ldr	r2, [pc, #80]	; (8001eac <_sbrk+0x5c>)
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <_sbrk+0x60>)
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e64:	4b13      	ldr	r3, [pc, #76]	; (8001eb4 <_sbrk+0x64>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d102      	bne.n	8001e72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e6c:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <_sbrk+0x64>)
 8001e6e:	4a12      	ldr	r2, [pc, #72]	; (8001eb8 <_sbrk+0x68>)
 8001e70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e72:	4b10      	ldr	r3, [pc, #64]	; (8001eb4 <_sbrk+0x64>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4413      	add	r3, r2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d207      	bcs.n	8001e90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e80:	f00b ff96 	bl	800ddb0 <__errno>
 8001e84:	4603      	mov	r3, r0
 8001e86:	220c      	movs	r2, #12
 8001e88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8e:	e009      	b.n	8001ea4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e90:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <_sbrk+0x64>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e96:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4a05      	ldr	r2, [pc, #20]	; (8001eb4 <_sbrk+0x64>)
 8001ea0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20020000 	.word	0x20020000
 8001eb0:	00000400 	.word	0x00000400
 8001eb4:	20000364 	.word	0x20000364
 8001eb8:	20004bd0 	.word	0x20004bd0

08001ebc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec0:	4b06      	ldr	r3, [pc, #24]	; (8001edc <SystemInit+0x20>)
 8001ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec6:	4a05      	ldr	r2, [pc, #20]	; (8001edc <SystemInit+0x20>)
 8001ec8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ecc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ee0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ee4:	480d      	ldr	r0, [pc, #52]	; (8001f1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ee6:	490e      	ldr	r1, [pc, #56]	; (8001f20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ee8:	4a0e      	ldr	r2, [pc, #56]	; (8001f24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eec:	e002      	b.n	8001ef4 <LoopCopyDataInit>

08001eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ef2:	3304      	adds	r3, #4

08001ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef8:	d3f9      	bcc.n	8001eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001efa:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001efc:	4c0b      	ldr	r4, [pc, #44]	; (8001f2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f00:	e001      	b.n	8001f06 <LoopFillZerobss>

08001f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f04:	3204      	adds	r2, #4

08001f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f08:	d3fb      	bcc.n	8001f02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f0a:	f7ff ffd7 	bl	8001ebc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f0e:	f00b ff55 	bl	800ddbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f12:	f7fe fe69 	bl	8000be8 <main>
  bx  lr    
 8001f16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f20:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001f24:	0800e948 	.word	0x0800e948
  ldr r2, =_sbss
 8001f28:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001f2c:	20004bcc 	.word	0x20004bcc

08001f30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f30:	e7fe      	b.n	8001f30 <ADC_IRQHandler>
	...

08001f34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f38:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <HAL_Init+0x40>)
 8001f3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f44:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <HAL_Init+0x40>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0a      	ldr	r2, [pc, #40]	; (8001f74 <HAL_Init+0x40>)
 8001f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <HAL_Init+0x40>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a07      	ldr	r2, [pc, #28]	; (8001f74 <HAL_Init+0x40>)
 8001f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f5c:	2003      	movs	r0, #3
 8001f5e:	f001 fb70 	bl	8003642 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f62:	200f      	movs	r0, #15
 8001f64:	f7ff fec8 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f68:	f7ff fb74 	bl	8001654 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40023c00 	.word	0x40023c00

08001f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <HAL_IncTick+0x20>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	461a      	mov	r2, r3
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_IncTick+0x24>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4413      	add	r3, r2
 8001f88:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <HAL_IncTick+0x24>)
 8001f8a:	6013      	str	r3, [r2, #0]
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	20000008 	.word	0x20000008
 8001f9c:	200044d0 	.word	0x200044d0

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b03      	ldr	r3, [pc, #12]	; (8001fb4 <HAL_GetTick+0x14>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	200044d0 	.word	0x200044d0

08001fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc0:	f7ff ffee 	bl	8001fa0 <HAL_GetTick>
 8001fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d005      	beq.n	8001fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <HAL_Delay+0x44>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fde:	bf00      	nop
 8001fe0:	f7ff ffde 	bl	8001fa0 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d8f7      	bhi.n	8001fe0 <HAL_Delay+0x28>
  {
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	bf00      	nop
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000008 	.word	0x20000008

08002000 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e033      	b.n	800207e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d109      	bne.n	8002032 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff fb44 	bl	80016ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	2b00      	cmp	r3, #0
 800203c:	d118      	bne.n	8002070 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002046:	f023 0302 	bic.w	r3, r3, #2
 800204a:	f043 0202 	orr.w	r2, r3, #2
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 fa68 	bl	8002528 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f023 0303 	bic.w	r3, r3, #3
 8002066:	f043 0201 	orr.w	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
 800206e:	e001      	b.n	8002074 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_Start_DMA+0x1e>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e0e9      	b.n	800227a <HAL_ADC_Start_DMA+0x1f2>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d018      	beq.n	80020ee <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0201 	orr.w	r2, r2, #1
 80020ca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020cc:	4b6d      	ldr	r3, [pc, #436]	; (8002284 <HAL_ADC_Start_DMA+0x1fc>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a6d      	ldr	r2, [pc, #436]	; (8002288 <HAL_ADC_Start_DMA+0x200>)
 80020d2:	fba2 2303 	umull	r2, r3, r2, r3
 80020d6:	0c9a      	lsrs	r2, r3, #18
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020e0:	e002      	b.n	80020e8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f9      	bne.n	80020e2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020fc:	d107      	bne.n	800210e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800210c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	2b01      	cmp	r3, #1
 800211a:	f040 80a1 	bne.w	8002260 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213c:	2b00      	cmp	r3, #0
 800213e:	d007      	beq.n	8002150 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002148:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002154:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002158:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800215c:	d106      	bne.n	800216c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002162:	f023 0206 	bic.w	r2, r3, #6
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	645a      	str	r2, [r3, #68]	; 0x44
 800216a:	e002      	b.n	8002172 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800217a:	4b44      	ldr	r3, [pc, #272]	; (800228c <HAL_ADC_Start_DMA+0x204>)
 800217c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002182:	4a43      	ldr	r2, [pc, #268]	; (8002290 <HAL_ADC_Start_DMA+0x208>)
 8002184:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218a:	4a42      	ldr	r2, [pc, #264]	; (8002294 <HAL_ADC_Start_DMA+0x20c>)
 800218c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002192:	4a41      	ldr	r2, [pc, #260]	; (8002298 <HAL_ADC_Start_DMA+0x210>)
 8002194:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800219e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80021ae:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021be:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	334c      	adds	r3, #76	; 0x4c
 80021ca:	4619      	mov	r1, r3
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f001 fb1a 	bl	8003808 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 031f 	and.w	r3, r3, #31
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d12a      	bne.n	8002236 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a2d      	ldr	r2, [pc, #180]	; (800229c <HAL_ADC_Start_DMA+0x214>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d015      	beq.n	8002216 <HAL_ADC_Start_DMA+0x18e>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a2c      	ldr	r2, [pc, #176]	; (80022a0 <HAL_ADC_Start_DMA+0x218>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d105      	bne.n	8002200 <HAL_ADC_Start_DMA+0x178>
 80021f4:	4b25      	ldr	r3, [pc, #148]	; (800228c <HAL_ADC_Start_DMA+0x204>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 031f 	and.w	r3, r3, #31
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d00a      	beq.n	8002216 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a27      	ldr	r2, [pc, #156]	; (80022a4 <HAL_ADC_Start_DMA+0x21c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d136      	bne.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_ADC_Start_DMA+0x204>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	d130      	bne.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d129      	bne.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	e020      	b.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a18      	ldr	r2, [pc, #96]	; (800229c <HAL_ADC_Start_DMA+0x214>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d11b      	bne.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d114      	bne.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800225c:	609a      	str	r2, [r3, #8]
 800225e:	e00b      	b.n	8002278 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f043 0210 	orr.w	r2, r3, #16
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002270:	f043 0201 	orr.w	r2, r3, #1
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000000 	.word	0x20000000
 8002288:	431bde83 	.word	0x431bde83
 800228c:	40012300 	.word	0x40012300
 8002290:	08002721 	.word	0x08002721
 8002294:	080027db 	.word	0x080027db
 8002298:	080027f7 	.word	0x080027f7
 800229c:	40012000 	.word	0x40012000
 80022a0:	40012100 	.word	0x40012100
 80022a4:	40012200 	.word	0x40012200

080022a8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d101      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1c>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e105      	b.n	800250c <HAL_ADC_ConfigChannel+0x228>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b09      	cmp	r3, #9
 800230e:	d925      	bls.n	800235c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68d9      	ldr	r1, [r3, #12]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	b29b      	uxth	r3, r3
 800231c:	461a      	mov	r2, r3
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	3b1e      	subs	r3, #30
 8002326:	2207      	movs	r2, #7
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43da      	mvns	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	400a      	ands	r2, r1
 8002334:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68d9      	ldr	r1, [r3, #12]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	b29b      	uxth	r3, r3
 8002346:	4618      	mov	r0, r3
 8002348:	4603      	mov	r3, r0
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	4403      	add	r3, r0
 800234e:	3b1e      	subs	r3, #30
 8002350:	409a      	lsls	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	60da      	str	r2, [r3, #12]
 800235a:	e022      	b.n	80023a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6919      	ldr	r1, [r3, #16]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	461a      	mov	r2, r3
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	2207      	movs	r2, #7
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	400a      	ands	r2, r1
 800237e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6919      	ldr	r1, [r3, #16]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	b29b      	uxth	r3, r3
 8002390:	4618      	mov	r0, r3
 8002392:	4603      	mov	r3, r0
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4403      	add	r3, r0
 8002398:	409a      	lsls	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b06      	cmp	r3, #6
 80023a8:	d824      	bhi.n	80023f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	3b05      	subs	r3, #5
 80023bc:	221f      	movs	r2, #31
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	400a      	ands	r2, r1
 80023ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	4618      	mov	r0, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	3b05      	subs	r3, #5
 80023e6:	fa00 f203 	lsl.w	r2, r0, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	635a      	str	r2, [r3, #52]	; 0x34
 80023f2:	e04c      	b.n	800248e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b0c      	cmp	r3, #12
 80023fa:	d824      	bhi.n	8002446 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b23      	subs	r3, #35	; 0x23
 800240e:	221f      	movs	r2, #31
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43da      	mvns	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	400a      	ands	r2, r1
 800241c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	b29b      	uxth	r3, r3
 800242a:	4618      	mov	r0, r3
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	4613      	mov	r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	3b23      	subs	r3, #35	; 0x23
 8002438:	fa00 f203 	lsl.w	r2, r0, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	430a      	orrs	r2, r1
 8002442:	631a      	str	r2, [r3, #48]	; 0x30
 8002444:	e023      	b.n	800248e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	4613      	mov	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	3b41      	subs	r3, #65	; 0x41
 8002458:	221f      	movs	r2, #31
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43da      	mvns	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	400a      	ands	r2, r1
 8002466:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	4618      	mov	r0, r3
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	3b41      	subs	r3, #65	; 0x41
 8002482:	fa00 f203 	lsl.w	r2, r0, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800248e:	4b22      	ldr	r3, [pc, #136]	; (8002518 <HAL_ADC_ConfigChannel+0x234>)
 8002490:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a21      	ldr	r2, [pc, #132]	; (800251c <HAL_ADC_ConfigChannel+0x238>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d109      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x1cc>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b12      	cmp	r3, #18
 80024a2:	d105      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a19      	ldr	r2, [pc, #100]	; (800251c <HAL_ADC_ConfigChannel+0x238>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d123      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x21e>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b10      	cmp	r3, #16
 80024c0:	d003      	beq.n	80024ca <HAL_ADC_ConfigChannel+0x1e6>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b11      	cmp	r3, #17
 80024c8:	d11b      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2b10      	cmp	r3, #16
 80024dc:	d111      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <HAL_ADC_ConfigChannel+0x23c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a10      	ldr	r2, [pc, #64]	; (8002524 <HAL_ADC_ConfigChannel+0x240>)
 80024e4:	fba2 2303 	umull	r2, r3, r2, r3
 80024e8:	0c9a      	lsrs	r2, r3, #18
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024f4:	e002      	b.n	80024fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f9      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	40012300 	.word	0x40012300
 800251c:	40012000 	.word	0x40012000
 8002520:	20000000 	.word	0x20000000
 8002524:	431bde83 	.word	0x431bde83

08002528 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002530:	4b79      	ldr	r3, [pc, #484]	; (8002718 <ADC_Init+0x1f0>)
 8002532:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	431a      	orrs	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800255c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6859      	ldr	r1, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	021a      	lsls	r2, r3, #8
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002580:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6859      	ldr	r1, [r3, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6899      	ldr	r1, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ba:	4a58      	ldr	r2, [pc, #352]	; (800271c <ADC_Init+0x1f4>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d022      	beq.n	8002606 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6899      	ldr	r1, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6899      	ldr	r1, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	e00f      	b.n	8002626 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002614:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002624:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0202 	bic.w	r2, r2, #2
 8002634:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6899      	ldr	r1, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	7e1b      	ldrb	r3, [r3, #24]
 8002640:	005a      	lsls	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01b      	beq.n	800268c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002662:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002672:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6859      	ldr	r1, [r3, #4]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267e:	3b01      	subs	r3, #1
 8002680:	035a      	lsls	r2, r3, #13
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]
 800268a:	e007      	b.n	800269c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800269a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	051a      	lsls	r2, r3, #20
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6899      	ldr	r1, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026de:	025a      	lsls	r2, r3, #9
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6899      	ldr	r1, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	029a      	lsls	r2, r3, #10
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	609a      	str	r2, [r3, #8]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	40012300 	.word	0x40012300
 800271c:	0f000001 	.word	0x0f000001

08002720 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002736:	2b00      	cmp	r3, #0
 8002738:	d13c      	bne.n	80027b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d12b      	bne.n	80027ac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002758:	2b00      	cmp	r3, #0
 800275a:	d127      	bne.n	80027ac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002766:	2b00      	cmp	r3, #0
 8002768:	d006      	beq.n	8002778 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002774:	2b00      	cmp	r3, #0
 8002776:	d119      	bne.n	80027ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 0220 	bic.w	r2, r2, #32
 8002786:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d105      	bne.n	80027ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	f043 0201 	orr.w	r2, r3, #1
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f7ff fd7b 	bl	80022a8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027b2:	e00e      	b.n	80027d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	f003 0310 	and.w	r3, r3, #16
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d003      	beq.n	80027c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f7ff fd85 	bl	80022d0 <HAL_ADC_ErrorCallback>
}
 80027c6:	e004      	b.n	80027d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	4798      	blx	r3
}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff fd67 	bl	80022bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002802:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2240      	movs	r2, #64	; 0x40
 8002808:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	f043 0204 	orr.w	r2, r3, #4
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f7ff fd5a 	bl	80022d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800281c:	bf00      	nop
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e0ed      	b.n	8002a12 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 3020 	ldrb.w	r3, [r3, #32]
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d102      	bne.n	8002848 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff f890 	bl	8001968 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 0201 	orr.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002858:	f7ff fba2 	bl	8001fa0 <HAL_GetTick>
 800285c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800285e:	e012      	b.n	8002886 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002860:	f7ff fb9e 	bl	8001fa0 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b0a      	cmp	r3, #10
 800286c:	d90b      	bls.n	8002886 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2205      	movs	r2, #5
 800287e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e0c5      	b.n	8002a12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0e5      	beq.n	8002860 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 0202 	bic.w	r2, r2, #2
 80028a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028a4:	f7ff fb7c 	bl	8001fa0 <HAL_GetTick>
 80028a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028aa:	e012      	b.n	80028d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028ac:	f7ff fb78 	bl	8001fa0 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b0a      	cmp	r3, #10
 80028b8:	d90b      	bls.n	80028d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2205      	movs	r2, #5
 80028ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e09f      	b.n	8002a12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1e5      	bne.n	80028ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	7e1b      	ldrb	r3, [r3, #24]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d108      	bne.n	80028fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	e007      	b.n	800290a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002908:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	7e5b      	ldrb	r3, [r3, #25]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d108      	bne.n	8002924 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e007      	b.n	8002934 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002932:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	7e9b      	ldrb	r3, [r3, #26]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d108      	bne.n	800294e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0220 	orr.w	r2, r2, #32
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	e007      	b.n	800295e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0220 	bic.w	r2, r2, #32
 800295c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	7edb      	ldrb	r3, [r3, #27]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d108      	bne.n	8002978 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f022 0210 	bic.w	r2, r2, #16
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	e007      	b.n	8002988 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0210 	orr.w	r2, r2, #16
 8002986:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	7f1b      	ldrb	r3, [r3, #28]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d108      	bne.n	80029a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0208 	orr.w	r2, r2, #8
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	e007      	b.n	80029b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0208 	bic.w	r2, r2, #8
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	7f5b      	ldrb	r3, [r3, #29]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d108      	bne.n	80029cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0204 	orr.w	r2, r2, #4
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	e007      	b.n	80029dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0204 	bic.w	r2, r2, #4
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	431a      	orrs	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	ea42 0103 	orr.w	r1, r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	1e5a      	subs	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a32:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a34:	7cfb      	ldrb	r3, [r7, #19]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d003      	beq.n	8002a42 <HAL_CAN_ConfigFilter+0x26>
 8002a3a:	7cfb      	ldrb	r3, [r7, #19]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	f040 80be 	bne.w	8002bbe <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002a42:	4b65      	ldr	r3, [pc, #404]	; (8002bd8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002a44:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a4c:	f043 0201 	orr.w	r2, r3, #1
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a5c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	021b      	lsls	r3, r3, #8
 8002a72:	431a      	orrs	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f003 031f 	and.w	r3, r3, #31
 8002a82:	2201      	movs	r2, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	401a      	ands	r2, r3
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d123      	bne.n	8002aec <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	43db      	mvns	r3, r3
 8002aae:	401a      	ands	r2, r3
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ac6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	3248      	adds	r2, #72	; 0x48
 8002acc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ae0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ae2:	6979      	ldr	r1, [r7, #20]
 8002ae4:	3348      	adds	r3, #72	; 0x48
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	440b      	add	r3, r1
 8002aea:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d122      	bne.n	8002b3a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	431a      	orrs	r2, r3
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b14:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3248      	adds	r2, #72	; 0x48
 8002b1a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b2e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b30:	6979      	ldr	r1, [r7, #20]
 8002b32:	3348      	adds	r3, #72	; 0x48
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d109      	bne.n	8002b56 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002b54:	e007      	b.n	8002b66 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d109      	bne.n	8002b82 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	43db      	mvns	r3, r3
 8002b78:	401a      	ands	r2, r3
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002b80:	e007      	b.n	8002b92 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d107      	bne.n	8002baa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bb0:	f023 0201 	bic.w	r2, r3, #1
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e006      	b.n	8002bcc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
  }
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	371c      	adds	r7, #28
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	40006400 	.word	0x40006400

08002bdc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d12e      	bne.n	8002c4e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c08:	f7ff f9ca 	bl	8001fa0 <HAL_GetTick>
 8002c0c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c0e:	e012      	b.n	8002c36 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c10:	f7ff f9c6 	bl	8001fa0 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b0a      	cmp	r3, #10
 8002c1c:	d90b      	bls.n	8002c36 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2205      	movs	r2, #5
 8002c2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e012      	b.n	8002c5c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1e5      	bne.n	8002c10 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e006      	b.n	8002c5c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
  }
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b089      	sub	sp, #36	; 0x24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
 8002c70:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c78:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c82:	7ffb      	ldrb	r3, [r7, #31]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d003      	beq.n	8002c90 <HAL_CAN_AddTxMessage+0x2c>
 8002c88:	7ffb      	ldrb	r3, [r7, #31]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	f040 80b8 	bne.w	8002e00 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d10a      	bne.n	8002cb0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d105      	bne.n	8002cb0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80a0 	beq.w	8002df0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	0e1b      	lsrs	r3, r3, #24
 8002cb4:	f003 0303 	and.w	r3, r3, #3
 8002cb8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d907      	bls.n	8002cd0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e09e      	b.n	8002e0e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10d      	bne.n	8002cfe <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cec:	68f9      	ldr	r1, [r7, #12]
 8002cee:	6809      	ldr	r1, [r1, #0]
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	3318      	adds	r3, #24
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	440b      	add	r3, r1
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	e00f      	b.n	8002d1e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d08:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d0e:	68f9      	ldr	r1, [r7, #12]
 8002d10:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002d12:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	3318      	adds	r3, #24
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	440b      	add	r3, r1
 8002d1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6819      	ldr	r1, [r3, #0]
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	691a      	ldr	r2, [r3, #16]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3318      	adds	r3, #24
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	440b      	add	r3, r1
 8002d2e:	3304      	adds	r3, #4
 8002d30:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	7d1b      	ldrb	r3, [r3, #20]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d111      	bne.n	8002d5e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	3318      	adds	r3, #24
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	4413      	add	r3, r2
 8002d46:	3304      	adds	r3, #4
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	6811      	ldr	r1, [r2, #0]
 8002d4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	3318      	adds	r3, #24
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	440b      	add	r3, r1
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3307      	adds	r3, #7
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	061a      	lsls	r2, r3, #24
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3306      	adds	r3, #6
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3305      	adds	r3, #5
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	021b      	lsls	r3, r3, #8
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	3204      	adds	r2, #4
 8002d7e:	7812      	ldrb	r2, [r2, #0]
 8002d80:	4610      	mov	r0, r2
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	6811      	ldr	r1, [r2, #0]
 8002d86:	ea43 0200 	orr.w	r2, r3, r0
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	440b      	add	r3, r1
 8002d90:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002d94:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3303      	adds	r3, #3
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	061a      	lsls	r2, r3, #24
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	3302      	adds	r3, #2
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	041b      	lsls	r3, r3, #16
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3301      	adds	r3, #1
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	021b      	lsls	r3, r3, #8
 8002db0:	4313      	orrs	r3, r2
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	4610      	mov	r0, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	6811      	ldr	r1, [r2, #0]
 8002dbc:	ea43 0200 	orr.w	r2, r3, r0
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	011b      	lsls	r3, r3, #4
 8002dc4:	440b      	add	r3, r1
 8002dc6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002dca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	3318      	adds	r3, #24
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	4413      	add	r3, r2
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	6811      	ldr	r1, [r2, #0]
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	3318      	adds	r3, #24
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	440b      	add	r3, r1
 8002dea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	e00e      	b.n	8002e0e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e006      	b.n	8002e0e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
  }
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	; 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b087      	sub	sp, #28
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e2e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e30:	7dfb      	ldrb	r3, [r7, #23]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d003      	beq.n	8002e3e <HAL_CAN_GetRxMessage+0x24>
 8002e36:	7dfb      	ldrb	r3, [r7, #23]
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	f040 80f3 	bne.w	8003024 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10e      	bne.n	8002e62 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d116      	bne.n	8002e80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0e7      	b.n	8003032 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d107      	bne.n	8002e80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0d8      	b.n	8003032 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	331b      	adds	r3, #27
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0204 	and.w	r2, r3, #4
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	331b      	adds	r3, #27
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	4413      	add	r3, r2
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	0d5b      	lsrs	r3, r3, #21
 8002eae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	e00b      	b.n	8002ed0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	331b      	adds	r3, #27
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	4413      	add	r3, r2
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	08db      	lsrs	r3, r3, #3
 8002ec8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	331b      	adds	r3, #27
 8002ed8:	011b      	lsls	r3, r3, #4
 8002eda:	4413      	add	r3, r2
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0202 	and.w	r2, r3, #2
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	331b      	adds	r3, #27
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	4413      	add	r3, r2
 8002ef2:	3304      	adds	r3, #4
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 020f 	and.w	r2, r3, #15
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	331b      	adds	r3, #27
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	4413      	add	r3, r2
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	0a1b      	lsrs	r3, r3, #8
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	331b      	adds	r3, #27
 8002f1e:	011b      	lsls	r3, r3, #4
 8002f20:	4413      	add	r3, r2
 8002f22:	3304      	adds	r3, #4
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	0c1b      	lsrs	r3, r3, #16
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	4413      	add	r3, r2
 8002f38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	4413      	add	r3, r2
 8002f4e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	0a1a      	lsrs	r2, r3, #8
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	011b      	lsls	r3, r3, #4
 8002f66:	4413      	add	r3, r2
 8002f68:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	0c1a      	lsrs	r2, r3, #16
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	3302      	adds	r3, #2
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	4413      	add	r3, r2
 8002f82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	0e1a      	lsrs	r2, r3, #24
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	3303      	adds	r3, #3
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	4413      	add	r3, r2
 8002f9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	011b      	lsls	r3, r3, #4
 8002fb2:	4413      	add	r3, r2
 8002fb4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	0a1a      	lsrs	r2, r3, #8
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	3305      	adds	r3, #5
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	4413      	add	r3, r2
 8002fce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	0c1a      	lsrs	r2, r3, #16
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	3306      	adds	r3, #6
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	0e1a      	lsrs	r2, r3, #24
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	3307      	adds	r3, #7
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d108      	bne.n	8003010 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f042 0220 	orr.w	r2, r2, #32
 800300c:	60da      	str	r2, [r3, #12]
 800300e:	e007      	b.n	8003020 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691a      	ldr	r2, [r3, #16]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0220 	orr.w	r2, r2, #32
 800301e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	e006      	b.n	8003032 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003028:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	371c      	adds	r7, #28
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800303e:	b480      	push	{r7}
 8003040:	b085      	sub	sp, #20
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
 8003046:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800304e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d002      	beq.n	800305c <HAL_CAN_ActivateNotification+0x1e>
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	2b02      	cmp	r3, #2
 800305a:	d109      	bne.n	8003070 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6959      	ldr	r1, [r3, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800306c:	2300      	movs	r3, #0
 800306e:	e006      	b.n	800307e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003074:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
  }
}
 800307e:	4618      	mov	r0, r3
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b08a      	sub	sp, #40	; 0x28
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d07c      	beq.n	80031ca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d023      	beq.n	8003122 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2201      	movs	r2, #1
 80030e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f983 	bl	80033f8 <HAL_CAN_TxMailbox0CompleteCallback>
 80030f2:	e016      	b.n	8003122 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	f003 0304 	and.w	r3, r3, #4
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d004      	beq.n	8003108 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
 8003106:	e00c      	b.n	8003122 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b00      	cmp	r3, #0
 8003110:	d004      	beq.n	800311c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003114:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003118:	627b      	str	r3, [r7, #36]	; 0x24
 800311a:	e002      	b.n	8003122 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f989 	bl	8003434 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003128:	2b00      	cmp	r3, #0
 800312a:	d024      	beq.n	8003176 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003134:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 f963 	bl	800340c <HAL_CAN_TxMailbox1CompleteCallback>
 8003146:	e016      	b.n	8003176 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800314e:	2b00      	cmp	r3, #0
 8003150:	d004      	beq.n	800315c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
 800315a:	e00c      	b.n	8003176 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003162:	2b00      	cmp	r3, #0
 8003164:	d004      	beq.n	8003170 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
 800316e:	e002      	b.n	8003176 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 f969 	bl	8003448 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d024      	beq.n	80031ca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003188:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f943 	bl	8003420 <HAL_CAN_TxMailbox2CompleteCallback>
 800319a:	e016      	b.n	80031ca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
 80031ae:	e00c      	b.n	80031ca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d004      	beq.n	80031c4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
 80031c2:	e002      	b.n	80031ca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f949 	bl	800345c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	f003 0308 	and.w	r3, r3, #8
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00c      	beq.n	80031ee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f003 0310 	and.w	r3, r3, #16
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2210      	movs	r2, #16
 80031ec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00b      	beq.n	8003210 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f003 0308 	and.w	r3, r3, #8
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d006      	beq.n	8003210 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2208      	movs	r2, #8
 8003208:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f930 	bl	8003470 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d009      	beq.n	800322e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d002      	beq.n	800322e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7fd fcc5 	bl	8000bb8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800322e:	6a3b      	ldr	r3, [r7, #32]
 8003230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00c      	beq.n	8003252 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	2b00      	cmp	r3, #0
 8003240:	d007      	beq.n	8003252 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003248:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2210      	movs	r2, #16
 8003250:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00b      	beq.n	8003274 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	f003 0308 	and.w	r3, r3, #8
 8003262:	2b00      	cmp	r3, #0
 8003264:	d006      	beq.n	8003274 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2208      	movs	r2, #8
 800326c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f912 	bl	8003498 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003274:	6a3b      	ldr	r3, [r7, #32]
 8003276:	f003 0310 	and.w	r3, r3, #16
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	f003 0303 	and.w	r3, r3, #3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d002      	beq.n	8003292 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f8f9 	bl	8003484 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00b      	beq.n	80032b4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d006      	beq.n	80032b4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2210      	movs	r2, #16
 80032ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f8fc 	bl	80034ac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f003 0308 	and.w	r3, r3, #8
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d006      	beq.n	80032d6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2208      	movs	r2, #8
 80032ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f8f5 	bl	80034c0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d07b      	beq.n	80033d8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f003 0304 	and.w	r3, r3, #4
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d072      	beq.n	80033d0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032ea:	6a3b      	ldr	r3, [r7, #32]
 80032ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d008      	beq.n	8003306 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800331a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331c:	f043 0302 	orr.w	r3, r3, #2
 8003320:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003338:	f043 0304 	orr.w	r3, r3, #4
 800333c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003344:	2b00      	cmp	r3, #0
 8003346:	d043      	beq.n	80033d0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800334e:	2b00      	cmp	r3, #0
 8003350:	d03e      	beq.n	80033d0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003358:	2b60      	cmp	r3, #96	; 0x60
 800335a:	d02b      	beq.n	80033b4 <HAL_CAN_IRQHandler+0x32a>
 800335c:	2b60      	cmp	r3, #96	; 0x60
 800335e:	d82e      	bhi.n	80033be <HAL_CAN_IRQHandler+0x334>
 8003360:	2b50      	cmp	r3, #80	; 0x50
 8003362:	d022      	beq.n	80033aa <HAL_CAN_IRQHandler+0x320>
 8003364:	2b50      	cmp	r3, #80	; 0x50
 8003366:	d82a      	bhi.n	80033be <HAL_CAN_IRQHandler+0x334>
 8003368:	2b40      	cmp	r3, #64	; 0x40
 800336a:	d019      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x316>
 800336c:	2b40      	cmp	r3, #64	; 0x40
 800336e:	d826      	bhi.n	80033be <HAL_CAN_IRQHandler+0x334>
 8003370:	2b30      	cmp	r3, #48	; 0x30
 8003372:	d010      	beq.n	8003396 <HAL_CAN_IRQHandler+0x30c>
 8003374:	2b30      	cmp	r3, #48	; 0x30
 8003376:	d822      	bhi.n	80033be <HAL_CAN_IRQHandler+0x334>
 8003378:	2b10      	cmp	r3, #16
 800337a:	d002      	beq.n	8003382 <HAL_CAN_IRQHandler+0x2f8>
 800337c:	2b20      	cmp	r3, #32
 800337e:	d005      	beq.n	800338c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003380:	e01d      	b.n	80033be <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003384:	f043 0308 	orr.w	r3, r3, #8
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800338a:	e019      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	f043 0310 	orr.w	r3, r3, #16
 8003392:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003394:	e014      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	f043 0320 	orr.w	r3, r3, #32
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800339e:	e00f      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033a8:	e00a      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80033aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033b2:	e005      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033bc:	e000      	b.n	80033c0 <HAL_CAN_IRQHandler+0x336>
            break;
 80033be:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699a      	ldr	r2, [r3, #24]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80033ce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2204      	movs	r2, #4
 80033d6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80033d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d008      	beq.n	80033f0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f872 	bl	80034d4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80033f0:	bf00      	nop
 80033f2:	3728      	adds	r7, #40	; 0x28
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <__NVIC_SetPriorityGrouping+0x44>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003504:	4013      	ands	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003510:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800351a:	4a04      	ldr	r2, [pc, #16]	; (800352c <__NVIC_SetPriorityGrouping+0x44>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	60d3      	str	r3, [r2, #12]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003534:	4b04      	ldr	r3, [pc, #16]	; (8003548 <__NVIC_GetPriorityGrouping+0x18>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	0a1b      	lsrs	r3, r3, #8
 800353a:	f003 0307 	and.w	r3, r3, #7
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355a:	2b00      	cmp	r3, #0
 800355c:	db0b      	blt.n	8003576 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	f003 021f 	and.w	r2, r3, #31
 8003564:	4907      	ldr	r1, [pc, #28]	; (8003584 <__NVIC_EnableIRQ+0x38>)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2001      	movs	r0, #1
 800356e:	fa00 f202 	lsl.w	r2, r0, r2
 8003572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	e000e100 	.word	0xe000e100

08003588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db0a      	blt.n	80035b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	490c      	ldr	r1, [pc, #48]	; (80035d4 <__NVIC_SetPriority+0x4c>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	440b      	add	r3, r1
 80035ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035b0:	e00a      	b.n	80035c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	4908      	ldr	r1, [pc, #32]	; (80035d8 <__NVIC_SetPriority+0x50>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3b04      	subs	r3, #4
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	440b      	add	r3, r1
 80035c6:	761a      	strb	r2, [r3, #24]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	; 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f1c3 0307 	rsb	r3, r3, #7
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf28      	it	cs
 80035fa:	2304      	movcs	r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3304      	adds	r3, #4
 8003602:	2b06      	cmp	r3, #6
 8003604:	d902      	bls.n	800360c <NVIC_EncodePriority+0x30>
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3b03      	subs	r3, #3
 800360a:	e000      	b.n	800360e <NVIC_EncodePriority+0x32>
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	401a      	ands	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003624:	f04f 31ff 	mov.w	r1, #4294967295
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43d9      	mvns	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	4313      	orrs	r3, r2
         );
}
 8003636:	4618      	mov	r0, r3
 8003638:	3724      	adds	r7, #36	; 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff ff4c 	bl	80034e8 <__NVIC_SetPriorityGrouping>
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
 8003664:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800366a:	f7ff ff61 	bl	8003530 <__NVIC_GetPriorityGrouping>
 800366e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	68b9      	ldr	r1, [r7, #8]
 8003674:	6978      	ldr	r0, [r7, #20]
 8003676:	f7ff ffb1 	bl	80035dc <NVIC_EncodePriority>
 800367a:	4602      	mov	r2, r0
 800367c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003680:	4611      	mov	r1, r2
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff ff80 	bl	8003588 <__NVIC_SetPriority>
}
 8003688:	bf00      	nop
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff ff54 	bl	800354c <__NVIC_EnableIRQ>
}
 80036a4:	bf00      	nop
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036b8:	f7fe fc72 	bl	8001fa0 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e099      	b.n	80037fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0201 	bic.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036e8:	e00f      	b.n	800370a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036ea:	f7fe fc59 	bl	8001fa0 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b05      	cmp	r3, #5
 80036f6:	d908      	bls.n	800370a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2220      	movs	r2, #32
 80036fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2203      	movs	r2, #3
 8003702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e078      	b.n	80037fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1e8      	bne.n	80036ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	4b38      	ldr	r3, [pc, #224]	; (8003804 <HAL_DMA_Init+0x158>)
 8003724:	4013      	ands	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800374e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	2b04      	cmp	r3, #4
 8003762:	d107      	bne.n	8003774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376c:	4313      	orrs	r3, r2
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	4313      	orrs	r3, r2
 8003772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f023 0307 	bic.w	r3, r3, #7
 800378a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	4313      	orrs	r3, r2
 8003794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379a:	2b04      	cmp	r3, #4
 800379c:	d117      	bne.n	80037ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00e      	beq.n	80037ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f000 fa6f 	bl	8003c94 <DMA_CheckFifoParam>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2240      	movs	r2, #64	; 0x40
 80037c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80037ca:	2301      	movs	r3, #1
 80037cc:	e016      	b.n	80037fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	697a      	ldr	r2, [r7, #20]
 80037d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 fa26 	bl	8003c28 <DMA_CalcBaseAndBitshift>
 80037dc:	4603      	mov	r3, r0
 80037de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e4:	223f      	movs	r2, #63	; 0x3f
 80037e6:	409a      	lsls	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3718      	adds	r7, #24
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	f010803f 	.word	0xf010803f

08003808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
 8003814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_DMA_Start_IT+0x26>
 800382a:	2302      	movs	r3, #2
 800382c:	e040      	b.n	80038b0 <HAL_DMA_Start_IT+0xa8>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d12f      	bne.n	80038a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2202      	movs	r2, #2
 8003846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	68b9      	ldr	r1, [r7, #8]
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 f9b8 	bl	8003bcc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003860:	223f      	movs	r2, #63	; 0x3f
 8003862:	409a      	lsls	r2, r3
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0216 	orr.w	r2, r2, #22
 8003876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	2b00      	cmp	r3, #0
 800387e:	d007      	beq.n	8003890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0208 	orr.w	r2, r2, #8
 800388e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	e005      	b.n	80038ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
 80038ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80038ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038c4:	4b92      	ldr	r3, [pc, #584]	; (8003b10 <HAL_DMA_IRQHandler+0x258>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a92      	ldr	r2, [pc, #584]	; (8003b14 <HAL_DMA_IRQHandler+0x25c>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0a9b      	lsrs	r3, r3, #10
 80038d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e2:	2208      	movs	r2, #8
 80038e4:	409a      	lsls	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d01a      	beq.n	8003924 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d013      	beq.n	8003924 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0204 	bic.w	r2, r2, #4
 800390a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003910:	2208      	movs	r2, #8
 8003912:	409a      	lsls	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391c:	f043 0201 	orr.w	r2, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003928:	2201      	movs	r2, #1
 800392a:	409a      	lsls	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4013      	ands	r3, r2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d012      	beq.n	800395a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00b      	beq.n	800395a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003946:	2201      	movs	r2, #1
 8003948:	409a      	lsls	r2, r3
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	f043 0202 	orr.w	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800395e:	2204      	movs	r2, #4
 8003960:	409a      	lsls	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4013      	ands	r3, r2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d012      	beq.n	8003990 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00b      	beq.n	8003990 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	2204      	movs	r2, #4
 800397e:	409a      	lsls	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003988:	f043 0204 	orr.w	r2, r3, #4
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003994:	2210      	movs	r2, #16
 8003996:	409a      	lsls	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4013      	ands	r3, r2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d043      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d03c      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b2:	2210      	movs	r2, #16
 80039b4:	409a      	lsls	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d018      	beq.n	80039fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d108      	bne.n	80039e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d024      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	4798      	blx	r3
 80039e6:	e01f      	b.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d01b      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	4798      	blx	r3
 80039f8:	e016      	b.n	8003a28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d107      	bne.n	8003a18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0208 	bic.w	r2, r2, #8
 8003a16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 808e 	beq.w	8003b56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 8086 	beq.w	8003b56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	2220      	movs	r2, #32
 8003a50:	409a      	lsls	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b05      	cmp	r3, #5
 8003a60:	d136      	bne.n	8003ad0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0216 	bic.w	r2, r2, #22
 8003a70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695a      	ldr	r2, [r3, #20]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d103      	bne.n	8003a92 <HAL_DMA_IRQHandler+0x1da>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0208 	bic.w	r2, r2, #8
 8003aa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	223f      	movs	r2, #63	; 0x3f
 8003aa8:	409a      	lsls	r2, r3
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d07d      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	4798      	blx	r3
        }
        return;
 8003ace:	e078      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01c      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d108      	bne.n	8003afe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d030      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	4798      	blx	r3
 8003afc:	e02b      	b.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d027      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
 8003b0e:	e022      	b.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
 8003b10:	20000000 	.word	0x20000000
 8003b14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10f      	bne.n	8003b46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0210 	bic.w	r2, r2, #16
 8003b34:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d032      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d022      	beq.n	8003bb0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2205      	movs	r2, #5
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	3301      	adds	r3, #1
 8003b86:	60bb      	str	r3, [r7, #8]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d307      	bcc.n	8003b9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1f2      	bne.n	8003b82 <HAL_DMA_IRQHandler+0x2ca>
 8003b9c:	e000      	b.n	8003ba0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003b9e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	4798      	blx	r3
 8003bc0:	e000      	b.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003bc2:	bf00      	nop
    }
  }
}
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop

08003bcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003be8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b40      	cmp	r3, #64	; 0x40
 8003bf8:	d108      	bne.n	8003c0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c0a:	e007      	b.n	8003c1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	60da      	str	r2, [r3, #12]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	3b10      	subs	r3, #16
 8003c38:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <DMA_CalcBaseAndBitshift+0x64>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c42:	4a13      	ldr	r2, [pc, #76]	; (8003c90 <DMA_CalcBaseAndBitshift+0x68>)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4413      	add	r3, r2
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b03      	cmp	r3, #3
 8003c54:	d909      	bls.n	8003c6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c5e:	f023 0303 	bic.w	r3, r3, #3
 8003c62:	1d1a      	adds	r2, r3, #4
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	659a      	str	r2, [r3, #88]	; 0x58
 8003c68:	e007      	b.n	8003c7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	aaaaaaab 	.word	0xaaaaaaab
 8003c90:	0800e89c 	.word	0x0800e89c

08003c94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d11f      	bne.n	8003cee <DMA_CheckFifoParam+0x5a>
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d856      	bhi.n	8003d62 <DMA_CheckFifoParam+0xce>
 8003cb4:	a201      	add	r2, pc, #4	; (adr r2, 8003cbc <DMA_CheckFifoParam+0x28>)
 8003cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cba:	bf00      	nop
 8003cbc:	08003ccd 	.word	0x08003ccd
 8003cc0:	08003cdf 	.word	0x08003cdf
 8003cc4:	08003ccd 	.word	0x08003ccd
 8003cc8:	08003d63 	.word	0x08003d63
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d046      	beq.n	8003d66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cdc:	e043      	b.n	8003d66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ce6:	d140      	bne.n	8003d6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cec:	e03d      	b.n	8003d6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cf6:	d121      	bne.n	8003d3c <DMA_CheckFifoParam+0xa8>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d837      	bhi.n	8003d6e <DMA_CheckFifoParam+0xda>
 8003cfe:	a201      	add	r2, pc, #4	; (adr r2, 8003d04 <DMA_CheckFifoParam+0x70>)
 8003d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d1b 	.word	0x08003d1b
 8003d0c:	08003d15 	.word	0x08003d15
 8003d10:	08003d2d 	.word	0x08003d2d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      break;
 8003d18:	e030      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d025      	beq.n	8003d72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d2a:	e022      	b.n	8003d72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d34:	d11f      	bne.n	8003d76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d3a:	e01c      	b.n	8003d76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d903      	bls.n	8003d4a <DMA_CheckFifoParam+0xb6>
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d003      	beq.n	8003d50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d48:	e018      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003d4e:	e015      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00e      	beq.n	8003d7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d60:	e00b      	b.n	8003d7a <DMA_CheckFifoParam+0xe6>
      break;
 8003d62:	bf00      	nop
 8003d64:	e00a      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d66:	bf00      	nop
 8003d68:	e008      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d6a:	bf00      	nop
 8003d6c:	e006      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
 8003d70:	e004      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d72:	bf00      	nop
 8003d74:	e002      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;   
 8003d76:	bf00      	nop
 8003d78:	e000      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d7a:	bf00      	nop
    }
  } 
  
  return status; 
 8003d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop

08003d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	; 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e16b      	b.n	8004080 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003da8:	2201      	movs	r2, #1
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4013      	ands	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	f040 815a 	bne.w	800407a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d005      	beq.n	8003dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d130      	bne.n	8003e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	2203      	movs	r2, #3
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4013      	ands	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4013      	ands	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	f003 0201 	and.w	r2, r3, #1
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d017      	beq.n	8003e7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	2203      	movs	r2, #3
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4013      	ands	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 0303 	and.w	r3, r3, #3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d123      	bne.n	8003ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	08da      	lsrs	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3208      	adds	r2, #8
 8003e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	220f      	movs	r2, #15
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	08da      	lsrs	r2, r3, #3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3208      	adds	r2, #8
 8003eca:	69b9      	ldr	r1, [r7, #24]
 8003ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0203 	and.w	r2, r3, #3
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 80b4 	beq.w	800407a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b60      	ldr	r3, [pc, #384]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	4a5f      	ldr	r2, [pc, #380]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f20:	6453      	str	r3, [r2, #68]	; 0x44
 8003f22:	4b5d      	ldr	r3, [pc, #372]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f2e:	4a5b      	ldr	r2, [pc, #364]	; (800409c <HAL_GPIO_Init+0x310>)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	3302      	adds	r3, #2
 8003f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	220f      	movs	r2, #15
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a52      	ldr	r2, [pc, #328]	; (80040a0 <HAL_GPIO_Init+0x314>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d02b      	beq.n	8003fb2 <HAL_GPIO_Init+0x226>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a51      	ldr	r2, [pc, #324]	; (80040a4 <HAL_GPIO_Init+0x318>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d025      	beq.n	8003fae <HAL_GPIO_Init+0x222>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a50      	ldr	r2, [pc, #320]	; (80040a8 <HAL_GPIO_Init+0x31c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01f      	beq.n	8003faa <HAL_GPIO_Init+0x21e>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a4f      	ldr	r2, [pc, #316]	; (80040ac <HAL_GPIO_Init+0x320>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d019      	beq.n	8003fa6 <HAL_GPIO_Init+0x21a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a4e      	ldr	r2, [pc, #312]	; (80040b0 <HAL_GPIO_Init+0x324>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <HAL_GPIO_Init+0x216>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a4d      	ldr	r2, [pc, #308]	; (80040b4 <HAL_GPIO_Init+0x328>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00d      	beq.n	8003f9e <HAL_GPIO_Init+0x212>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4c      	ldr	r2, [pc, #304]	; (80040b8 <HAL_GPIO_Init+0x32c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d007      	beq.n	8003f9a <HAL_GPIO_Init+0x20e>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a4b      	ldr	r2, [pc, #300]	; (80040bc <HAL_GPIO_Init+0x330>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d101      	bne.n	8003f96 <HAL_GPIO_Init+0x20a>
 8003f92:	2307      	movs	r3, #7
 8003f94:	e00e      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f96:	2308      	movs	r3, #8
 8003f98:	e00c      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9a:	2306      	movs	r3, #6
 8003f9c:	e00a      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9e:	2305      	movs	r3, #5
 8003fa0:	e008      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e006      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e004      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e002      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	f002 0203 	and.w	r2, r2, #3
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	4093      	lsls	r3, r2
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc4:	4935      	ldr	r1, [pc, #212]	; (800409c <HAL_GPIO_Init+0x310>)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	089b      	lsrs	r3, r3, #2
 8003fca:	3302      	adds	r3, #2
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fd2:	4b3b      	ldr	r3, [pc, #236]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ff6:	4a32      	ldr	r2, [pc, #200]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ffc:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004020:	4a27      	ldr	r2, [pc, #156]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004026:	4b26      	ldr	r3, [pc, #152]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800404a:	4a1d      	ldr	r2, [pc, #116]	; (80040c0 <HAL_GPIO_Init+0x334>)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004050:	4b1b      	ldr	r3, [pc, #108]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004074:	4a12      	ldr	r2, [pc, #72]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	f67f ae90 	bls.w	8003da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004088:	bf00      	nop
 800408a:	bf00      	nop
 800408c:	3724      	adds	r7, #36	; 0x24
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40023800 	.word	0x40023800
 800409c:	40013800 	.word	0x40013800
 80040a0:	40020000 	.word	0x40020000
 80040a4:	40020400 	.word	0x40020400
 80040a8:	40020800 	.word	0x40020800
 80040ac:	40020c00 	.word	0x40020c00
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40021400 	.word	0x40021400
 80040b8:	40021800 	.word	0x40021800
 80040bc:	40021c00 	.word	0x40021c00
 80040c0:	40013c00 	.word	0x40013c00

080040c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	887b      	ldrh	r3, [r7, #2]
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
 80040e0:	e001      	b.n	80040e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3714      	adds	r7, #20
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	460b      	mov	r3, r1
 80040fe:	807b      	strh	r3, [r7, #2]
 8004100:	4613      	mov	r3, r2
 8004102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004104:	787b      	ldrb	r3, [r7, #1]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800410a:	887a      	ldrh	r2, [r7, #2]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004110:	e003      	b.n	800411a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004112:	887b      	ldrh	r3, [r7, #2]
 8004114:	041a      	lsls	r2, r3, #16
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	619a      	str	r2, [r3, #24]
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004126:	b480      	push	{r7}
 8004128:	b085      	sub	sp, #20
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
 800412e:	460b      	mov	r3, r1
 8004130:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004138:	887a      	ldrh	r2, [r7, #2]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4013      	ands	r3, r2
 800413e:	041a      	lsls	r2, r3, #16
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	43d9      	mvns	r1, r3
 8004144:	887b      	ldrh	r3, [r7, #2]
 8004146:	400b      	ands	r3, r1
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	619a      	str	r2, [r3, #24]
}
 800414e:	bf00      	nop
 8004150:	3714      	adds	r7, #20
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800415a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800415c:	b08f      	sub	sp, #60	; 0x3c
 800415e:	af0a      	add	r7, sp, #40	; 0x28
 8004160:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e054      	b.n	8004216 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f009 fb64 	bl	800d854 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2203      	movs	r2, #3
 8004190:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419c:	2b00      	cmp	r3, #0
 800419e:	d102      	bne.n	80041a6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f003 ffce 	bl	800814c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	603b      	str	r3, [r7, #0]
 80041b6:	687e      	ldr	r6, [r7, #4]
 80041b8:	466d      	mov	r5, sp
 80041ba:	f106 0410 	add.w	r4, r6, #16
 80041be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80041ce:	1d33      	adds	r3, r6, #4
 80041d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041d2:	6838      	ldr	r0, [r7, #0]
 80041d4:	f003 ff48 	bl	8008068 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2101      	movs	r1, #1
 80041de:	4618      	mov	r0, r3
 80041e0:	f003 ffc5 	bl	800816e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	603b      	str	r3, [r7, #0]
 80041ea:	687e      	ldr	r6, [r7, #4]
 80041ec:	466d      	mov	r5, sp
 80041ee:	f106 0410 	add.w	r4, r6, #16
 80041f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004202:	1d33      	adds	r3, r6, #4
 8004204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004206:	6838      	ldr	r0, [r7, #0]
 8004208:	f004 f92c 	bl	8008464 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800421e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800421e:	b590      	push	{r4, r7, lr}
 8004220:	b089      	sub	sp, #36	; 0x24
 8004222:	af04      	add	r7, sp, #16
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	4608      	mov	r0, r1
 8004228:	4611      	mov	r1, r2
 800422a:	461a      	mov	r2, r3
 800422c:	4603      	mov	r3, r0
 800422e:	70fb      	strb	r3, [r7, #3]
 8004230:	460b      	mov	r3, r1
 8004232:	70bb      	strb	r3, [r7, #2]
 8004234:	4613      	mov	r3, r2
 8004236:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <HAL_HCD_HC_Init+0x28>
 8004242:	2302      	movs	r3, #2
 8004244:	e076      	b.n	8004334 <HAL_HCD_HC_Init+0x116>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	212c      	movs	r1, #44	; 0x2c
 8004254:	fb01 f303 	mul.w	r3, r1, r3
 8004258:	4413      	add	r3, r2
 800425a:	333d      	adds	r3, #61	; 0x3d
 800425c:	2200      	movs	r2, #0
 800425e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004260:	78fb      	ldrb	r3, [r7, #3]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	212c      	movs	r1, #44	; 0x2c
 8004266:	fb01 f303 	mul.w	r3, r1, r3
 800426a:	4413      	add	r3, r2
 800426c:	3338      	adds	r3, #56	; 0x38
 800426e:	787a      	ldrb	r2, [r7, #1]
 8004270:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004272:	78fb      	ldrb	r3, [r7, #3]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	212c      	movs	r1, #44	; 0x2c
 8004278:	fb01 f303 	mul.w	r3, r1, r3
 800427c:	4413      	add	r3, r2
 800427e:	3340      	adds	r3, #64	; 0x40
 8004280:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004282:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	212c      	movs	r1, #44	; 0x2c
 800428a:	fb01 f303 	mul.w	r3, r1, r3
 800428e:	4413      	add	r3, r2
 8004290:	3339      	adds	r3, #57	; 0x39
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004296:	78fb      	ldrb	r3, [r7, #3]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	212c      	movs	r1, #44	; 0x2c
 800429c:	fb01 f303 	mul.w	r3, r1, r3
 80042a0:	4413      	add	r3, r2
 80042a2:	333f      	adds	r3, #63	; 0x3f
 80042a4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80042a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	78ba      	ldrb	r2, [r7, #2]
 80042ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042b2:	b2d0      	uxtb	r0, r2
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	212c      	movs	r1, #44	; 0x2c
 80042b8:	fb01 f303 	mul.w	r3, r1, r3
 80042bc:	4413      	add	r3, r2
 80042be:	333a      	adds	r3, #58	; 0x3a
 80042c0:	4602      	mov	r2, r0
 80042c2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80042c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	da09      	bge.n	80042e0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	212c      	movs	r1, #44	; 0x2c
 80042d2:	fb01 f303 	mul.w	r3, r1, r3
 80042d6:	4413      	add	r3, r2
 80042d8:	333b      	adds	r3, #59	; 0x3b
 80042da:	2201      	movs	r2, #1
 80042dc:	701a      	strb	r2, [r3, #0]
 80042de:	e008      	b.n	80042f2 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	212c      	movs	r1, #44	; 0x2c
 80042e6:	fb01 f303 	mul.w	r3, r1, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	333b      	adds	r3, #59	; 0x3b
 80042ee:	2200      	movs	r2, #0
 80042f0:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80042f2:	78fb      	ldrb	r3, [r7, #3]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	212c      	movs	r1, #44	; 0x2c
 80042f8:	fb01 f303 	mul.w	r3, r1, r3
 80042fc:	4413      	add	r3, r2
 80042fe:	333c      	adds	r3, #60	; 0x3c
 8004300:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004304:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6818      	ldr	r0, [r3, #0]
 800430a:	787c      	ldrb	r4, [r7, #1]
 800430c:	78ba      	ldrb	r2, [r7, #2]
 800430e:	78f9      	ldrb	r1, [r7, #3]
 8004310:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004312:	9302      	str	r3, [sp, #8]
 8004314:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004318:	9301      	str	r3, [sp, #4]
 800431a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	4623      	mov	r3, r4
 8004322:	f004 fa19 	bl	8008758 <USB_HC_Init>
 8004326:	4603      	mov	r3, r0
 8004328:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	bd90      	pop	{r4, r7, pc}

0800433c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_HCD_HC_Halt+0x1e>
 8004356:	2302      	movs	r3, #2
 8004358:	e00f      	b.n	800437a <HAL_HCD_HC_Halt+0x3e>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	78fa      	ldrb	r2, [r7, #3]
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f004 fc55 	bl	8008c1a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004378:	7bfb      	ldrb	r3, [r7, #15]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	4608      	mov	r0, r1
 800438e:	4611      	mov	r1, r2
 8004390:	461a      	mov	r2, r3
 8004392:	4603      	mov	r3, r0
 8004394:	70fb      	strb	r3, [r7, #3]
 8004396:	460b      	mov	r3, r1
 8004398:	70bb      	strb	r3, [r7, #2]
 800439a:	4613      	mov	r3, r2
 800439c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800439e:	78fb      	ldrb	r3, [r7, #3]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	212c      	movs	r1, #44	; 0x2c
 80043a4:	fb01 f303 	mul.w	r3, r1, r3
 80043a8:	4413      	add	r3, r2
 80043aa:	333b      	adds	r3, #59	; 0x3b
 80043ac:	78ba      	ldrb	r2, [r7, #2]
 80043ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80043b0:	78fb      	ldrb	r3, [r7, #3]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	212c      	movs	r1, #44	; 0x2c
 80043b6:	fb01 f303 	mul.w	r3, r1, r3
 80043ba:	4413      	add	r3, r2
 80043bc:	333f      	adds	r3, #63	; 0x3f
 80043be:	787a      	ldrb	r2, [r7, #1]
 80043c0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80043c2:	7c3b      	ldrb	r3, [r7, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d112      	bne.n	80043ee <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	212c      	movs	r1, #44	; 0x2c
 80043ce:	fb01 f303 	mul.w	r3, r1, r3
 80043d2:	4413      	add	r3, r2
 80043d4:	3342      	adds	r3, #66	; 0x42
 80043d6:	2203      	movs	r2, #3
 80043d8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	212c      	movs	r1, #44	; 0x2c
 80043e0:	fb01 f303 	mul.w	r3, r1, r3
 80043e4:	4413      	add	r3, r2
 80043e6:	333d      	adds	r3, #61	; 0x3d
 80043e8:	7f3a      	ldrb	r2, [r7, #28]
 80043ea:	701a      	strb	r2, [r3, #0]
 80043ec:	e008      	b.n	8004400 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80043ee:	78fb      	ldrb	r3, [r7, #3]
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	212c      	movs	r1, #44	; 0x2c
 80043f4:	fb01 f303 	mul.w	r3, r1, r3
 80043f8:	4413      	add	r3, r2
 80043fa:	3342      	adds	r3, #66	; 0x42
 80043fc:	2202      	movs	r2, #2
 80043fe:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004400:	787b      	ldrb	r3, [r7, #1]
 8004402:	2b03      	cmp	r3, #3
 8004404:	f200 80c6 	bhi.w	8004594 <HAL_HCD_HC_SubmitRequest+0x210>
 8004408:	a201      	add	r2, pc, #4	; (adr r2, 8004410 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800440a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440e:	bf00      	nop
 8004410:	08004421 	.word	0x08004421
 8004414:	08004581 	.word	0x08004581
 8004418:	08004485 	.word	0x08004485
 800441c:	08004503 	.word	0x08004503
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004420:	7c3b      	ldrb	r3, [r7, #16]
 8004422:	2b01      	cmp	r3, #1
 8004424:	f040 80b8 	bne.w	8004598 <HAL_HCD_HC_SubmitRequest+0x214>
 8004428:	78bb      	ldrb	r3, [r7, #2]
 800442a:	2b00      	cmp	r3, #0
 800442c:	f040 80b4 	bne.w	8004598 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004430:	8b3b      	ldrh	r3, [r7, #24]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d108      	bne.n	8004448 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004436:	78fb      	ldrb	r3, [r7, #3]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	212c      	movs	r1, #44	; 0x2c
 800443c:	fb01 f303 	mul.w	r3, r1, r3
 8004440:	4413      	add	r3, r2
 8004442:	3355      	adds	r3, #85	; 0x55
 8004444:	2201      	movs	r2, #1
 8004446:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004448:	78fb      	ldrb	r3, [r7, #3]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	212c      	movs	r1, #44	; 0x2c
 800444e:	fb01 f303 	mul.w	r3, r1, r3
 8004452:	4413      	add	r3, r2
 8004454:	3355      	adds	r3, #85	; 0x55
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d109      	bne.n	8004470 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800445c:	78fb      	ldrb	r3, [r7, #3]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	212c      	movs	r1, #44	; 0x2c
 8004462:	fb01 f303 	mul.w	r3, r1, r3
 8004466:	4413      	add	r3, r2
 8004468:	3342      	adds	r3, #66	; 0x42
 800446a:	2200      	movs	r2, #0
 800446c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800446e:	e093      	b.n	8004598 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004470:	78fb      	ldrb	r3, [r7, #3]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	212c      	movs	r1, #44	; 0x2c
 8004476:	fb01 f303 	mul.w	r3, r1, r3
 800447a:	4413      	add	r3, r2
 800447c:	3342      	adds	r3, #66	; 0x42
 800447e:	2202      	movs	r2, #2
 8004480:	701a      	strb	r2, [r3, #0]
      break;
 8004482:	e089      	b.n	8004598 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004484:	78bb      	ldrb	r3, [r7, #2]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d11d      	bne.n	80044c6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800448a:	78fb      	ldrb	r3, [r7, #3]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	212c      	movs	r1, #44	; 0x2c
 8004490:	fb01 f303 	mul.w	r3, r1, r3
 8004494:	4413      	add	r3, r2
 8004496:	3355      	adds	r3, #85	; 0x55
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d109      	bne.n	80044b2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800449e:	78fb      	ldrb	r3, [r7, #3]
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	212c      	movs	r1, #44	; 0x2c
 80044a4:	fb01 f303 	mul.w	r3, r1, r3
 80044a8:	4413      	add	r3, r2
 80044aa:	3342      	adds	r3, #66	; 0x42
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80044b0:	e073      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80044b2:	78fb      	ldrb	r3, [r7, #3]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	212c      	movs	r1, #44	; 0x2c
 80044b8:	fb01 f303 	mul.w	r3, r1, r3
 80044bc:	4413      	add	r3, r2
 80044be:	3342      	adds	r3, #66	; 0x42
 80044c0:	2202      	movs	r2, #2
 80044c2:	701a      	strb	r2, [r3, #0]
      break;
 80044c4:	e069      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80044c6:	78fb      	ldrb	r3, [r7, #3]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	212c      	movs	r1, #44	; 0x2c
 80044cc:	fb01 f303 	mul.w	r3, r1, r3
 80044d0:	4413      	add	r3, r2
 80044d2:	3354      	adds	r3, #84	; 0x54
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	212c      	movs	r1, #44	; 0x2c
 80044e0:	fb01 f303 	mul.w	r3, r1, r3
 80044e4:	4413      	add	r3, r2
 80044e6:	3342      	adds	r3, #66	; 0x42
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
      break;
 80044ec:	e055      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80044ee:	78fb      	ldrb	r3, [r7, #3]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	212c      	movs	r1, #44	; 0x2c
 80044f4:	fb01 f303 	mul.w	r3, r1, r3
 80044f8:	4413      	add	r3, r2
 80044fa:	3342      	adds	r3, #66	; 0x42
 80044fc:	2202      	movs	r2, #2
 80044fe:	701a      	strb	r2, [r3, #0]
      break;
 8004500:	e04b      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004502:	78bb      	ldrb	r3, [r7, #2]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d11d      	bne.n	8004544 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004508:	78fb      	ldrb	r3, [r7, #3]
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	212c      	movs	r1, #44	; 0x2c
 800450e:	fb01 f303 	mul.w	r3, r1, r3
 8004512:	4413      	add	r3, r2
 8004514:	3355      	adds	r3, #85	; 0x55
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800451c:	78fb      	ldrb	r3, [r7, #3]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	212c      	movs	r1, #44	; 0x2c
 8004522:	fb01 f303 	mul.w	r3, r1, r3
 8004526:	4413      	add	r3, r2
 8004528:	3342      	adds	r3, #66	; 0x42
 800452a:	2200      	movs	r2, #0
 800452c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800452e:	e034      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	212c      	movs	r1, #44	; 0x2c
 8004536:	fb01 f303 	mul.w	r3, r1, r3
 800453a:	4413      	add	r3, r2
 800453c:	3342      	adds	r3, #66	; 0x42
 800453e:	2202      	movs	r2, #2
 8004540:	701a      	strb	r2, [r3, #0]
      break;
 8004542:	e02a      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	212c      	movs	r1, #44	; 0x2c
 800454a:	fb01 f303 	mul.w	r3, r1, r3
 800454e:	4413      	add	r3, r2
 8004550:	3354      	adds	r3, #84	; 0x54
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d109      	bne.n	800456c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	212c      	movs	r1, #44	; 0x2c
 800455e:	fb01 f303 	mul.w	r3, r1, r3
 8004562:	4413      	add	r3, r2
 8004564:	3342      	adds	r3, #66	; 0x42
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
      break;
 800456a:	e016      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800456c:	78fb      	ldrb	r3, [r7, #3]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	212c      	movs	r1, #44	; 0x2c
 8004572:	fb01 f303 	mul.w	r3, r1, r3
 8004576:	4413      	add	r3, r2
 8004578:	3342      	adds	r3, #66	; 0x42
 800457a:	2202      	movs	r2, #2
 800457c:	701a      	strb	r2, [r3, #0]
      break;
 800457e:	e00c      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	212c      	movs	r1, #44	; 0x2c
 8004586:	fb01 f303 	mul.w	r3, r1, r3
 800458a:	4413      	add	r3, r2
 800458c:	3342      	adds	r3, #66	; 0x42
 800458e:	2200      	movs	r2, #0
 8004590:	701a      	strb	r2, [r3, #0]
      break;
 8004592:	e002      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8004594:	bf00      	nop
 8004596:	e000      	b.n	800459a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8004598:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800459a:	78fb      	ldrb	r3, [r7, #3]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	212c      	movs	r1, #44	; 0x2c
 80045a0:	fb01 f303 	mul.w	r3, r1, r3
 80045a4:	4413      	add	r3, r2
 80045a6:	3344      	adds	r3, #68	; 0x44
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	8b3a      	ldrh	r2, [r7, #24]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	202c      	movs	r0, #44	; 0x2c
 80045b4:	fb00 f303 	mul.w	r3, r0, r3
 80045b8:	440b      	add	r3, r1
 80045ba:	334c      	adds	r3, #76	; 0x4c
 80045bc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80045be:	78fb      	ldrb	r3, [r7, #3]
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	212c      	movs	r1, #44	; 0x2c
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	4413      	add	r3, r2
 80045ca:	3360      	adds	r3, #96	; 0x60
 80045cc:	2200      	movs	r2, #0
 80045ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80045d0:	78fb      	ldrb	r3, [r7, #3]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	212c      	movs	r1, #44	; 0x2c
 80045d6:	fb01 f303 	mul.w	r3, r1, r3
 80045da:	4413      	add	r3, r2
 80045dc:	3350      	adds	r3, #80	; 0x50
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80045e2:	78fb      	ldrb	r3, [r7, #3]
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	212c      	movs	r1, #44	; 0x2c
 80045e8:	fb01 f303 	mul.w	r3, r1, r3
 80045ec:	4413      	add	r3, r2
 80045ee:	3339      	adds	r3, #57	; 0x39
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80045f4:	78fb      	ldrb	r3, [r7, #3]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	212c      	movs	r1, #44	; 0x2c
 80045fa:	fb01 f303 	mul.w	r3, r1, r3
 80045fe:	4413      	add	r3, r2
 8004600:	3361      	adds	r3, #97	; 0x61
 8004602:	2200      	movs	r2, #0
 8004604:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6818      	ldr	r0, [r3, #0]
 800460a:	78fb      	ldrb	r3, [r7, #3]
 800460c:	222c      	movs	r2, #44	; 0x2c
 800460e:	fb02 f303 	mul.w	r3, r2, r3
 8004612:	3338      	adds	r3, #56	; 0x38
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	18d1      	adds	r1, r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	b2db      	uxtb	r3, r3
 800461e:	461a      	mov	r2, r3
 8004620:	f004 f9a8 	bl	8008974 <USB_HC_StartXfer>
 8004624:	4603      	mov	r3, r0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop

08004630 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f003 fecb 	bl	80083e2 <USB_GetMode>
 800464c:	4603      	mov	r3, r0
 800464e:	2b01      	cmp	r3, #1
 8004650:	f040 80f6 	bne.w	8004840 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f003 feaf 	bl	80083bc <USB_ReadInterrupts>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 80ec 	beq.w	800483e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f003 fea6 	bl	80083bc <USB_ReadInterrupts>
 8004670:	4603      	mov	r3, r0
 8004672:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004676:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800467a:	d104      	bne.n	8004686 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004684:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f003 fe96 	bl	80083bc <USB_ReadInterrupts>
 8004690:	4603      	mov	r3, r0
 8004692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004696:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800469a:	d104      	bne.n	80046a6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80046a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f003 fe86 	bl	80083bc <USB_ReadInterrupts>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046ba:	d104      	bne.n	80046c6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80046c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f003 fe76 	bl	80083bc <USB_ReadInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d103      	bne.n	80046e2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2202      	movs	r2, #2
 80046e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f003 fe68 	bl	80083bc <USB_ReadInterrupts>
 80046ec:	4603      	mov	r3, r0
 80046ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f6:	d11c      	bne.n	8004732 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004700:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10f      	bne.n	8004732 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004712:	2110      	movs	r1, #16
 8004714:	6938      	ldr	r0, [r7, #16]
 8004716:	f003 fd77 	bl	8008208 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800471a:	6938      	ldr	r0, [r7, #16]
 800471c:	f003 fd98 	bl	8008250 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2101      	movs	r1, #1
 8004726:	4618      	mov	r0, r3
 8004728:	f003 ff50 	bl	80085cc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f009 f90f 	bl	800d950 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f003 fe40 	bl	80083bc <USB_ReadInterrupts>
 800473c:	4603      	mov	r3, r0
 800473e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004742:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004746:	d102      	bne.n	800474e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f001 fa03 	bl	8005b54 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f003 fe32 	bl	80083bc <USB_ReadInterrupts>
 8004758:	4603      	mov	r3, r0
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b08      	cmp	r3, #8
 8004760:	d106      	bne.n	8004770 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f009 f8d8 	bl	800d918 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2208      	movs	r2, #8
 800476e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4618      	mov	r0, r3
 8004776:	f003 fe21 	bl	80083bc <USB_ReadInterrupts>
 800477a:	4603      	mov	r3, r0
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	2b10      	cmp	r3, #16
 8004782:	d101      	bne.n	8004788 <HAL_HCD_IRQHandler+0x158>
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <HAL_HCD_IRQHandler+0x15a>
 8004788:	2300      	movs	r3, #0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d012      	beq.n	80047b4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0210 	bic.w	r2, r2, #16
 800479c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f001 f906 	bl	80059b0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0210 	orr.w	r2, r2, #16
 80047b2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f003 fdff 	bl	80083bc <USB_ReadInterrupts>
 80047be:	4603      	mov	r3, r0
 80047c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047c8:	d13a      	bne.n	8004840 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f004 fa12 	bl	8008bf8 <USB_HC_ReadInterrupt>
 80047d4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	e025      	b.n	8004828 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	fa22 f303 	lsr.w	r3, r2, r3
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d018      	beq.n	8004822 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004802:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004806:	d106      	bne.n	8004816 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	4619      	mov	r1, r3
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f8ab 	bl	800496a <HCD_HC_IN_IRQHandler>
 8004814:	e005      	b.n	8004822 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	4619      	mov	r1, r3
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 fcc6 	bl	80051ae <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	3301      	adds	r3, #1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	429a      	cmp	r2, r3
 8004830:	d3d4      	bcc.n	80047dc <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800483a:	615a      	str	r2, [r3, #20]
 800483c:	e000      	b.n	8004840 <HAL_HCD_IRQHandler+0x210>
      return;
 800483e:	bf00      	nop
    }
  }
}
 8004840:	3718      	adds	r7, #24
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b082      	sub	sp, #8
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_HCD_Start+0x16>
 8004858:	2302      	movs	r3, #2
 800485a:	e013      	b.n	8004884 <HAL_HCD_Start+0x3e>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2101      	movs	r1, #1
 800486a:	4618      	mov	r0, r3
 800486c:	f003 ff12 	bl	8008694 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4618      	mov	r0, r3
 8004876:	f003 fc58 	bl	800812a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800489a:	2b01      	cmp	r3, #1
 800489c:	d101      	bne.n	80048a2 <HAL_HCD_Stop+0x16>
 800489e:	2302      	movs	r3, #2
 80048a0:	e00d      	b.n	80048be <HAL_HCD_Stop+0x32>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4618      	mov	r0, r3
 80048b0:	f004 fb0c 	bl	8008ecc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}

080048c6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b082      	sub	sp, #8
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f003 feb4 	bl	8008640 <USB_ResetPort>
 80048d8:	4603      	mov	r3, r0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3708      	adds	r7, #8
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	460b      	mov	r3, r1
 80048ec:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	212c      	movs	r1, #44	; 0x2c
 80048f4:	fb01 f303 	mul.w	r3, r1, r3
 80048f8:	4413      	add	r3, r2
 80048fa:	3360      	adds	r3, #96	; 0x60
 80048fc:	781b      	ldrb	r3, [r3, #0]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	460b      	mov	r3, r1
 8004914:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004916:	78fb      	ldrb	r3, [r7, #3]
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	212c      	movs	r1, #44	; 0x2c
 800491c:	fb01 f303 	mul.w	r3, r1, r3
 8004920:	4413      	add	r3, r2
 8004922:	3350      	adds	r3, #80	; 0x50
 8004924:	681b      	ldr	r3, [r3, #0]
}
 8004926:	4618      	mov	r0, r3
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f003 fef8 	bl	8008734 <USB_GetCurrentFrame>
 8004944:	4603      	mov	r3, r0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3708      	adds	r7, #8
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b082      	sub	sp, #8
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f003 fed3 	bl	8008706 <USB_GetHostSpeed>
 8004960:	4603      	mov	r3, r0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b086      	sub	sp, #24
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	460b      	mov	r3, r1
 8004974:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	015a      	lsls	r2, r3, #5
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	4413      	add	r3, r2
 800498c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 0304 	and.w	r3, r3, #4
 8004996:	2b04      	cmp	r3, #4
 8004998:	d119      	bne.n	80049ce <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	015a      	lsls	r2, r3, #5
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4413      	add	r3, r2
 80049a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049a6:	461a      	mov	r2, r3
 80049a8:	2304      	movs	r3, #4
 80049aa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	0151      	lsls	r1, r2, #5
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	440a      	add	r2, r1
 80049c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049c6:	f043 0302 	orr.w	r3, r3, #2
 80049ca:	60d3      	str	r3, [r2, #12]
 80049cc:	e101      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049e4:	d12b      	bne.n	8004a3e <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	015a      	lsls	r2, r3, #5
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049f2:	461a      	mov	r2, r3
 80049f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	212c      	movs	r1, #44	; 0x2c
 8004a00:	fb01 f303 	mul.w	r3, r1, r3
 8004a04:	4413      	add	r3, r2
 8004a06:	3361      	adds	r3, #97	; 0x61
 8004a08:	2207      	movs	r2, #7
 8004a0a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	015a      	lsls	r2, r3, #5
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	0151      	lsls	r1, r2, #5
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	440a      	add	r2, r1
 8004a22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a26:	f043 0302 	orr.w	r3, r3, #2
 8004a2a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	4611      	mov	r1, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f004 f8ef 	bl	8008c1a <USB_HC_Halt>
 8004a3c:	e0c9      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b20      	cmp	r3, #32
 8004a52:	d109      	bne.n	8004a68 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	015a      	lsls	r2, r3, #5
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a60:	461a      	mov	r2, r3
 8004a62:	2320      	movs	r3, #32
 8004a64:	6093      	str	r3, [r2, #8]
 8004a66:	e0b4      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	4413      	add	r3, r2
 8004a70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d133      	bne.n	8004ae6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	015a      	lsls	r2, r3, #5
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4413      	add	r3, r2
 8004a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	0151      	lsls	r1, r2, #5
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	440a      	add	r2, r1
 8004a94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a98:	f043 0302 	orr.w	r3, r3, #2
 8004a9c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	212c      	movs	r1, #44	; 0x2c
 8004aa4:	fb01 f303 	mul.w	r3, r1, r3
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3361      	adds	r3, #97	; 0x61
 8004aac:	2205      	movs	r2, #5
 8004aae:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	015a      	lsls	r2, r3, #5
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004abc:	461a      	mov	r2, r3
 8004abe:	2310      	movs	r3, #16
 8004ac0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2308      	movs	r3, #8
 8004ad2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	4611      	mov	r1, r2
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f004 f89b 	bl	8008c1a <USB_HC_Halt>
 8004ae4:	e075      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	015a      	lsls	r2, r3, #5
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	4413      	add	r3, r2
 8004aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004af8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004afc:	d134      	bne.n	8004b68 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	015a      	lsls	r2, r3, #5
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4413      	add	r3, r2
 8004b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	0151      	lsls	r1, r2, #5
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	440a      	add	r2, r1
 8004b14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b18:	f043 0302 	orr.w	r3, r3, #2
 8004b1c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	212c      	movs	r1, #44	; 0x2c
 8004b24:	fb01 f303 	mul.w	r3, r1, r3
 8004b28:	4413      	add	r3, r2
 8004b2a:	3361      	adds	r3, #97	; 0x61
 8004b2c:	2208      	movs	r2, #8
 8004b2e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	2310      	movs	r3, #16
 8004b40:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	015a      	lsls	r2, r3, #5
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	4413      	add	r3, r2
 8004b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b54:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	4611      	mov	r1, r2
 8004b60:	4618      	mov	r0, r3
 8004b62:	f004 f85a 	bl	8008c1a <USB_HC_Halt>
 8004b66:	e034      	b.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	015a      	lsls	r2, r3, #5
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	4413      	add	r3, r2
 8004b70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7a:	2b80      	cmp	r3, #128	; 0x80
 8004b7c:	d129      	bne.n	8004bd2 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	015a      	lsls	r2, r3, #5
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4413      	add	r3, r2
 8004b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	0151      	lsls	r1, r2, #5
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	440a      	add	r2, r1
 8004b94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b98:	f043 0302 	orr.w	r3, r3, #2
 8004b9c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	212c      	movs	r1, #44	; 0x2c
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	4413      	add	r3, r2
 8004baa:	3361      	adds	r3, #97	; 0x61
 8004bac:	2206      	movs	r2, #6
 8004bae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	b2d2      	uxtb	r2, r2
 8004bb8:	4611      	mov	r1, r2
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f004 f82d 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	015a      	lsls	r2, r3, #5
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bcc:	461a      	mov	r2, r3
 8004bce:	2380      	movs	r3, #128	; 0x80
 8004bd0:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004be8:	d122      	bne.n	8004c30 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	015a      	lsls	r2, r3, #5
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	0151      	lsls	r1, r2, #5
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	440a      	add	r2, r1
 8004c00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c04:	f043 0302 	orr.w	r3, r3, #2
 8004c08:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	4611      	mov	r1, r2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f004 f800 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	015a      	lsls	r2, r3, #5
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	4413      	add	r3, r2
 8004c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c26:	461a      	mov	r2, r3
 8004c28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c2c:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004c2e:	e2ba      	b.n	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	015a      	lsls	r2, r3, #5
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	4413      	add	r3, r2
 8004c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	f040 811b 	bne.w	8004e7e <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d019      	beq.n	8004c84 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	212c      	movs	r1, #44	; 0x2c
 8004c56:	fb01 f303 	mul.w	r3, r1, r3
 8004c5a:	4413      	add	r3, r2
 8004c5c:	3348      	adds	r3, #72	; 0x48
 8004c5e:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	0159      	lsls	r1, r3, #5
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	440b      	add	r3, r1
 8004c68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004c72:	1ad2      	subs	r2, r2, r3
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	202c      	movs	r0, #44	; 0x2c
 8004c7a:	fb00 f303 	mul.w	r3, r0, r3
 8004c7e:	440b      	add	r3, r1
 8004c80:	3350      	adds	r3, #80	; 0x50
 8004c82:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	212c      	movs	r1, #44	; 0x2c
 8004c8a:	fb01 f303 	mul.w	r3, r1, r3
 8004c8e:	4413      	add	r3, r2
 8004c90:	3361      	adds	r3, #97	; 0x61
 8004c92:	2201      	movs	r2, #1
 8004c94:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	212c      	movs	r1, #44	; 0x2c
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	4413      	add	r3, r2
 8004ca2:	335c      	adds	r3, #92	; 0x5c
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	212c      	movs	r1, #44	; 0x2c
 8004cc0:	fb01 f303 	mul.w	r3, r1, r3
 8004cc4:	4413      	add	r3, r2
 8004cc6:	333f      	adds	r3, #63	; 0x3f
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d009      	beq.n	8004ce2 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	212c      	movs	r1, #44	; 0x2c
 8004cd4:	fb01 f303 	mul.w	r3, r1, r3
 8004cd8:	4413      	add	r3, r2
 8004cda:	333f      	adds	r3, #63	; 0x3f
 8004cdc:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d121      	bne.n	8004d26 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	015a      	lsls	r2, r3, #5
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4413      	add	r3, r2
 8004cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	0151      	lsls	r1, r2, #5
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	440a      	add	r2, r1
 8004cf8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004cfc:	f043 0302 	orr.w	r3, r3, #2
 8004d00:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	b2d2      	uxtb	r2, r2
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f003 ff84 	bl	8008c1a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d1e:	461a      	mov	r2, r3
 8004d20:	2310      	movs	r3, #16
 8004d22:	6093      	str	r3, [r2, #8]
 8004d24:	e066      	b.n	8004df4 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	212c      	movs	r1, #44	; 0x2c
 8004d2c:	fb01 f303 	mul.w	r3, r1, r3
 8004d30:	4413      	add	r3, r2
 8004d32:	333f      	adds	r3, #63	; 0x3f
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d127      	bne.n	8004d8a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d58:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	212c      	movs	r1, #44	; 0x2c
 8004d60:	fb01 f303 	mul.w	r3, r1, r3
 8004d64:	4413      	add	r3, r2
 8004d66:	3360      	adds	r3, #96	; 0x60
 8004d68:	2201      	movs	r2, #1
 8004d6a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	b2d9      	uxtb	r1, r3
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	202c      	movs	r0, #44	; 0x2c
 8004d76:	fb00 f303 	mul.w	r3, r0, r3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	3360      	adds	r3, #96	; 0x60
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	461a      	mov	r2, r3
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f008 fdf2 	bl	800d96c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004d88:	e034      	b.n	8004df4 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	212c      	movs	r1, #44	; 0x2c
 8004d90:	fb01 f303 	mul.w	r3, r1, r3
 8004d94:	4413      	add	r3, r2
 8004d96:	333f      	adds	r3, #63	; 0x3f
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d12a      	bne.n	8004df4 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	212c      	movs	r1, #44	; 0x2c
 8004da4:	fb01 f303 	mul.w	r3, r1, r3
 8004da8:	4413      	add	r3, r2
 8004daa:	3360      	adds	r3, #96	; 0x60
 8004dac:	2201      	movs	r2, #1
 8004dae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	212c      	movs	r1, #44	; 0x2c
 8004db6:	fb01 f303 	mul.w	r3, r1, r3
 8004dba:	4413      	add	r3, r2
 8004dbc:	3354      	adds	r3, #84	; 0x54
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	f083 0301 	eor.w	r3, r3, #1
 8004dc4:	b2d8      	uxtb	r0, r3
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	212c      	movs	r1, #44	; 0x2c
 8004dcc:	fb01 f303 	mul.w	r3, r1, r3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3354      	adds	r3, #84	; 0x54
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	b2d9      	uxtb	r1, r3
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	202c      	movs	r0, #44	; 0x2c
 8004de2:	fb00 f303 	mul.w	r3, r0, r3
 8004de6:	4413      	add	r3, r2
 8004de8:	3360      	adds	r3, #96	; 0x60
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	461a      	mov	r2, r3
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f008 fdbc 	bl	800d96c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d12b      	bne.n	8004e54 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	212c      	movs	r1, #44	; 0x2c
 8004e02:	fb01 f303 	mul.w	r3, r1, r3
 8004e06:	4413      	add	r3, r2
 8004e08:	3348      	adds	r3, #72	; 0x48
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	202c      	movs	r0, #44	; 0x2c
 8004e12:	fb00 f202 	mul.w	r2, r0, r2
 8004e16:	440a      	add	r2, r1
 8004e18:	3240      	adds	r2, #64	; 0x40
 8004e1a:	8812      	ldrh	r2, [r2, #0]
 8004e1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 81be 	beq.w	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	212c      	movs	r1, #44	; 0x2c
 8004e30:	fb01 f303 	mul.w	r3, r1, r3
 8004e34:	4413      	add	r3, r2
 8004e36:	3354      	adds	r3, #84	; 0x54
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	f083 0301 	eor.w	r3, r3, #1
 8004e3e:	b2d8      	uxtb	r0, r3
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	212c      	movs	r1, #44	; 0x2c
 8004e46:	fb01 f303 	mul.w	r3, r1, r3
 8004e4a:	4413      	add	r3, r2
 8004e4c:	3354      	adds	r3, #84	; 0x54
 8004e4e:	4602      	mov	r2, r0
 8004e50:	701a      	strb	r2, [r3, #0]
}
 8004e52:	e1a8      	b.n	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	212c      	movs	r1, #44	; 0x2c
 8004e5a:	fb01 f303 	mul.w	r3, r1, r3
 8004e5e:	4413      	add	r3, r2
 8004e60:	3354      	adds	r3, #84	; 0x54
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	f083 0301 	eor.w	r3, r3, #1
 8004e68:	b2d8      	uxtb	r0, r3
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	212c      	movs	r1, #44	; 0x2c
 8004e70:	fb01 f303 	mul.w	r3, r1, r3
 8004e74:	4413      	add	r3, r2
 8004e76:	3354      	adds	r3, #84	; 0x54
 8004e78:	4602      	mov	r2, r0
 8004e7a:	701a      	strb	r2, [r3, #0]
}
 8004e7c:	e193      	b.n	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	015a      	lsls	r2, r3, #5
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	4413      	add	r3, r2
 8004e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	f040 8106 	bne.w	80050a2 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	0151      	lsls	r1, r2, #5
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	440a      	add	r2, r1
 8004eac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004eb0:	f023 0302 	bic.w	r3, r3, #2
 8004eb4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	212c      	movs	r1, #44	; 0x2c
 8004ebc:	fb01 f303 	mul.w	r3, r1, r3
 8004ec0:	4413      	add	r3, r2
 8004ec2:	3361      	adds	r3, #97	; 0x61
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d109      	bne.n	8004ede <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	212c      	movs	r1, #44	; 0x2c
 8004ed0:	fb01 f303 	mul.w	r3, r1, r3
 8004ed4:	4413      	add	r3, r2
 8004ed6:	3360      	adds	r3, #96	; 0x60
 8004ed8:	2201      	movs	r2, #1
 8004eda:	701a      	strb	r2, [r3, #0]
 8004edc:	e0c9      	b.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	212c      	movs	r1, #44	; 0x2c
 8004ee4:	fb01 f303 	mul.w	r3, r1, r3
 8004ee8:	4413      	add	r3, r2
 8004eea:	3361      	adds	r3, #97	; 0x61
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	2b05      	cmp	r3, #5
 8004ef0:	d109      	bne.n	8004f06 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	212c      	movs	r1, #44	; 0x2c
 8004ef8:	fb01 f303 	mul.w	r3, r1, r3
 8004efc:	4413      	add	r3, r2
 8004efe:	3360      	adds	r3, #96	; 0x60
 8004f00:	2205      	movs	r2, #5
 8004f02:	701a      	strb	r2, [r3, #0]
 8004f04:	e0b5      	b.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	212c      	movs	r1, #44	; 0x2c
 8004f0c:	fb01 f303 	mul.w	r3, r1, r3
 8004f10:	4413      	add	r3, r2
 8004f12:	3361      	adds	r3, #97	; 0x61
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	2b06      	cmp	r3, #6
 8004f18:	d009      	beq.n	8004f2e <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	212c      	movs	r1, #44	; 0x2c
 8004f20:	fb01 f303 	mul.w	r3, r1, r3
 8004f24:	4413      	add	r3, r2
 8004f26:	3361      	adds	r3, #97	; 0x61
 8004f28:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d150      	bne.n	8004fd0 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	212c      	movs	r1, #44	; 0x2c
 8004f34:	fb01 f303 	mul.w	r3, r1, r3
 8004f38:	4413      	add	r3, r2
 8004f3a:	335c      	adds	r3, #92	; 0x5c
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	6879      	ldr	r1, [r7, #4]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	202c      	movs	r0, #44	; 0x2c
 8004f46:	fb00 f303 	mul.w	r3, r0, r3
 8004f4a:	440b      	add	r3, r1
 8004f4c:	335c      	adds	r3, #92	; 0x5c
 8004f4e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	212c      	movs	r1, #44	; 0x2c
 8004f56:	fb01 f303 	mul.w	r3, r1, r3
 8004f5a:	4413      	add	r3, r2
 8004f5c:	335c      	adds	r3, #92	; 0x5c
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d912      	bls.n	8004f8a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	212c      	movs	r1, #44	; 0x2c
 8004f6a:	fb01 f303 	mul.w	r3, r1, r3
 8004f6e:	4413      	add	r3, r2
 8004f70:	335c      	adds	r3, #92	; 0x5c
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	212c      	movs	r1, #44	; 0x2c
 8004f7c:	fb01 f303 	mul.w	r3, r1, r3
 8004f80:	4413      	add	r3, r2
 8004f82:	3360      	adds	r3, #96	; 0x60
 8004f84:	2204      	movs	r2, #4
 8004f86:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004f88:	e073      	b.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	212c      	movs	r1, #44	; 0x2c
 8004f90:	fb01 f303 	mul.w	r3, r1, r3
 8004f94:	4413      	add	r3, r2
 8004f96:	3360      	adds	r3, #96	; 0x60
 8004f98:	2202      	movs	r2, #2
 8004f9a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	015a      	lsls	r2, r3, #5
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004fb2:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fba:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	015a      	lsls	r2, r3, #5
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fc8:	461a      	mov	r2, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004fce:	e050      	b.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	212c      	movs	r1, #44	; 0x2c
 8004fd6:	fb01 f303 	mul.w	r3, r1, r3
 8004fda:	4413      	add	r3, r2
 8004fdc:	3361      	adds	r3, #97	; 0x61
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b03      	cmp	r3, #3
 8004fe2:	d122      	bne.n	800502a <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	212c      	movs	r1, #44	; 0x2c
 8004fea:	fb01 f303 	mul.w	r3, r1, r3
 8004fee:	4413      	add	r3, r2
 8004ff0:	3360      	adds	r3, #96	; 0x60
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800500c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005014:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4413      	add	r3, r2
 800501e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005022:	461a      	mov	r2, r3
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	6013      	str	r3, [r2, #0]
 8005028:	e023      	b.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	212c      	movs	r1, #44	; 0x2c
 8005030:	fb01 f303 	mul.w	r3, r1, r3
 8005034:	4413      	add	r3, r2
 8005036:	3361      	adds	r3, #97	; 0x61
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	2b07      	cmp	r3, #7
 800503c:	d119      	bne.n	8005072 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	212c      	movs	r1, #44	; 0x2c
 8005044:	fb01 f303 	mul.w	r3, r1, r3
 8005048:	4413      	add	r3, r2
 800504a:	335c      	adds	r3, #92	; 0x5c
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	202c      	movs	r0, #44	; 0x2c
 8005056:	fb00 f303 	mul.w	r3, r0, r3
 800505a:	440b      	add	r3, r1
 800505c:	335c      	adds	r3, #92	; 0x5c
 800505e:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	212c      	movs	r1, #44	; 0x2c
 8005066:	fb01 f303 	mul.w	r3, r1, r3
 800506a:	4413      	add	r3, r2
 800506c:	3360      	adds	r3, #96	; 0x60
 800506e:	2204      	movs	r2, #4
 8005070:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	4413      	add	r3, r2
 800507a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800507e:	461a      	mov	r2, r3
 8005080:	2302      	movs	r3, #2
 8005082:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	b2d9      	uxtb	r1, r3
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	202c      	movs	r0, #44	; 0x2c
 800508e:	fb00 f303 	mul.w	r3, r0, r3
 8005092:	4413      	add	r3, r2
 8005094:	3360      	adds	r3, #96	; 0x60
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	461a      	mov	r2, r3
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f008 fc66 	bl	800d96c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80050a0:	e081      	b.n	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0310 	and.w	r3, r3, #16
 80050b4:	2b10      	cmp	r3, #16
 80050b6:	d176      	bne.n	80051a6 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	212c      	movs	r1, #44	; 0x2c
 80050be:	fb01 f303 	mul.w	r3, r1, r3
 80050c2:	4413      	add	r3, r2
 80050c4:	333f      	adds	r3, #63	; 0x3f
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	2b03      	cmp	r3, #3
 80050ca:	d121      	bne.n	8005110 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	212c      	movs	r1, #44	; 0x2c
 80050d2:	fb01 f303 	mul.w	r3, r1, r3
 80050d6:	4413      	add	r3, r2
 80050d8:	335c      	adds	r3, #92	; 0x5c
 80050da:	2200      	movs	r2, #0
 80050dc:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	015a      	lsls	r2, r3, #5
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	4413      	add	r3, r2
 80050e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	0151      	lsls	r1, r2, #5
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	440a      	add	r2, r1
 80050f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050f8:	f043 0302 	orr.w	r3, r3, #2
 80050fc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	4611      	mov	r1, r2
 8005108:	4618      	mov	r0, r3
 800510a:	f003 fd86 	bl	8008c1a <USB_HC_Halt>
 800510e:	e041      	b.n	8005194 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	212c      	movs	r1, #44	; 0x2c
 8005116:	fb01 f303 	mul.w	r3, r1, r3
 800511a:	4413      	add	r3, r2
 800511c:	333f      	adds	r3, #63	; 0x3f
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d009      	beq.n	8005138 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	212c      	movs	r1, #44	; 0x2c
 800512a:	fb01 f303 	mul.w	r3, r1, r3
 800512e:	4413      	add	r3, r2
 8005130:	333f      	adds	r3, #63	; 0x3f
 8005132:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005134:	2b02      	cmp	r3, #2
 8005136:	d12d      	bne.n	8005194 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	212c      	movs	r1, #44	; 0x2c
 800513e:	fb01 f303 	mul.w	r3, r1, r3
 8005142:	4413      	add	r3, r2
 8005144:	335c      	adds	r3, #92	; 0x5c
 8005146:	2200      	movs	r2, #0
 8005148:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d120      	bne.n	8005194 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	212c      	movs	r1, #44	; 0x2c
 8005158:	fb01 f303 	mul.w	r3, r1, r3
 800515c:	4413      	add	r3, r2
 800515e:	3361      	adds	r3, #97	; 0x61
 8005160:	2203      	movs	r2, #3
 8005162:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	015a      	lsls	r2, r3, #5
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	4413      	add	r3, r2
 800516c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	0151      	lsls	r1, r2, #5
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	440a      	add	r2, r1
 800517a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800517e:	f043 0302 	orr.w	r3, r3, #2
 8005182:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	b2d2      	uxtb	r2, r2
 800518c:	4611      	mov	r1, r2
 800518e:	4618      	mov	r0, r3
 8005190:	f003 fd43 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a0:	461a      	mov	r2, r3
 80051a2:	2310      	movs	r3, #16
 80051a4:	6093      	str	r3, [r2, #8]
}
 80051a6:	bf00      	nop
 80051a8:	3718      	adds	r7, #24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b088      	sub	sp, #32
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	460b      	mov	r3, r1
 80051b8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80051c4:	78fb      	ldrb	r3, [r7, #3]
 80051c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	015a      	lsls	r2, r3, #5
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	4413      	add	r3, r2
 80051d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 0304 	and.w	r3, r3, #4
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d119      	bne.n	8005212 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	015a      	lsls	r2, r3, #5
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	4413      	add	r3, r2
 80051e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ea:	461a      	mov	r2, r3
 80051ec:	2304      	movs	r3, #4
 80051ee:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	0151      	lsls	r1, r2, #5
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	440a      	add	r2, r1
 8005206:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800520a:	f043 0302 	orr.w	r3, r3, #2
 800520e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005210:	e3ca      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	015a      	lsls	r2, r3, #5
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	4413      	add	r3, r2
 800521a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 0320 	and.w	r3, r3, #32
 8005224:	2b20      	cmp	r3, #32
 8005226:	d13e      	bne.n	80052a6 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	4413      	add	r3, r2
 8005230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005234:	461a      	mov	r2, r3
 8005236:	2320      	movs	r3, #32
 8005238:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	212c      	movs	r1, #44	; 0x2c
 8005240:	fb01 f303 	mul.w	r3, r1, r3
 8005244:	4413      	add	r3, r2
 8005246:	333d      	adds	r3, #61	; 0x3d
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	2b01      	cmp	r3, #1
 800524c:	f040 83ac 	bne.w	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	212c      	movs	r1, #44	; 0x2c
 8005256:	fb01 f303 	mul.w	r3, r1, r3
 800525a:	4413      	add	r3, r2
 800525c:	333d      	adds	r3, #61	; 0x3d
 800525e:	2200      	movs	r2, #0
 8005260:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	212c      	movs	r1, #44	; 0x2c
 8005268:	fb01 f303 	mul.w	r3, r1, r3
 800526c:	4413      	add	r3, r2
 800526e:	3360      	adds	r3, #96	; 0x60
 8005270:	2202      	movs	r2, #2
 8005272:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	015a      	lsls	r2, r3, #5
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	4413      	add	r3, r2
 800527c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	0151      	lsls	r1, r2, #5
 8005286:	69ba      	ldr	r2, [r7, #24]
 8005288:	440a      	add	r2, r1
 800528a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800528e:	f043 0302 	orr.w	r3, r3, #2
 8005292:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	b2d2      	uxtb	r2, r2
 800529c:	4611      	mov	r1, r2
 800529e:	4618      	mov	r0, r3
 80052a0:	f003 fcbb 	bl	8008c1a <USB_HC_Halt>
}
 80052a4:	e380      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	015a      	lsls	r2, r3, #5
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	4413      	add	r3, r2
 80052ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052bc:	d122      	bne.n	8005304 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	015a      	lsls	r2, r3, #5
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	4413      	add	r3, r2
 80052c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	0151      	lsls	r1, r2, #5
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	440a      	add	r2, r1
 80052d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052d8:	f043 0302 	orr.w	r3, r3, #2
 80052dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	4611      	mov	r1, r2
 80052e8:	4618      	mov	r0, r3
 80052ea:	f003 fc96 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	015a      	lsls	r2, r3, #5
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	4413      	add	r3, r2
 80052f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052fa:	461a      	mov	r2, r3
 80052fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005300:	6093      	str	r3, [r2, #8]
}
 8005302:	e351      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	015a      	lsls	r2, r3, #5
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	4413      	add	r3, r2
 800530c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b01      	cmp	r3, #1
 8005318:	d150      	bne.n	80053bc <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	212c      	movs	r1, #44	; 0x2c
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	4413      	add	r3, r2
 8005326:	335c      	adds	r3, #92	; 0x5c
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	4413      	add	r3, r2
 8005334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533e:	2b40      	cmp	r3, #64	; 0x40
 8005340:	d111      	bne.n	8005366 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	212c      	movs	r1, #44	; 0x2c
 8005348:	fb01 f303 	mul.w	r3, r1, r3
 800534c:	4413      	add	r3, r2
 800534e:	333d      	adds	r3, #61	; 0x3d
 8005350:	2201      	movs	r2, #1
 8005352:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	4413      	add	r3, r2
 800535c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005360:	461a      	mov	r2, r3
 8005362:	2340      	movs	r3, #64	; 0x40
 8005364:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	015a      	lsls	r2, r3, #5
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	4413      	add	r3, r2
 800536e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	0151      	lsls	r1, r2, #5
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	440a      	add	r2, r1
 800537c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005380:	f043 0302 	orr.w	r3, r3, #2
 8005384:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	b2d2      	uxtb	r2, r2
 800538e:	4611      	mov	r1, r2
 8005390:	4618      	mov	r0, r3
 8005392:	f003 fc42 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	4413      	add	r3, r2
 800539e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a2:	461a      	mov	r2, r3
 80053a4:	2301      	movs	r3, #1
 80053a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	212c      	movs	r1, #44	; 0x2c
 80053ae:	fb01 f303 	mul.w	r3, r1, r3
 80053b2:	4413      	add	r3, r2
 80053b4:	3361      	adds	r3, #97	; 0x61
 80053b6:	2201      	movs	r2, #1
 80053b8:	701a      	strb	r2, [r3, #0]
}
 80053ba:	e2f5      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	015a      	lsls	r2, r3, #5
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	4413      	add	r3, r2
 80053c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ce:	2b40      	cmp	r3, #64	; 0x40
 80053d0:	d13c      	bne.n	800544c <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	212c      	movs	r1, #44	; 0x2c
 80053d8:	fb01 f303 	mul.w	r3, r1, r3
 80053dc:	4413      	add	r3, r2
 80053de:	3361      	adds	r3, #97	; 0x61
 80053e0:	2204      	movs	r2, #4
 80053e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	212c      	movs	r1, #44	; 0x2c
 80053ea:	fb01 f303 	mul.w	r3, r1, r3
 80053ee:	4413      	add	r3, r2
 80053f0:	333d      	adds	r3, #61	; 0x3d
 80053f2:	2201      	movs	r2, #1
 80053f4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	212c      	movs	r1, #44	; 0x2c
 80053fc:	fb01 f303 	mul.w	r3, r1, r3
 8005400:	4413      	add	r3, r2
 8005402:	335c      	adds	r3, #92	; 0x5c
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	4413      	add	r3, r2
 8005410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	0151      	lsls	r1, r2, #5
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	440a      	add	r2, r1
 800541e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005422:	f043 0302 	orr.w	r3, r3, #2
 8005426:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	4611      	mov	r1, r2
 8005432:	4618      	mov	r0, r3
 8005434:	f003 fbf1 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	4413      	add	r3, r2
 8005440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005444:	461a      	mov	r2, r3
 8005446:	2340      	movs	r3, #64	; 0x40
 8005448:	6093      	str	r3, [r2, #8]
}
 800544a:	e2ad      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	015a      	lsls	r2, r3, #5
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	4413      	add	r3, r2
 8005454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b08      	cmp	r3, #8
 8005460:	d12a      	bne.n	80054b8 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	015a      	lsls	r2, r3, #5
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	4413      	add	r3, r2
 800546a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800546e:	461a      	mov	r2, r3
 8005470:	2308      	movs	r3, #8
 8005472:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	015a      	lsls	r2, r3, #5
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	4413      	add	r3, r2
 800547c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	0151      	lsls	r1, r2, #5
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	440a      	add	r2, r1
 800548a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800548e:	f043 0302 	orr.w	r3, r3, #2
 8005492:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	b2d2      	uxtb	r2, r2
 800549c:	4611      	mov	r1, r2
 800549e:	4618      	mov	r0, r3
 80054a0:	f003 fbbb 	bl	8008c1a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	212c      	movs	r1, #44	; 0x2c
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	3361      	adds	r3, #97	; 0x61
 80054b2:	2205      	movs	r2, #5
 80054b4:	701a      	strb	r2, [r3, #0]
}
 80054b6:	e277      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	015a      	lsls	r2, r3, #5
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	4413      	add	r3, r2
 80054c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f003 0310 	and.w	r3, r3, #16
 80054ca:	2b10      	cmp	r3, #16
 80054cc:	d150      	bne.n	8005570 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	212c      	movs	r1, #44	; 0x2c
 80054d4:	fb01 f303 	mul.w	r3, r1, r3
 80054d8:	4413      	add	r3, r2
 80054da:	335c      	adds	r3, #92	; 0x5c
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	212c      	movs	r1, #44	; 0x2c
 80054e6:	fb01 f303 	mul.w	r3, r1, r3
 80054ea:	4413      	add	r3, r2
 80054ec:	3361      	adds	r3, #97	; 0x61
 80054ee:	2203      	movs	r2, #3
 80054f0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	212c      	movs	r1, #44	; 0x2c
 80054f8:	fb01 f303 	mul.w	r3, r1, r3
 80054fc:	4413      	add	r3, r2
 80054fe:	333d      	adds	r3, #61	; 0x3d
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d112      	bne.n	800552c <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	212c      	movs	r1, #44	; 0x2c
 800550c:	fb01 f303 	mul.w	r3, r1, r3
 8005510:	4413      	add	r3, r2
 8005512:	333c      	adds	r3, #60	; 0x3c
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d108      	bne.n	800552c <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	212c      	movs	r1, #44	; 0x2c
 8005520:	fb01 f303 	mul.w	r3, r1, r3
 8005524:	4413      	add	r3, r2
 8005526:	333d      	adds	r3, #61	; 0x3d
 8005528:	2201      	movs	r2, #1
 800552a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	4413      	add	r3, r2
 8005534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	0151      	lsls	r1, r2, #5
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	440a      	add	r2, r1
 8005542:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005546:	f043 0302 	orr.w	r3, r3, #2
 800554a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	b2d2      	uxtb	r2, r2
 8005554:	4611      	mov	r1, r2
 8005556:	4618      	mov	r0, r3
 8005558:	f003 fb5f 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	015a      	lsls	r2, r3, #5
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	4413      	add	r3, r2
 8005564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005568:	461a      	mov	r2, r3
 800556a:	2310      	movs	r3, #16
 800556c:	6093      	str	r3, [r2, #8]
}
 800556e:	e21b      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	015a      	lsls	r2, r3, #5
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	4413      	add	r3, r2
 8005578:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005582:	2b80      	cmp	r3, #128	; 0x80
 8005584:	d174      	bne.n	8005670 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d121      	bne.n	80055d2 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	212c      	movs	r1, #44	; 0x2c
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	4413      	add	r3, r2
 800559a:	3361      	adds	r3, #97	; 0x61
 800559c:	2206      	movs	r2, #6
 800559e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	0151      	lsls	r1, r2, #5
 80055b2:	69ba      	ldr	r2, [r7, #24]
 80055b4:	440a      	add	r2, r1
 80055b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055ba:	f043 0302 	orr.w	r3, r3, #2
 80055be:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	4611      	mov	r1, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	f003 fb25 	bl	8008c1a <USB_HC_Halt>
 80055d0:	e044      	b.n	800565c <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	212c      	movs	r1, #44	; 0x2c
 80055d8:	fb01 f303 	mul.w	r3, r1, r3
 80055dc:	4413      	add	r3, r2
 80055de:	335c      	adds	r3, #92	; 0x5c
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	202c      	movs	r0, #44	; 0x2c
 80055ea:	fb00 f303 	mul.w	r3, r0, r3
 80055ee:	440b      	add	r3, r1
 80055f0:	335c      	adds	r3, #92	; 0x5c
 80055f2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	212c      	movs	r1, #44	; 0x2c
 80055fa:	fb01 f303 	mul.w	r3, r1, r3
 80055fe:	4413      	add	r3, r2
 8005600:	335c      	adds	r3, #92	; 0x5c
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b02      	cmp	r3, #2
 8005606:	d920      	bls.n	800564a <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	212c      	movs	r1, #44	; 0x2c
 800560e:	fb01 f303 	mul.w	r3, r1, r3
 8005612:	4413      	add	r3, r2
 8005614:	335c      	adds	r3, #92	; 0x5c
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	212c      	movs	r1, #44	; 0x2c
 8005620:	fb01 f303 	mul.w	r3, r1, r3
 8005624:	4413      	add	r3, r2
 8005626:	3360      	adds	r3, #96	; 0x60
 8005628:	2204      	movs	r2, #4
 800562a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	b2d9      	uxtb	r1, r3
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	202c      	movs	r0, #44	; 0x2c
 8005636:	fb00 f303 	mul.w	r3, r0, r3
 800563a:	4413      	add	r3, r2
 800563c:	3360      	adds	r3, #96	; 0x60
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	461a      	mov	r2, r3
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f008 f992 	bl	800d96c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005648:	e008      	b.n	800565c <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	212c      	movs	r1, #44	; 0x2c
 8005650:	fb01 f303 	mul.w	r3, r1, r3
 8005654:	4413      	add	r3, r2
 8005656:	3360      	adds	r3, #96	; 0x60
 8005658:	2202      	movs	r2, #2
 800565a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	4413      	add	r3, r2
 8005664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005668:	461a      	mov	r2, r3
 800566a:	2380      	movs	r3, #128	; 0x80
 800566c:	6093      	str	r3, [r2, #8]
}
 800566e:	e19b      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	4413      	add	r3, r2
 8005678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005686:	d134      	bne.n	80056f2 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	015a      	lsls	r2, r3, #5
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	4413      	add	r3, r2
 8005690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	0151      	lsls	r1, r2, #5
 800569a:	69ba      	ldr	r2, [r7, #24]
 800569c:	440a      	add	r2, r1
 800569e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056a2:	f043 0302 	orr.w	r3, r3, #2
 80056a6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	4611      	mov	r1, r2
 80056b2:	4618      	mov	r0, r3
 80056b4:	f003 fab1 	bl	8008c1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c4:	461a      	mov	r2, r3
 80056c6:	2310      	movs	r3, #16
 80056c8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	015a      	lsls	r2, r3, #5
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	4413      	add	r3, r2
 80056d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056d6:	461a      	mov	r2, r3
 80056d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	212c      	movs	r1, #44	; 0x2c
 80056e4:	fb01 f303 	mul.w	r3, r1, r3
 80056e8:	4413      	add	r3, r2
 80056ea:	3361      	adds	r3, #97	; 0x61
 80056ec:	2208      	movs	r2, #8
 80056ee:	701a      	strb	r2, [r3, #0]
}
 80056f0:	e15a      	b.n	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	015a      	lsls	r2, r3, #5
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	4413      	add	r3, r2
 80056fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	2b02      	cmp	r3, #2
 8005706:	f040 814f 	bne.w	80059a8 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	4413      	add	r3, r2
 8005712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	0151      	lsls	r1, r2, #5
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	440a      	add	r2, r1
 8005720:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005724:	f023 0302 	bic.w	r3, r3, #2
 8005728:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	212c      	movs	r1, #44	; 0x2c
 8005730:	fb01 f303 	mul.w	r3, r1, r3
 8005734:	4413      	add	r3, r2
 8005736:	3361      	adds	r3, #97	; 0x61
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d17d      	bne.n	800583a <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	212c      	movs	r1, #44	; 0x2c
 8005744:	fb01 f303 	mul.w	r3, r1, r3
 8005748:	4413      	add	r3, r2
 800574a:	3360      	adds	r3, #96	; 0x60
 800574c:	2201      	movs	r2, #1
 800574e:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	212c      	movs	r1, #44	; 0x2c
 8005756:	fb01 f303 	mul.w	r3, r1, r3
 800575a:	4413      	add	r3, r2
 800575c:	333f      	adds	r3, #63	; 0x3f
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	2b02      	cmp	r3, #2
 8005762:	d00a      	beq.n	800577a <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	212c      	movs	r1, #44	; 0x2c
 800576a:	fb01 f303 	mul.w	r3, r1, r3
 800576e:	4413      	add	r3, r2
 8005770:	333f      	adds	r3, #63	; 0x3f
 8005772:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005774:	2b03      	cmp	r3, #3
 8005776:	f040 8100 	bne.w	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d113      	bne.n	80057aa <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	212c      	movs	r1, #44	; 0x2c
 8005788:	fb01 f303 	mul.w	r3, r1, r3
 800578c:	4413      	add	r3, r2
 800578e:	3355      	adds	r3, #85	; 0x55
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	f083 0301 	eor.w	r3, r3, #1
 8005796:	b2d8      	uxtb	r0, r3
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	212c      	movs	r1, #44	; 0x2c
 800579e:	fb01 f303 	mul.w	r3, r1, r3
 80057a2:	4413      	add	r3, r2
 80057a4:	3355      	adds	r3, #85	; 0x55
 80057a6:	4602      	mov	r2, r0
 80057a8:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	f040 80e3 	bne.w	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	212c      	movs	r1, #44	; 0x2c
 80057ba:	fb01 f303 	mul.w	r3, r1, r3
 80057be:	4413      	add	r3, r2
 80057c0:	334c      	adds	r3, #76	; 0x4c
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 80d8 	beq.w	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	212c      	movs	r1, #44	; 0x2c
 80057d0:	fb01 f303 	mul.w	r3, r1, r3
 80057d4:	4413      	add	r3, r2
 80057d6:	334c      	adds	r3, #76	; 0x4c
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	202c      	movs	r0, #44	; 0x2c
 80057e0:	fb00 f202 	mul.w	r2, r0, r2
 80057e4:	440a      	add	r2, r1
 80057e6:	3240      	adds	r2, #64	; 0x40
 80057e8:	8812      	ldrh	r2, [r2, #0]
 80057ea:	4413      	add	r3, r2
 80057ec:	3b01      	subs	r3, #1
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	202c      	movs	r0, #44	; 0x2c
 80057f4:	fb00 f202 	mul.w	r2, r0, r2
 80057f8:	440a      	add	r2, r1
 80057fa:	3240      	adds	r2, #64	; 0x40
 80057fc:	8812      	ldrh	r2, [r2, #0]
 80057fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005802:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 80b5 	beq.w	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	212c      	movs	r1, #44	; 0x2c
 8005816:	fb01 f303 	mul.w	r3, r1, r3
 800581a:	4413      	add	r3, r2
 800581c:	3355      	adds	r3, #85	; 0x55
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	f083 0301 	eor.w	r3, r3, #1
 8005824:	b2d8      	uxtb	r0, r3
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	212c      	movs	r1, #44	; 0x2c
 800582c:	fb01 f303 	mul.w	r3, r1, r3
 8005830:	4413      	add	r3, r2
 8005832:	3355      	adds	r3, #85	; 0x55
 8005834:	4602      	mov	r2, r0
 8005836:	701a      	strb	r2, [r3, #0]
 8005838:	e09f      	b.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	212c      	movs	r1, #44	; 0x2c
 8005840:	fb01 f303 	mul.w	r3, r1, r3
 8005844:	4413      	add	r3, r2
 8005846:	3361      	adds	r3, #97	; 0x61
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b03      	cmp	r3, #3
 800584c:	d109      	bne.n	8005862 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	212c      	movs	r1, #44	; 0x2c
 8005854:	fb01 f303 	mul.w	r3, r1, r3
 8005858:	4413      	add	r3, r2
 800585a:	3360      	adds	r3, #96	; 0x60
 800585c:	2202      	movs	r2, #2
 800585e:	701a      	strb	r2, [r3, #0]
 8005860:	e08b      	b.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	212c      	movs	r1, #44	; 0x2c
 8005868:	fb01 f303 	mul.w	r3, r1, r3
 800586c:	4413      	add	r3, r2
 800586e:	3361      	adds	r3, #97	; 0x61
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	2b04      	cmp	r3, #4
 8005874:	d109      	bne.n	800588a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	212c      	movs	r1, #44	; 0x2c
 800587c:	fb01 f303 	mul.w	r3, r1, r3
 8005880:	4413      	add	r3, r2
 8005882:	3360      	adds	r3, #96	; 0x60
 8005884:	2202      	movs	r2, #2
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	e077      	b.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	212c      	movs	r1, #44	; 0x2c
 8005890:	fb01 f303 	mul.w	r3, r1, r3
 8005894:	4413      	add	r3, r2
 8005896:	3361      	adds	r3, #97	; 0x61
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	2b05      	cmp	r3, #5
 800589c:	d109      	bne.n	80058b2 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	212c      	movs	r1, #44	; 0x2c
 80058a4:	fb01 f303 	mul.w	r3, r1, r3
 80058a8:	4413      	add	r3, r2
 80058aa:	3360      	adds	r3, #96	; 0x60
 80058ac:	2205      	movs	r2, #5
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	e063      	b.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	212c      	movs	r1, #44	; 0x2c
 80058b8:	fb01 f303 	mul.w	r3, r1, r3
 80058bc:	4413      	add	r3, r2
 80058be:	3361      	adds	r3, #97	; 0x61
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	2b06      	cmp	r3, #6
 80058c4:	d009      	beq.n	80058da <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	212c      	movs	r1, #44	; 0x2c
 80058cc:	fb01 f303 	mul.w	r3, r1, r3
 80058d0:	4413      	add	r3, r2
 80058d2:	3361      	adds	r3, #97	; 0x61
 80058d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	d14f      	bne.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	212c      	movs	r1, #44	; 0x2c
 80058e0:	fb01 f303 	mul.w	r3, r1, r3
 80058e4:	4413      	add	r3, r2
 80058e6:	335c      	adds	r3, #92	; 0x5c
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	1c5a      	adds	r2, r3, #1
 80058ec:	6879      	ldr	r1, [r7, #4]
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	202c      	movs	r0, #44	; 0x2c
 80058f2:	fb00 f303 	mul.w	r3, r0, r3
 80058f6:	440b      	add	r3, r1
 80058f8:	335c      	adds	r3, #92	; 0x5c
 80058fa:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	212c      	movs	r1, #44	; 0x2c
 8005902:	fb01 f303 	mul.w	r3, r1, r3
 8005906:	4413      	add	r3, r2
 8005908:	335c      	adds	r3, #92	; 0x5c
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b02      	cmp	r3, #2
 800590e:	d912      	bls.n	8005936 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	212c      	movs	r1, #44	; 0x2c
 8005916:	fb01 f303 	mul.w	r3, r1, r3
 800591a:	4413      	add	r3, r2
 800591c:	335c      	adds	r3, #92	; 0x5c
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	212c      	movs	r1, #44	; 0x2c
 8005928:	fb01 f303 	mul.w	r3, r1, r3
 800592c:	4413      	add	r3, r2
 800592e:	3360      	adds	r3, #96	; 0x60
 8005930:	2204      	movs	r2, #4
 8005932:	701a      	strb	r2, [r3, #0]
 8005934:	e021      	b.n	800597a <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	212c      	movs	r1, #44	; 0x2c
 800593c:	fb01 f303 	mul.w	r3, r1, r3
 8005940:	4413      	add	r3, r2
 8005942:	3360      	adds	r3, #96	; 0x60
 8005944:	2202      	movs	r2, #2
 8005946:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	015a      	lsls	r2, r3, #5
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	4413      	add	r3, r2
 8005950:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800595e:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005966:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	015a      	lsls	r2, r3, #5
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	4413      	add	r3, r2
 8005970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005974:	461a      	mov	r2, r3
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	4413      	add	r3, r2
 8005982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005986:	461a      	mov	r2, r3
 8005988:	2302      	movs	r3, #2
 800598a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	b2d9      	uxtb	r1, r3
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	202c      	movs	r0, #44	; 0x2c
 8005996:	fb00 f303 	mul.w	r3, r0, r3
 800599a:	4413      	add	r3, r2
 800599c:	3360      	adds	r3, #96	; 0x60
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	461a      	mov	r2, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f007 ffe2 	bl	800d96c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80059a8:	bf00      	nop
 80059aa:	3720      	adds	r7, #32
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b08a      	sub	sp, #40	; 0x28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	f003 030f 	and.w	r3, r3, #15
 80059d0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	0c5b      	lsrs	r3, r3, #17
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	091b      	lsrs	r3, r3, #4
 80059e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059e4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d004      	beq.n	80059f6 <HCD_RXQLVL_IRQHandler+0x46>
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	f000 80a9 	beq.w	8005b46 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80059f4:	e0aa      	b.n	8005b4c <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80a6 	beq.w	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	212c      	movs	r1, #44	; 0x2c
 8005a04:	fb01 f303 	mul.w	r3, r1, r3
 8005a08:	4413      	add	r3, r2
 8005a0a:	3344      	adds	r3, #68	; 0x44
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 809b 	beq.w	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	212c      	movs	r1, #44	; 0x2c
 8005a1a:	fb01 f303 	mul.w	r3, r1, r3
 8005a1e:	4413      	add	r3, r2
 8005a20:	3350      	adds	r3, #80	; 0x50
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	441a      	add	r2, r3
 8005a28:	6879      	ldr	r1, [r7, #4]
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	202c      	movs	r0, #44	; 0x2c
 8005a2e:	fb00 f303 	mul.w	r3, r0, r3
 8005a32:	440b      	add	r3, r1
 8005a34:	334c      	adds	r3, #76	; 0x4c
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d87a      	bhi.n	8005b32 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6818      	ldr	r0, [r3, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	212c      	movs	r1, #44	; 0x2c
 8005a46:	fb01 f303 	mul.w	r3, r1, r3
 8005a4a:	4413      	add	r3, r2
 8005a4c:	3344      	adds	r3, #68	; 0x44
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	b292      	uxth	r2, r2
 8005a54:	4619      	mov	r1, r3
 8005a56:	f002 fc59 	bl	800830c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	212c      	movs	r1, #44	; 0x2c
 8005a60:	fb01 f303 	mul.w	r3, r1, r3
 8005a64:	4413      	add	r3, r2
 8005a66:	3344      	adds	r3, #68	; 0x44
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	441a      	add	r2, r3
 8005a6e:	6879      	ldr	r1, [r7, #4]
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	202c      	movs	r0, #44	; 0x2c
 8005a74:	fb00 f303 	mul.w	r3, r0, r3
 8005a78:	440b      	add	r3, r1
 8005a7a:	3344      	adds	r3, #68	; 0x44
 8005a7c:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	212c      	movs	r1, #44	; 0x2c
 8005a84:	fb01 f303 	mul.w	r3, r1, r3
 8005a88:	4413      	add	r3, r2
 8005a8a:	3350      	adds	r3, #80	; 0x50
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	441a      	add	r2, r3
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	202c      	movs	r0, #44	; 0x2c
 8005a98:	fb00 f303 	mul.w	r3, r0, r3
 8005a9c:	440b      	add	r3, r1
 8005a9e:	3350      	adds	r3, #80	; 0x50
 8005aa0:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	0cdb      	lsrs	r3, r3, #19
 8005ab2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ab6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	212c      	movs	r1, #44	; 0x2c
 8005abe:	fb01 f303 	mul.w	r3, r1, r3
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3340      	adds	r3, #64	; 0x40
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d13c      	bne.n	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d039      	beq.n	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	015a      	lsls	r2, r3, #5
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	4413      	add	r3, r2
 8005ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005aec:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005af4:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	6a3b      	ldr	r3, [r7, #32]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b02:	461a      	mov	r2, r3
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	212c      	movs	r1, #44	; 0x2c
 8005b0e:	fb01 f303 	mul.w	r3, r1, r3
 8005b12:	4413      	add	r3, r2
 8005b14:	3354      	adds	r3, #84	; 0x54
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	f083 0301 	eor.w	r3, r3, #1
 8005b1c:	b2d8      	uxtb	r0, r3
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	212c      	movs	r1, #44	; 0x2c
 8005b24:	fb01 f303 	mul.w	r3, r1, r3
 8005b28:	4413      	add	r3, r2
 8005b2a:	3354      	adds	r3, #84	; 0x54
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	701a      	strb	r2, [r3, #0]
      break;
 8005b30:	e00b      	b.n	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	212c      	movs	r1, #44	; 0x2c
 8005b38:	fb01 f303 	mul.w	r3, r1, r3
 8005b3c:	4413      	add	r3, r2
 8005b3e:	3360      	adds	r3, #96	; 0x60
 8005b40:	2204      	movs	r2, #4
 8005b42:	701a      	strb	r2, [r3, #0]
      break;
 8005b44:	e001      	b.n	8005b4a <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005b46:	bf00      	nop
 8005b48:	e000      	b.n	8005b4c <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005b4a:	bf00      	nop
  }
}
 8005b4c:	bf00      	nop
 8005b4e:	3728      	adds	r7, #40	; 0x28
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005b80:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d10b      	bne.n	8005ba4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d102      	bne.n	8005b9c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f007 fecc 	bl	800d934 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f043 0302 	orr.w	r3, r3, #2
 8005ba2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b08      	cmp	r3, #8
 8005bac:	d132      	bne.n	8005c14 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	f043 0308 	orr.w	r3, r3, #8
 8005bb4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b04      	cmp	r3, #4
 8005bbe:	d126      	bne.n	8005c0e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d113      	bne.n	8005bf0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005bce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005bd2:	d106      	bne.n	8005be2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2102      	movs	r1, #2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f002 fcf6 	bl	80085cc <USB_InitFSLSPClkSel>
 8005be0:	e011      	b.n	8005c06 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2101      	movs	r1, #1
 8005be8:	4618      	mov	r0, r3
 8005bea:	f002 fcef 	bl	80085cc <USB_InitFSLSPClkSel>
 8005bee:	e00a      	b.n	8005c06 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d106      	bne.n	8005c06 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005c04:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f007 fec2 	bl	800d990 <HAL_HCD_PortEnabled_Callback>
 8005c0c:	e002      	b.n	8005c14 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f007 fecc 	bl	800d9ac <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d103      	bne.n	8005c26 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f043 0320 	orr.w	r3, r3, #32
 8005c24:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	6013      	str	r3, [r2, #0]
}
 8005c32:	bf00      	nop
 8005c34:	3718      	adds	r7, #24
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e12b      	b.n	8005ea6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fb fed0 	bl	8001a08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2224      	movs	r2, #36	; 0x24
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ca0:	f001 f9fc 	bl	800709c <HAL_RCC_GetPCLK1Freq>
 8005ca4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	4a81      	ldr	r2, [pc, #516]	; (8005eb0 <HAL_I2C_Init+0x274>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d807      	bhi.n	8005cc0 <HAL_I2C_Init+0x84>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4a80      	ldr	r2, [pc, #512]	; (8005eb4 <HAL_I2C_Init+0x278>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bf94      	ite	ls
 8005cb8:	2301      	movls	r3, #1
 8005cba:	2300      	movhi	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	e006      	b.n	8005cce <HAL_I2C_Init+0x92>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4a7d      	ldr	r2, [pc, #500]	; (8005eb8 <HAL_I2C_Init+0x27c>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	bf94      	ite	ls
 8005cc8:	2301      	movls	r3, #1
 8005cca:	2300      	movhi	r3, #0
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e0e7      	b.n	8005ea6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	4a78      	ldr	r2, [pc, #480]	; (8005ebc <HAL_I2C_Init+0x280>)
 8005cda:	fba2 2303 	umull	r2, r3, r2, r3
 8005cde:	0c9b      	lsrs	r3, r3, #18
 8005ce0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	4a6a      	ldr	r2, [pc, #424]	; (8005eb0 <HAL_I2C_Init+0x274>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d802      	bhi.n	8005d10 <HAL_I2C_Init+0xd4>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	e009      	b.n	8005d24 <HAL_I2C_Init+0xe8>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	4a69      	ldr	r2, [pc, #420]	; (8005ec0 <HAL_I2C_Init+0x284>)
 8005d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d20:	099b      	lsrs	r3, r3, #6
 8005d22:	3301      	adds	r3, #1
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6812      	ldr	r2, [r2, #0]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005d36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	495c      	ldr	r1, [pc, #368]	; (8005eb0 <HAL_I2C_Init+0x274>)
 8005d40:	428b      	cmp	r3, r1
 8005d42:	d819      	bhi.n	8005d78 <HAL_I2C_Init+0x13c>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e59      	subs	r1, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d52:	1c59      	adds	r1, r3, #1
 8005d54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005d58:	400b      	ands	r3, r1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_I2C_Init+0x138>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	1e59      	subs	r1, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d72:	e051      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005d74:	2304      	movs	r3, #4
 8005d76:	e04f      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d111      	bne.n	8005da4 <HAL_I2C_Init+0x168>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	1e58      	subs	r0, r3, #1
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6859      	ldr	r1, [r3, #4]
 8005d88:	460b      	mov	r3, r1
 8005d8a:	005b      	lsls	r3, r3, #1
 8005d8c:	440b      	add	r3, r1
 8005d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d92:	3301      	adds	r3, #1
 8005d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2301      	moveq	r3, #1
 8005d9e:	2300      	movne	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	e012      	b.n	8005dca <HAL_I2C_Init+0x18e>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	1e58      	subs	r0, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6859      	ldr	r1, [r3, #4]
 8005dac:	460b      	mov	r3, r1
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	440b      	add	r3, r1
 8005db2:	0099      	lsls	r1, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dba:	3301      	adds	r3, #1
 8005dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	bf0c      	ite	eq
 8005dc4:	2301      	moveq	r3, #1
 8005dc6:	2300      	movne	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_I2C_Init+0x196>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e022      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10e      	bne.n	8005df8 <HAL_I2C_Init+0x1bc>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	1e58      	subs	r0, r3, #1
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6859      	ldr	r1, [r3, #4]
 8005de2:	460b      	mov	r3, r1
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	440b      	add	r3, r1
 8005de8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005df6:	e00f      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	1e58      	subs	r0, r3, #1
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6859      	ldr	r1, [r3, #4]
 8005e00:	460b      	mov	r3, r1
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	440b      	add	r3, r1
 8005e06:	0099      	lsls	r1, r3, #2
 8005e08:	440b      	add	r3, r1
 8005e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e0e:	3301      	adds	r3, #1
 8005e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e18:	6879      	ldr	r1, [r7, #4]
 8005e1a:	6809      	ldr	r1, [r1, #0]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	69da      	ldr	r2, [r3, #28]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6911      	ldr	r1, [r2, #16]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	68d2      	ldr	r2, [r2, #12]
 8005e52:	4311      	orrs	r1, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6812      	ldr	r2, [r2, #0]
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	695a      	ldr	r2, [r3, #20]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2220      	movs	r2, #32
 8005e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	000186a0 	.word	0x000186a0
 8005eb4:	001e847f 	.word	0x001e847f
 8005eb8:	003d08ff 	.word	0x003d08ff
 8005ebc:	431bde83 	.word	0x431bde83
 8005ec0:	10624dd3 	.word	0x10624dd3

08005ec4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e128      	b.n	8006128 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d109      	bne.n	8005ef6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a90      	ldr	r2, [pc, #576]	; (8006130 <HAL_I2S_Init+0x26c>)
 8005eee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7fb fdd1 	bl	8001a98 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	69db      	ldr	r3, [r3, #28]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6812      	ldr	r2, [r2, #0]
 8005f08:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005f0c:	f023 030f 	bic.w	r3, r3, #15
 8005f10:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2202      	movs	r2, #2
 8005f18:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d060      	beq.n	8005fe4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d102      	bne.n	8005f30 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005f2a:	2310      	movs	r3, #16
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e001      	b.n	8005f34 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005f30:	2320      	movs	r3, #32
 8005f32:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	2b20      	cmp	r3, #32
 8005f3a:	d802      	bhi.n	8005f42 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005f42:	2001      	movs	r0, #1
 8005f44:	f001 f9e6 	bl	8007314 <HAL_RCCEx_GetPeriphCLKFreq>
 8005f48:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f52:	d125      	bne.n	8005fa0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d010      	beq.n	8005f7e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f66:	4613      	mov	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	4413      	add	r3, r2
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	461a      	mov	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	3305      	adds	r3, #5
 8005f7a:	613b      	str	r3, [r7, #16]
 8005f7c:	e01f      	b.n	8005fbe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f88:	4613      	mov	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	461a      	mov	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f9a:	3305      	adds	r3, #5
 8005f9c:	613b      	str	r3, [r7, #16]
 8005f9e:	e00e      	b.n	8005fbe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fba:	3305      	adds	r3, #5
 8005fbc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	4a5c      	ldr	r2, [pc, #368]	; (8006134 <HAL_I2S_Init+0x270>)
 8005fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc6:	08db      	lsrs	r3, r3, #3
 8005fc8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	085b      	lsrs	r3, r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	61bb      	str	r3, [r7, #24]
 8005fe2:	e003      	b.n	8005fec <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d902      	bls.n	8005ff8 <HAL_I2S_Init+0x134>
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	2bff      	cmp	r3, #255	; 0xff
 8005ff6:	d907      	bls.n	8006008 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ffc:	f043 0210 	orr.w	r2, r3, #16
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e08f      	b.n	8006128 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	ea42 0103 	orr.w	r1, r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	69fa      	ldr	r2, [r7, #28]
 8006018:	430a      	orrs	r2, r1
 800601a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006026:	f023 030f 	bic.w	r3, r3, #15
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	6851      	ldr	r1, [r2, #4]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	6892      	ldr	r2, [r2, #8]
 8006032:	4311      	orrs	r1, r2
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	68d2      	ldr	r2, [r2, #12]
 8006038:	4311      	orrs	r1, r2
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	6992      	ldr	r2, [r2, #24]
 800603e:	430a      	orrs	r2, r1
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800604a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d161      	bne.n	8006118 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a38      	ldr	r2, [pc, #224]	; (8006138 <HAL_I2S_Init+0x274>)
 8006058:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a37      	ldr	r2, [pc, #220]	; (800613c <HAL_I2S_Init+0x278>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d101      	bne.n	8006068 <HAL_I2S_Init+0x1a4>
 8006064:	4b36      	ldr	r3, [pc, #216]	; (8006140 <HAL_I2S_Init+0x27c>)
 8006066:	e001      	b.n	800606c <HAL_I2S_Init+0x1a8>
 8006068:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	6812      	ldr	r2, [r2, #0]
 8006072:	4932      	ldr	r1, [pc, #200]	; (800613c <HAL_I2S_Init+0x278>)
 8006074:	428a      	cmp	r2, r1
 8006076:	d101      	bne.n	800607c <HAL_I2S_Init+0x1b8>
 8006078:	4a31      	ldr	r2, [pc, #196]	; (8006140 <HAL_I2S_Init+0x27c>)
 800607a:	e001      	b.n	8006080 <HAL_I2S_Init+0x1bc>
 800607c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006080:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006084:	f023 030f 	bic.w	r3, r3, #15
 8006088:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a2b      	ldr	r2, [pc, #172]	; (800613c <HAL_I2S_Init+0x278>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d101      	bne.n	8006098 <HAL_I2S_Init+0x1d4>
 8006094:	4b2a      	ldr	r3, [pc, #168]	; (8006140 <HAL_I2S_Init+0x27c>)
 8006096:	e001      	b.n	800609c <HAL_I2S_Init+0x1d8>
 8006098:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800609c:	2202      	movs	r2, #2
 800609e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a25      	ldr	r2, [pc, #148]	; (800613c <HAL_I2S_Init+0x278>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d101      	bne.n	80060ae <HAL_I2S_Init+0x1ea>
 80060aa:	4b25      	ldr	r3, [pc, #148]	; (8006140 <HAL_I2S_Init+0x27c>)
 80060ac:	e001      	b.n	80060b2 <HAL_I2S_Init+0x1ee>
 80060ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060b2:	69db      	ldr	r3, [r3, #28]
 80060b4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060be:	d003      	beq.n	80060c8 <HAL_I2S_Init+0x204>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d103      	bne.n	80060d0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80060c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	e001      	b.n	80060d4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80060d0:	2300      	movs	r3, #0
 80060d2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80060de:	4313      	orrs	r3, r2
 80060e0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80060e8:	4313      	orrs	r3, r2
 80060ea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80060f2:	4313      	orrs	r3, r2
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	897b      	ldrh	r3, [r7, #10]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006100:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a0d      	ldr	r2, [pc, #52]	; (800613c <HAL_I2S_Init+0x278>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d101      	bne.n	8006110 <HAL_I2S_Init+0x24c>
 800610c:	4b0c      	ldr	r3, [pc, #48]	; (8006140 <HAL_I2S_Init+0x27c>)
 800610e:	e001      	b.n	8006114 <HAL_I2S_Init+0x250>
 8006110:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006114:	897a      	ldrh	r2, [r7, #10]
 8006116:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3720      	adds	r7, #32
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	0800623b 	.word	0x0800623b
 8006134:	cccccccd 	.word	0xcccccccd
 8006138:	08006351 	.word	0x08006351
 800613c:	40003800 	.word	0x40003800
 8006140:	40003400 	.word	0x40003400

08006144 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618c:	881a      	ldrh	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	1c9a      	adds	r2, r3, #2
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	3b01      	subs	r3, #1
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10e      	bne.n	80061d4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061c4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff ffb8 	bl	8006144 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ee:	b292      	uxth	r2, r2
 80061f0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f6:	1c9a      	adds	r2, r3, #2
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006200:	b29b      	uxth	r3, r3
 8006202:	3b01      	subs	r3, #1
 8006204:	b29a      	uxth	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800620e:	b29b      	uxth	r3, r3
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10e      	bne.n	8006232 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006222:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff ff93 	bl	8006158 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006232:	bf00      	nop
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b086      	sub	sp, #24
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b04      	cmp	r3, #4
 8006254:	d13a      	bne.n	80062cc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b01      	cmp	r3, #1
 800625e:	d109      	bne.n	8006274 <I2S_IRQHandler+0x3a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626a:	2b40      	cmp	r3, #64	; 0x40
 800626c:	d102      	bne.n	8006274 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff ffb4 	bl	80061dc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627a:	2b40      	cmp	r3, #64	; 0x40
 800627c:	d126      	bne.n	80062cc <I2S_IRQHandler+0x92>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b20      	cmp	r3, #32
 800628a:	d11f      	bne.n	80062cc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800629a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800629c:	2300      	movs	r3, #0
 800629e:	613b      	str	r3, [r7, #16]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	613b      	str	r3, [r7, #16]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062be:	f043 0202 	orr.w	r2, r3, #2
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f7ff ff50 	bl	800616c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b03      	cmp	r3, #3
 80062d6:	d136      	bne.n	8006346 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d109      	bne.n	80062f6 <I2S_IRQHandler+0xbc>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ec:	2b80      	cmp	r3, #128	; 0x80
 80062ee:	d102      	bne.n	80062f6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff ff45 	bl	8006180 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d122      	bne.n	8006346 <I2S_IRQHandler+0x10c>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	f003 0320 	and.w	r3, r3, #32
 800630a:	2b20      	cmp	r3, #32
 800630c:	d11b      	bne.n	8006346 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800631c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	60fb      	str	r3, [r7, #12]
 800632a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006338:	f043 0204 	orr.w	r2, r3, #4
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7ff ff13 	bl	800616c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006346:	bf00      	nop
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
	...

08006350 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b088      	sub	sp, #32
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4aa2      	ldr	r2, [pc, #648]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d101      	bne.n	800636e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800636a:	4ba2      	ldr	r3, [pc, #648]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800636c:	e001      	b.n	8006372 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800636e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a9b      	ldr	r2, [pc, #620]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d101      	bne.n	800638c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006388:	4b9a      	ldr	r3, [pc, #616]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800638a:	e001      	b.n	8006390 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800638c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800639c:	d004      	beq.n	80063a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f040 8099 	bne.w	80064da <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d107      	bne.n	80063c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f925 	bl	800660c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	f003 0301 	and.w	r3, r3, #1
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d107      	bne.n	80063dc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d002      	beq.n	80063dc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f9c8 	bl	800676c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e2:	2b40      	cmp	r3, #64	; 0x40
 80063e4:	d13a      	bne.n	800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f003 0320 	and.w	r3, r3, #32
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d035      	beq.n	800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a7e      	ldr	r2, [pc, #504]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d101      	bne.n	80063fe <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80063fa:	4b7e      	ldr	r3, [pc, #504]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80063fc:	e001      	b.n	8006402 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80063fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4979      	ldr	r1, [pc, #484]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800640a:	428b      	cmp	r3, r1
 800640c:	d101      	bne.n	8006412 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800640e:	4b79      	ldr	r3, [pc, #484]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006410:	e001      	b.n	8006416 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006412:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006416:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800641a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800642a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800642c:	2300      	movs	r3, #0
 800642e:	60fb      	str	r3, [r7, #12]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800644e:	f043 0202 	orr.w	r2, r3, #2
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff fe88 	bl	800616c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b08      	cmp	r3, #8
 8006464:	f040 80be 	bne.w	80065e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f003 0320 	and.w	r3, r3, #32
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 80b8 	beq.w	80065e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006482:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a59      	ldr	r2, [pc, #356]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d101      	bne.n	8006492 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800648e:	4b59      	ldr	r3, [pc, #356]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006490:	e001      	b.n	8006496 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006492:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4954      	ldr	r1, [pc, #336]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800649e:	428b      	cmp	r3, r1
 80064a0:	d101      	bne.n	80064a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80064a2:	4b54      	ldr	r3, [pc, #336]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80064a4:	e001      	b.n	80064aa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80064a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80064aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80064ae:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80064b0:	2300      	movs	r3, #0
 80064b2:	60bb      	str	r3, [r7, #8]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	60bb      	str	r3, [r7, #8]
 80064bc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ca:	f043 0204 	orr.w	r2, r3, #4
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7ff fe4a 	bl	800616c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80064d8:	e084      	b.n	80065e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d107      	bne.n	80064f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f8be 	bl	8006670 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d107      	bne.n	800650e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f8fd 	bl	8006708 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006514:	2b40      	cmp	r3, #64	; 0x40
 8006516:	d12f      	bne.n	8006578 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	2b00      	cmp	r3, #0
 8006520:	d02a      	beq.n	8006578 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006530:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a2e      	ldr	r2, [pc, #184]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d101      	bne.n	8006540 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800653c:	4b2d      	ldr	r3, [pc, #180]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800653e:	e001      	b.n	8006544 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006540:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006544:	685a      	ldr	r2, [r3, #4]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4929      	ldr	r1, [pc, #164]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800654c:	428b      	cmp	r3, r1
 800654e:	d101      	bne.n	8006554 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006550:	4b28      	ldr	r3, [pc, #160]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006552:	e001      	b.n	8006558 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006558:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800655c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656a:	f043 0202 	orr.w	r2, r3, #2
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7ff fdfa 	bl	800616c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	2b08      	cmp	r3, #8
 8006580:	d131      	bne.n	80065e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	f003 0320 	and.w	r3, r3, #32
 8006588:	2b00      	cmp	r3, #0
 800658a:	d02c      	beq.n	80065e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a17      	ldr	r2, [pc, #92]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d101      	bne.n	800659a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006596:	4b17      	ldr	r3, [pc, #92]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006598:	e001      	b.n	800659e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800659a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4912      	ldr	r1, [pc, #72]	; (80065f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80065a6:	428b      	cmp	r3, r1
 80065a8:	d101      	bne.n	80065ae <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80065aa:	4b12      	ldr	r3, [pc, #72]	; (80065f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80065ac:	e001      	b.n	80065b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80065ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80065b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80065c6:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d4:	f043 0204 	orr.w	r2, r3, #4
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f7ff fdc5 	bl	800616c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80065e2:	e000      	b.n	80065e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80065e4:	bf00      	nop
}
 80065e6:	bf00      	nop
 80065e8:	3720      	adds	r7, #32
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	40003800 	.word	0x40003800
 80065f4:	40003400 	.word	0x40003400

080065f8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006618:	1c99      	adds	r1, r3, #2
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6251      	str	r1, [r2, #36]	; 0x24
 800661e:	881a      	ldrh	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800662a:	b29b      	uxth	r3, r3
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d113      	bne.n	8006666 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685a      	ldr	r2, [r3, #4]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800664c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006652:	b29b      	uxth	r3, r3
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff ffc9 	bl	80065f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006666:	bf00      	nop
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667c:	1c99      	adds	r1, r3, #2
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	6251      	str	r1, [r2, #36]	; 0x24
 8006682:	8819      	ldrh	r1, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a1d      	ldr	r2, [pc, #116]	; (8006700 <I2SEx_TxISR_I2SExt+0x90>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d101      	bne.n	8006692 <I2SEx_TxISR_I2SExt+0x22>
 800668e:	4b1d      	ldr	r3, [pc, #116]	; (8006704 <I2SEx_TxISR_I2SExt+0x94>)
 8006690:	e001      	b.n	8006696 <I2SEx_TxISR_I2SExt+0x26>
 8006692:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006696:	460a      	mov	r2, r1
 8006698:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d121      	bne.n	80066f6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a12      	ldr	r2, [pc, #72]	; (8006700 <I2SEx_TxISR_I2SExt+0x90>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d101      	bne.n	80066c0 <I2SEx_TxISR_I2SExt+0x50>
 80066bc:	4b11      	ldr	r3, [pc, #68]	; (8006704 <I2SEx_TxISR_I2SExt+0x94>)
 80066be:	e001      	b.n	80066c4 <I2SEx_TxISR_I2SExt+0x54>
 80066c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	490d      	ldr	r1, [pc, #52]	; (8006700 <I2SEx_TxISR_I2SExt+0x90>)
 80066cc:	428b      	cmp	r3, r1
 80066ce:	d101      	bne.n	80066d4 <I2SEx_TxISR_I2SExt+0x64>
 80066d0:	4b0c      	ldr	r3, [pc, #48]	; (8006704 <I2SEx_TxISR_I2SExt+0x94>)
 80066d2:	e001      	b.n	80066d8 <I2SEx_TxISR_I2SExt+0x68>
 80066d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80066dc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d106      	bne.n	80066f6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f7ff ff81 	bl	80065f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80066f6:	bf00      	nop
 80066f8:	3708      	adds	r7, #8
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	40003800 	.word	0x40003800
 8006704:	40003400 	.word	0x40003400

08006708 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68d8      	ldr	r0, [r3, #12]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671a:	1c99      	adds	r1, r3, #2
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006720:	b282      	uxth	r2, r0
 8006722:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d113      	bne.n	8006764 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800674a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006750:	b29b      	uxth	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d106      	bne.n	8006764 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff ff4a 	bl	80065f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006764:	bf00      	nop
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a20      	ldr	r2, [pc, #128]	; (80067fc <I2SEx_RxISR_I2SExt+0x90>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d101      	bne.n	8006782 <I2SEx_RxISR_I2SExt+0x16>
 800677e:	4b20      	ldr	r3, [pc, #128]	; (8006800 <I2SEx_RxISR_I2SExt+0x94>)
 8006780:	e001      	b.n	8006786 <I2SEx_RxISR_I2SExt+0x1a>
 8006782:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006786:	68d8      	ldr	r0, [r3, #12]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678c:	1c99      	adds	r1, r3, #2
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006792:	b282      	uxth	r2, r0
 8006794:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d121      	bne.n	80067f2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a12      	ldr	r2, [pc, #72]	; (80067fc <I2SEx_RxISR_I2SExt+0x90>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d101      	bne.n	80067bc <I2SEx_RxISR_I2SExt+0x50>
 80067b8:	4b11      	ldr	r3, [pc, #68]	; (8006800 <I2SEx_RxISR_I2SExt+0x94>)
 80067ba:	e001      	b.n	80067c0 <I2SEx_RxISR_I2SExt+0x54>
 80067bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067c0:	685a      	ldr	r2, [r3, #4]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	490d      	ldr	r1, [pc, #52]	; (80067fc <I2SEx_RxISR_I2SExt+0x90>)
 80067c8:	428b      	cmp	r3, r1
 80067ca:	d101      	bne.n	80067d0 <I2SEx_RxISR_I2SExt+0x64>
 80067cc:	4b0c      	ldr	r3, [pc, #48]	; (8006800 <I2SEx_RxISR_I2SExt+0x94>)
 80067ce:	e001      	b.n	80067d4 <I2SEx_RxISR_I2SExt+0x68>
 80067d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80067d8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067de:	b29b      	uxth	r3, r3
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d106      	bne.n	80067f2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f7ff ff03 	bl	80065f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	40003800 	.word	0x40003800
 8006800:	40003400 	.word	0x40003400

08006804 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e264      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d075      	beq.n	800690e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006822:	4ba3      	ldr	r3, [pc, #652]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f003 030c 	and.w	r3, r3, #12
 800682a:	2b04      	cmp	r3, #4
 800682c:	d00c      	beq.n	8006848 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800682e:	4ba0      	ldr	r3, [pc, #640]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006836:	2b08      	cmp	r3, #8
 8006838:	d112      	bne.n	8006860 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800683a:	4b9d      	ldr	r3, [pc, #628]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006842:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006846:	d10b      	bne.n	8006860 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006848:	4b99      	ldr	r3, [pc, #612]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d05b      	beq.n	800690c <HAL_RCC_OscConfig+0x108>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d157      	bne.n	800690c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e23f      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006868:	d106      	bne.n	8006878 <HAL_RCC_OscConfig+0x74>
 800686a:	4b91      	ldr	r3, [pc, #580]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a90      	ldr	r2, [pc, #576]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006874:	6013      	str	r3, [r2, #0]
 8006876:	e01d      	b.n	80068b4 <HAL_RCC_OscConfig+0xb0>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006880:	d10c      	bne.n	800689c <HAL_RCC_OscConfig+0x98>
 8006882:	4b8b      	ldr	r3, [pc, #556]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a8a      	ldr	r2, [pc, #552]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006888:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	4b88      	ldr	r3, [pc, #544]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a87      	ldr	r2, [pc, #540]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	e00b      	b.n	80068b4 <HAL_RCC_OscConfig+0xb0>
 800689c:	4b84      	ldr	r3, [pc, #528]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a83      	ldr	r2, [pc, #524]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80068a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	4b81      	ldr	r3, [pc, #516]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a80      	ldr	r2, [pc, #512]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80068ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d013      	beq.n	80068e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068bc:	f7fb fb70 	bl	8001fa0 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068c4:	f7fb fb6c 	bl	8001fa0 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b64      	cmp	r3, #100	; 0x64
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e204      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d6:	4b76      	ldr	r3, [pc, #472]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0xc0>
 80068e2:	e014      	b.n	800690e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e4:	f7fb fb5c 	bl	8001fa0 <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fb fb58 	bl	8001fa0 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b64      	cmp	r3, #100	; 0x64
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e1f0      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068fe:	4b6c      	ldr	r3, [pc, #432]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0xe8>
 800690a:	e000      	b.n	800690e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d063      	beq.n	80069e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800691a:	4b65      	ldr	r3, [pc, #404]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 030c 	and.w	r3, r3, #12
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00b      	beq.n	800693e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006926:	4b62      	ldr	r3, [pc, #392]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800692e:	2b08      	cmp	r3, #8
 8006930:	d11c      	bne.n	800696c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006932:	4b5f      	ldr	r3, [pc, #380]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d116      	bne.n	800696c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800693e:	4b5c      	ldr	r3, [pc, #368]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_RCC_OscConfig+0x152>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d001      	beq.n	8006956 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e1c4      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006956:	4b56      	ldr	r3, [pc, #344]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	00db      	lsls	r3, r3, #3
 8006964:	4952      	ldr	r1, [pc, #328]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006966:	4313      	orrs	r3, r2
 8006968:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800696a:	e03a      	b.n	80069e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d020      	beq.n	80069b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006974:	4b4f      	ldr	r3, [pc, #316]	; (8006ab4 <HAL_RCC_OscConfig+0x2b0>)
 8006976:	2201      	movs	r2, #1
 8006978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800697a:	f7fb fb11 	bl	8001fa0 <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006982:	f7fb fb0d 	bl	8001fa0 <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e1a5      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006994:	4b46      	ldr	r3, [pc, #280]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069a0:	4b43      	ldr	r3, [pc, #268]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	00db      	lsls	r3, r3, #3
 80069ae:	4940      	ldr	r1, [pc, #256]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	600b      	str	r3, [r1, #0]
 80069b4:	e015      	b.n	80069e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069b6:	4b3f      	ldr	r3, [pc, #252]	; (8006ab4 <HAL_RCC_OscConfig+0x2b0>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fb faf0 	bl	8001fa0 <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069c4:	f7fb faec 	bl	8001fa0 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e184      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069d6:	4b36      	ldr	r3, [pc, #216]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1f0      	bne.n	80069c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d030      	beq.n	8006a50 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d016      	beq.n	8006a24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069f6:	4b30      	ldr	r3, [pc, #192]	; (8006ab8 <HAL_RCC_OscConfig+0x2b4>)
 80069f8:	2201      	movs	r2, #1
 80069fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069fc:	f7fb fad0 	bl	8001fa0 <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a02:	e008      	b.n	8006a16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a04:	f7fb facc 	bl	8001fa0 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d901      	bls.n	8006a16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e164      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a16:	4b26      	ldr	r3, [pc, #152]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <HAL_RCC_OscConfig+0x200>
 8006a22:	e015      	b.n	8006a50 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a24:	4b24      	ldr	r3, [pc, #144]	; (8006ab8 <HAL_RCC_OscConfig+0x2b4>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a2a:	f7fb fab9 	bl	8001fa0 <HAL_GetTick>
 8006a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a30:	e008      	b.n	8006a44 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a32:	f7fb fab5 	bl	8001fa0 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d901      	bls.n	8006a44 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	e14d      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a44:	4b1a      	ldr	r3, [pc, #104]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a48:	f003 0302 	and.w	r3, r3, #2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1f0      	bne.n	8006a32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0304 	and.w	r3, r3, #4
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 80a0 	beq.w	8006b9e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a62:	4b13      	ldr	r3, [pc, #76]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10f      	bne.n	8006a8e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a6e:	2300      	movs	r3, #0
 8006a70:	60bb      	str	r3, [r7, #8]
 8006a72:	4b0f      	ldr	r3, [pc, #60]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a76:	4a0e      	ldr	r2, [pc, #56]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8006a7e:	4b0c      	ldr	r3, [pc, #48]	; (8006ab0 <HAL_RCC_OscConfig+0x2ac>)
 8006a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a86:	60bb      	str	r3, [r7, #8]
 8006a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a8e:	4b0b      	ldr	r3, [pc, #44]	; (8006abc <HAL_RCC_OscConfig+0x2b8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d121      	bne.n	8006ade <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a9a:	4b08      	ldr	r3, [pc, #32]	; (8006abc <HAL_RCC_OscConfig+0x2b8>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a07      	ldr	r2, [pc, #28]	; (8006abc <HAL_RCC_OscConfig+0x2b8>)
 8006aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aa6:	f7fb fa7b 	bl	8001fa0 <HAL_GetTick>
 8006aaa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aac:	e011      	b.n	8006ad2 <HAL_RCC_OscConfig+0x2ce>
 8006aae:	bf00      	nop
 8006ab0:	40023800 	.word	0x40023800
 8006ab4:	42470000 	.word	0x42470000
 8006ab8:	42470e80 	.word	0x42470e80
 8006abc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac0:	f7fb fa6e 	bl	8001fa0 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d901      	bls.n	8006ad2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e106      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ad2:	4b85      	ldr	r3, [pc, #532]	; (8006ce8 <HAL_RCC_OscConfig+0x4e4>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d0f0      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d106      	bne.n	8006af4 <HAL_RCC_OscConfig+0x2f0>
 8006ae6:	4b81      	ldr	r3, [pc, #516]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aea:	4a80      	ldr	r2, [pc, #512]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006aec:	f043 0301 	orr.w	r3, r3, #1
 8006af0:	6713      	str	r3, [r2, #112]	; 0x70
 8006af2:	e01c      	b.n	8006b2e <HAL_RCC_OscConfig+0x32a>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	2b05      	cmp	r3, #5
 8006afa:	d10c      	bne.n	8006b16 <HAL_RCC_OscConfig+0x312>
 8006afc:	4b7b      	ldr	r3, [pc, #492]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b00:	4a7a      	ldr	r2, [pc, #488]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b02:	f043 0304 	orr.w	r3, r3, #4
 8006b06:	6713      	str	r3, [r2, #112]	; 0x70
 8006b08:	4b78      	ldr	r3, [pc, #480]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b0c:	4a77      	ldr	r2, [pc, #476]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b0e:	f043 0301 	orr.w	r3, r3, #1
 8006b12:	6713      	str	r3, [r2, #112]	; 0x70
 8006b14:	e00b      	b.n	8006b2e <HAL_RCC_OscConfig+0x32a>
 8006b16:	4b75      	ldr	r3, [pc, #468]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b1a:	4a74      	ldr	r2, [pc, #464]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b1c:	f023 0301 	bic.w	r3, r3, #1
 8006b20:	6713      	str	r3, [r2, #112]	; 0x70
 8006b22:	4b72      	ldr	r3, [pc, #456]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b26:	4a71      	ldr	r2, [pc, #452]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b28:	f023 0304 	bic.w	r3, r3, #4
 8006b2c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d015      	beq.n	8006b62 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b36:	f7fb fa33 	bl	8001fa0 <HAL_GetTick>
 8006b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b3c:	e00a      	b.n	8006b54 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b3e:	f7fb fa2f 	bl	8001fa0 <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d901      	bls.n	8006b54 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e0c5      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b54:	4b65      	ldr	r3, [pc, #404]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b58:	f003 0302 	and.w	r3, r3, #2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d0ee      	beq.n	8006b3e <HAL_RCC_OscConfig+0x33a>
 8006b60:	e014      	b.n	8006b8c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b62:	f7fb fa1d 	bl	8001fa0 <HAL_GetTick>
 8006b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b68:	e00a      	b.n	8006b80 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b6a:	f7fb fa19 	bl	8001fa0 <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d901      	bls.n	8006b80 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e0af      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b80:	4b5a      	ldr	r3, [pc, #360]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1ee      	bne.n	8006b6a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b8c:	7dfb      	ldrb	r3, [r7, #23]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d105      	bne.n	8006b9e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b92:	4b56      	ldr	r3, [pc, #344]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b96:	4a55      	ldr	r2, [pc, #340]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b9c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f000 809b 	beq.w	8006cde <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ba8:	4b50      	ldr	r3, [pc, #320]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	f003 030c 	and.w	r3, r3, #12
 8006bb0:	2b08      	cmp	r3, #8
 8006bb2:	d05c      	beq.n	8006c6e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d141      	bne.n	8006c40 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bbc:	4b4c      	ldr	r3, [pc, #304]	; (8006cf0 <HAL_RCC_OscConfig+0x4ec>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc2:	f7fb f9ed 	bl	8001fa0 <HAL_GetTick>
 8006bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bc8:	e008      	b.n	8006bdc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bca:	f7fb f9e9 	bl	8001fa0 <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d901      	bls.n	8006bdc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e081      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bdc:	4b43      	ldr	r3, [pc, #268]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1f0      	bne.n	8006bca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	69da      	ldr	r2, [r3, #28]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	431a      	orrs	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	019b      	lsls	r3, r3, #6
 8006bf8:	431a      	orrs	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bfe:	085b      	lsrs	r3, r3, #1
 8006c00:	3b01      	subs	r3, #1
 8006c02:	041b      	lsls	r3, r3, #16
 8006c04:	431a      	orrs	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c0a:	061b      	lsls	r3, r3, #24
 8006c0c:	4937      	ldr	r1, [pc, #220]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c12:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <HAL_RCC_OscConfig+0x4ec>)
 8006c14:	2201      	movs	r2, #1
 8006c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c18:	f7fb f9c2 	bl	8001fa0 <HAL_GetTick>
 8006c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c1e:	e008      	b.n	8006c32 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c20:	f7fb f9be 	bl	8001fa0 <HAL_GetTick>
 8006c24:	4602      	mov	r2, r0
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	2b02      	cmp	r3, #2
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e056      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c32:	4b2e      	ldr	r3, [pc, #184]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0f0      	beq.n	8006c20 <HAL_RCC_OscConfig+0x41c>
 8006c3e:	e04e      	b.n	8006cde <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c40:	4b2b      	ldr	r3, [pc, #172]	; (8006cf0 <HAL_RCC_OscConfig+0x4ec>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c46:	f7fb f9ab 	bl	8001fa0 <HAL_GetTick>
 8006c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c4c:	e008      	b.n	8006c60 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c4e:	f7fb f9a7 	bl	8001fa0 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d901      	bls.n	8006c60 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	e03f      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c60:	4b22      	ldr	r3, [pc, #136]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1f0      	bne.n	8006c4e <HAL_RCC_OscConfig+0x44a>
 8006c6c:	e037      	b.n	8006cde <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d101      	bne.n	8006c7a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e032      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c7a:	4b1c      	ldr	r3, [pc, #112]	; (8006cec <HAL_RCC_OscConfig+0x4e8>)
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d028      	beq.n	8006cda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d121      	bne.n	8006cda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d11a      	bne.n	8006cda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006caa:	4013      	ands	r3, r2
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006cb0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d111      	bne.n	8006cda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc0:	085b      	lsrs	r3, r3, #1
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d107      	bne.n	8006cda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d001      	beq.n	8006cde <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e000      	b.n	8006ce0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	40007000 	.word	0x40007000
 8006cec:	40023800 	.word	0x40023800
 8006cf0:	42470060 	.word	0x42470060

08006cf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e0cc      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d08:	4b68      	ldr	r3, [pc, #416]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0307 	and.w	r3, r3, #7
 8006d10:	683a      	ldr	r2, [r7, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d90c      	bls.n	8006d30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d16:	4b65      	ldr	r3, [pc, #404]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006d18:	683a      	ldr	r2, [r7, #0]
 8006d1a:	b2d2      	uxtb	r2, r2
 8006d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d1e:	4b63      	ldr	r3, [pc, #396]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0307 	and.w	r3, r3, #7
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d001      	beq.n	8006d30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e0b8      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0302 	and.w	r3, r3, #2
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d020      	beq.n	8006d7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0304 	and.w	r3, r3, #4
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d005      	beq.n	8006d54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d48:	4b59      	ldr	r3, [pc, #356]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	4a58      	ldr	r2, [pc, #352]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006d52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0308 	and.w	r3, r3, #8
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d005      	beq.n	8006d6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d60:	4b53      	ldr	r3, [pc, #332]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	4a52      	ldr	r2, [pc, #328]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d6c:	4b50      	ldr	r3, [pc, #320]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	494d      	ldr	r1, [pc, #308]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d044      	beq.n	8006e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d107      	bne.n	8006da2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d92:	4b47      	ldr	r3, [pc, #284]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d119      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e07f      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d003      	beq.n	8006db2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d107      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006db2:	4b3f      	ldr	r3, [pc, #252]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d109      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e06f      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc2:	4b3b      	ldr	r3, [pc, #236]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e067      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dd2:	4b37      	ldr	r3, [pc, #220]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f023 0203 	bic.w	r2, r3, #3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	4934      	ldr	r1, [pc, #208]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006de4:	f7fb f8dc 	bl	8001fa0 <HAL_GetTick>
 8006de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dea:	e00a      	b.n	8006e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dec:	f7fb f8d8 	bl	8001fa0 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e04f      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e02:	4b2b      	ldr	r3, [pc, #172]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 020c 	and.w	r2, r3, #12
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d1eb      	bne.n	8006dec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e14:	4b25      	ldr	r3, [pc, #148]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d20c      	bcs.n	8006e3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e22:	4b22      	ldr	r3, [pc, #136]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	b2d2      	uxtb	r2, r2
 8006e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e2a:	4b20      	ldr	r3, [pc, #128]	; (8006eac <HAL_RCC_ClockConfig+0x1b8>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0307 	and.w	r3, r3, #7
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d001      	beq.n	8006e3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e032      	b.n	8006ea2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0304 	and.w	r3, r3, #4
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d008      	beq.n	8006e5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e48:	4b19      	ldr	r3, [pc, #100]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	4916      	ldr	r1, [pc, #88]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e56:	4313      	orrs	r3, r2
 8006e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0308 	and.w	r3, r3, #8
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d009      	beq.n	8006e7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e66:	4b12      	ldr	r3, [pc, #72]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	00db      	lsls	r3, r3, #3
 8006e74:	490e      	ldr	r1, [pc, #56]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e7a:	f000 f821 	bl	8006ec0 <HAL_RCC_GetSysClockFreq>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	4b0b      	ldr	r3, [pc, #44]	; (8006eb0 <HAL_RCC_ClockConfig+0x1bc>)
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	091b      	lsrs	r3, r3, #4
 8006e86:	f003 030f 	and.w	r3, r3, #15
 8006e8a:	490a      	ldr	r1, [pc, #40]	; (8006eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8006e8c:	5ccb      	ldrb	r3, [r1, r3]
 8006e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e92:	4a09      	ldr	r2, [pc, #36]	; (8006eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e96:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <HAL_RCC_ClockConfig+0x1c8>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fa ff2c 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3710      	adds	r7, #16
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	40023c00 	.word	0x40023c00
 8006eb0:	40023800 	.word	0x40023800
 8006eb4:	0800e884 	.word	0x0800e884
 8006eb8:	20000000 	.word	0x20000000
 8006ebc:	20000004 	.word	0x20000004

08006ec0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ec0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	607b      	str	r3, [r7, #4]
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ed8:	4b67      	ldr	r3, [pc, #412]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f003 030c 	and.w	r3, r3, #12
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d00d      	beq.n	8006f00 <HAL_RCC_GetSysClockFreq+0x40>
 8006ee4:	2b08      	cmp	r3, #8
 8006ee6:	f200 80bd 	bhi.w	8007064 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d002      	beq.n	8006ef4 <HAL_RCC_GetSysClockFreq+0x34>
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	d003      	beq.n	8006efa <HAL_RCC_GetSysClockFreq+0x3a>
 8006ef2:	e0b7      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ef4:	4b61      	ldr	r3, [pc, #388]	; (800707c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006ef6:	60bb      	str	r3, [r7, #8]
       break;
 8006ef8:	e0b7      	b.n	800706a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006efa:	4b61      	ldr	r3, [pc, #388]	; (8007080 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006efc:	60bb      	str	r3, [r7, #8]
      break;
 8006efe:	e0b4      	b.n	800706a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f00:	4b5d      	ldr	r3, [pc, #372]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f08:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f0a:	4b5b      	ldr	r3, [pc, #364]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d04d      	beq.n	8006fb2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f16:	4b58      	ldr	r3, [pc, #352]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	099b      	lsrs	r3, r3, #6
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f26:	f04f 0100 	mov.w	r1, #0
 8006f2a:	ea02 0800 	and.w	r8, r2, r0
 8006f2e:	ea03 0901 	and.w	r9, r3, r1
 8006f32:	4640      	mov	r0, r8
 8006f34:	4649      	mov	r1, r9
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	f04f 0300 	mov.w	r3, #0
 8006f3e:	014b      	lsls	r3, r1, #5
 8006f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006f44:	0142      	lsls	r2, r0, #5
 8006f46:	4610      	mov	r0, r2
 8006f48:	4619      	mov	r1, r3
 8006f4a:	ebb0 0008 	subs.w	r0, r0, r8
 8006f4e:	eb61 0109 	sbc.w	r1, r1, r9
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	018b      	lsls	r3, r1, #6
 8006f5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f60:	0182      	lsls	r2, r0, #6
 8006f62:	1a12      	subs	r2, r2, r0
 8006f64:	eb63 0301 	sbc.w	r3, r3, r1
 8006f68:	f04f 0000 	mov.w	r0, #0
 8006f6c:	f04f 0100 	mov.w	r1, #0
 8006f70:	00d9      	lsls	r1, r3, #3
 8006f72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f76:	00d0      	lsls	r0, r2, #3
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	eb12 0208 	adds.w	r2, r2, r8
 8006f80:	eb43 0309 	adc.w	r3, r3, r9
 8006f84:	f04f 0000 	mov.w	r0, #0
 8006f88:	f04f 0100 	mov.w	r1, #0
 8006f8c:	0259      	lsls	r1, r3, #9
 8006f8e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006f92:	0250      	lsls	r0, r2, #9
 8006f94:	4602      	mov	r2, r0
 8006f96:	460b      	mov	r3, r1
 8006f98:	4610      	mov	r0, r2
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f04f 0300 	mov.w	r3, #0
 8006fa4:	f7f9 fc72 	bl	800088c <__aeabi_uldivmod>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	4613      	mov	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
 8006fb0:	e04a      	b.n	8007048 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fb2:	4b31      	ldr	r3, [pc, #196]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	099b      	lsrs	r3, r3, #6
 8006fb8:	461a      	mov	r2, r3
 8006fba:	f04f 0300 	mov.w	r3, #0
 8006fbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006fc2:	f04f 0100 	mov.w	r1, #0
 8006fc6:	ea02 0400 	and.w	r4, r2, r0
 8006fca:	ea03 0501 	and.w	r5, r3, r1
 8006fce:	4620      	mov	r0, r4
 8006fd0:	4629      	mov	r1, r5
 8006fd2:	f04f 0200 	mov.w	r2, #0
 8006fd6:	f04f 0300 	mov.w	r3, #0
 8006fda:	014b      	lsls	r3, r1, #5
 8006fdc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006fe0:	0142      	lsls	r2, r0, #5
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	1b00      	subs	r0, r0, r4
 8006fe8:	eb61 0105 	sbc.w	r1, r1, r5
 8006fec:	f04f 0200 	mov.w	r2, #0
 8006ff0:	f04f 0300 	mov.w	r3, #0
 8006ff4:	018b      	lsls	r3, r1, #6
 8006ff6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006ffa:	0182      	lsls	r2, r0, #6
 8006ffc:	1a12      	subs	r2, r2, r0
 8006ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8007002:	f04f 0000 	mov.w	r0, #0
 8007006:	f04f 0100 	mov.w	r1, #0
 800700a:	00d9      	lsls	r1, r3, #3
 800700c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007010:	00d0      	lsls	r0, r2, #3
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	1912      	adds	r2, r2, r4
 8007018:	eb45 0303 	adc.w	r3, r5, r3
 800701c:	f04f 0000 	mov.w	r0, #0
 8007020:	f04f 0100 	mov.w	r1, #0
 8007024:	0299      	lsls	r1, r3, #10
 8007026:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800702a:	0290      	lsls	r0, r2, #10
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	4610      	mov	r0, r2
 8007032:	4619      	mov	r1, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	461a      	mov	r2, r3
 8007038:	f04f 0300 	mov.w	r3, #0
 800703c:	f7f9 fc26 	bl	800088c <__aeabi_uldivmod>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4613      	mov	r3, r2
 8007046:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007048:	4b0b      	ldr	r3, [pc, #44]	; (8007078 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	0c1b      	lsrs	r3, r3, #16
 800704e:	f003 0303 	and.w	r3, r3, #3
 8007052:	3301      	adds	r3, #1
 8007054:	005b      	lsls	r3, r3, #1
 8007056:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007060:	60bb      	str	r3, [r7, #8]
      break;
 8007062:	e002      	b.n	800706a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007064:	4b05      	ldr	r3, [pc, #20]	; (800707c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007066:	60bb      	str	r3, [r7, #8]
      break;
 8007068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800706a:	68bb      	ldr	r3, [r7, #8]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007076:	bf00      	nop
 8007078:	40023800 	.word	0x40023800
 800707c:	00f42400 	.word	0x00f42400
 8007080:	007a1200 	.word	0x007a1200

08007084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007084:	b480      	push	{r7}
 8007086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007088:	4b03      	ldr	r3, [pc, #12]	; (8007098 <HAL_RCC_GetHCLKFreq+0x14>)
 800708a:	681b      	ldr	r3, [r3, #0]
}
 800708c:	4618      	mov	r0, r3
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	20000000 	.word	0x20000000

0800709c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80070a0:	f7ff fff0 	bl	8007084 <HAL_RCC_GetHCLKFreq>
 80070a4:	4602      	mov	r2, r0
 80070a6:	4b05      	ldr	r3, [pc, #20]	; (80070bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	0a9b      	lsrs	r3, r3, #10
 80070ac:	f003 0307 	and.w	r3, r3, #7
 80070b0:	4903      	ldr	r1, [pc, #12]	; (80070c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070b2:	5ccb      	ldrb	r3, [r1, r3]
 80070b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	40023800 	.word	0x40023800
 80070c0:	0800e894 	.word	0x0800e894

080070c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80070c8:	f7ff ffdc 	bl	8007084 <HAL_RCC_GetHCLKFreq>
 80070cc:	4602      	mov	r2, r0
 80070ce:	4b05      	ldr	r3, [pc, #20]	; (80070e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	0b5b      	lsrs	r3, r3, #13
 80070d4:	f003 0307 	and.w	r3, r3, #7
 80070d8:	4903      	ldr	r1, [pc, #12]	; (80070e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070da:	5ccb      	ldrb	r3, [r1, r3]
 80070dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	40023800 	.word	0x40023800
 80070e8:	0800e894 	.word	0x0800e894

080070ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	220f      	movs	r2, #15
 80070fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80070fc:	4b12      	ldr	r3, [pc, #72]	; (8007148 <HAL_RCC_GetClockConfig+0x5c>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f003 0203 	and.w	r2, r3, #3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007108:	4b0f      	ldr	r3, [pc, #60]	; (8007148 <HAL_RCC_GetClockConfig+0x5c>)
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007114:	4b0c      	ldr	r3, [pc, #48]	; (8007148 <HAL_RCC_GetClockConfig+0x5c>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007120:	4b09      	ldr	r3, [pc, #36]	; (8007148 <HAL_RCC_GetClockConfig+0x5c>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	08db      	lsrs	r3, r3, #3
 8007126:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800712e:	4b07      	ldr	r3, [pc, #28]	; (800714c <HAL_RCC_GetClockConfig+0x60>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0207 	and.w	r2, r3, #7
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	601a      	str	r2, [r3, #0]
}
 800713a:	bf00      	nop
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	40023800 	.word	0x40023800
 800714c:	40023c00 	.word	0x40023c00

08007150 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0301 	and.w	r3, r3, #1
 8007168:	2b00      	cmp	r3, #0
 800716a:	d105      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007174:	2b00      	cmp	r3, #0
 8007176:	d035      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007178:	4b62      	ldr	r3, [pc, #392]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800717e:	f7fa ff0f 	bl	8001fa0 <HAL_GetTick>
 8007182:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007184:	e008      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007186:	f7fa ff0b 	bl	8001fa0 <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	2b02      	cmp	r3, #2
 8007192:	d901      	bls.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007194:	2303      	movs	r3, #3
 8007196:	e0b0      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007198:	4b5b      	ldr	r3, [pc, #364]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1f0      	bne.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	019a      	lsls	r2, r3, #6
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	071b      	lsls	r3, r3, #28
 80071b0:	4955      	ldr	r1, [pc, #340]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071b2:	4313      	orrs	r3, r2
 80071b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80071b8:	4b52      	ldr	r3, [pc, #328]	; (8007304 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80071ba:	2201      	movs	r2, #1
 80071bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071be:	f7fa feef 	bl	8001fa0 <HAL_GetTick>
 80071c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071c4:	e008      	b.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80071c6:	f7fa feeb 	bl	8001fa0 <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d901      	bls.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e090      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071d8:	4b4b      	ldr	r3, [pc, #300]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d0f0      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 8083 	beq.w	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	4b44      	ldr	r3, [pc, #272]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fa:	4a43      	ldr	r2, [pc, #268]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80071fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007200:	6413      	str	r3, [r2, #64]	; 0x40
 8007202:	4b41      	ldr	r3, [pc, #260]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800720a:	60fb      	str	r3, [r7, #12]
 800720c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800720e:	4b3f      	ldr	r3, [pc, #252]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a3e      	ldr	r2, [pc, #248]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007218:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800721a:	f7fa fec1 	bl	8001fa0 <HAL_GetTick>
 800721e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007220:	e008      	b.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007222:	f7fa febd 	bl	8001fa0 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b02      	cmp	r3, #2
 800722e:	d901      	bls.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e062      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007234:	4b35      	ldr	r3, [pc, #212]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800723c:	2b00      	cmp	r3, #0
 800723e:	d0f0      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007240:	4b31      	ldr	r3, [pc, #196]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007244:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007248:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d02f      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007258:	693a      	ldr	r2, [r7, #16]
 800725a:	429a      	cmp	r2, r3
 800725c:	d028      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800725e:	4b2a      	ldr	r3, [pc, #168]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007266:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007268:	4b29      	ldr	r3, [pc, #164]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800726a:	2201      	movs	r2, #1
 800726c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800726e:	4b28      	ldr	r3, [pc, #160]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007270:	2200      	movs	r2, #0
 8007272:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007274:	4a24      	ldr	r2, [pc, #144]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800727a:	4b23      	ldr	r3, [pc, #140]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b01      	cmp	r3, #1
 8007284:	d114      	bne.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007286:	f7fa fe8b 	bl	8001fa0 <HAL_GetTick>
 800728a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800728c:	e00a      	b.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800728e:	f7fa fe87 	bl	8001fa0 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	f241 3288 	movw	r2, #5000	; 0x1388
 800729c:	4293      	cmp	r3, r2
 800729e:	d901      	bls.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e02a      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072a4:	4b18      	ldr	r3, [pc, #96]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0ee      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072bc:	d10d      	bne.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80072be:	4b12      	ldr	r3, [pc, #72]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80072ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072d2:	490d      	ldr	r1, [pc, #52]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	608b      	str	r3, [r1, #8]
 80072d8:	e005      	b.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80072da:	4b0b      	ldr	r3, [pc, #44]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	4a0a      	ldr	r2, [pc, #40]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80072e4:	6093      	str	r3, [r2, #8]
 80072e6:	4b08      	ldr	r3, [pc, #32]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072f2:	4905      	ldr	r1, [pc, #20]	; (8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80072f4:	4313      	orrs	r3, r2
 80072f6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3718      	adds	r7, #24
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	42470068 	.word	0x42470068
 8007308:	40023800 	.word	0x40023800
 800730c:	40007000 	.word	0x40007000
 8007310:	42470e40 	.word	0x42470e40

08007314 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007328:	2300      	movs	r3, #0
 800732a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d13e      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007332:	4b23      	ldr	r3, [pc, #140]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800733a:	60fb      	str	r3, [r7, #12]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d12f      	bne.n	80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007348:	4b1e      	ldr	r3, [pc, #120]	; (80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800734a:	617b      	str	r3, [r7, #20]
          break;
 800734c:	e02f      	b.n	80073ae <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800734e:	4b1c      	ldr	r3, [pc, #112]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007356:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800735a:	d108      	bne.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800735c:	4b18      	ldr	r3, [pc, #96]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007364:	4a18      	ldr	r2, [pc, #96]	; (80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007366:	fbb2 f3f3 	udiv	r3, r2, r3
 800736a:	613b      	str	r3, [r7, #16]
 800736c:	e007      	b.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800736e:	4b14      	ldr	r3, [pc, #80]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007376:	4a15      	ldr	r2, [pc, #84]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007378:	fbb2 f3f3 	udiv	r3, r2, r3
 800737c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800737e:	4b10      	ldr	r3, [pc, #64]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007384:	099b      	lsrs	r3, r3, #6
 8007386:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	fb02 f303 	mul.w	r3, r2, r3
 8007390:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007392:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007394:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007398:	0f1b      	lsrs	r3, r3, #28
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a4:	617b      	str	r3, [r7, #20]
          break;
 80073a6:	e002      	b.n	80073ae <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80073a8:	2300      	movs	r3, #0
 80073aa:	617b      	str	r3, [r7, #20]
          break;
 80073ac:	bf00      	nop
        }
      }
      break;
 80073ae:	bf00      	nop
    }
  }
  return frequency;
 80073b0:	697b      	ldr	r3, [r7, #20]
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	371c      	adds	r7, #28
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	40023800 	.word	0x40023800
 80073c4:	00bb8000 	.word	0x00bb8000
 80073c8:	007a1200 	.word	0x007a1200
 80073cc:	00f42400 	.word	0x00f42400

080073d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d101      	bne.n	80073e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e07b      	b.n	80074da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d108      	bne.n	80073fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073f2:	d009      	beq.n	8007408 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	61da      	str	r2, [r3, #28]
 80073fa:	e005      	b.n	8007408 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d106      	bne.n	8007428 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7fa fbb8 	bl	8001b98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2202      	movs	r2, #2
 800742c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800743e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007450:	431a      	orrs	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	431a      	orrs	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	431a      	orrs	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007478:	431a      	orrs	r2, r3
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	69db      	ldr	r3, [r3, #28]
 800747e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007482:	431a      	orrs	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748c:	ea42 0103 	orr.w	r1, r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007494:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	430a      	orrs	r2, r1
 800749e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	0c1b      	lsrs	r3, r3, #16
 80074a6:	f003 0104 	and.w	r1, r3, #4
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ae:	f003 0210 	and.w	r2, r3, #16
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	430a      	orrs	r2, r1
 80074b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	69da      	ldr	r2, [r3, #28]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3708      	adds	r7, #8
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b082      	sub	sp, #8
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d101      	bne.n	80074f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e041      	b.n	8007578 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d106      	bne.n	800750e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f839 	bl	8007580 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2202      	movs	r2, #2
 8007512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	3304      	adds	r3, #4
 800751e:	4619      	mov	r1, r3
 8007520:	4610      	mov	r0, r2
 8007522:	f000 f9d7 	bl	80078d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d001      	beq.n	80075ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e04e      	b.n	800764a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68da      	ldr	r2, [r3, #12]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0201 	orr.w	r2, r2, #1
 80075c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a23      	ldr	r2, [pc, #140]	; (8007658 <HAL_TIM_Base_Start_IT+0xc4>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d022      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d6:	d01d      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1f      	ldr	r2, [pc, #124]	; (800765c <HAL_TIM_Base_Start_IT+0xc8>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d018      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1e      	ldr	r2, [pc, #120]	; (8007660 <HAL_TIM_Base_Start_IT+0xcc>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d013      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a1c      	ldr	r2, [pc, #112]	; (8007664 <HAL_TIM_Base_Start_IT+0xd0>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d00e      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a1b      	ldr	r2, [pc, #108]	; (8007668 <HAL_TIM_Base_Start_IT+0xd4>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d009      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a19      	ldr	r2, [pc, #100]	; (800766c <HAL_TIM_Base_Start_IT+0xd8>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d004      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a18      	ldr	r2, [pc, #96]	; (8007670 <HAL_TIM_Base_Start_IT+0xdc>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d111      	bne.n	8007638 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2b06      	cmp	r3, #6
 8007624:	d010      	beq.n	8007648 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f042 0201 	orr.w	r2, r2, #1
 8007634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007636:	e007      	b.n	8007648 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0201 	orr.w	r2, r2, #1
 8007646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3714      	adds	r7, #20
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	40010000 	.word	0x40010000
 800765c:	40000400 	.word	0x40000400
 8007660:	40000800 	.word	0x40000800
 8007664:	40000c00 	.word	0x40000c00
 8007668:	40010400 	.word	0x40010400
 800766c:	40014000 	.word	0x40014000
 8007670:	40001800 	.word	0x40001800

08007674 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b02      	cmp	r3, #2
 8007688:	d122      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b02      	cmp	r3, #2
 8007696:	d11b      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f06f 0202 	mvn.w	r2, #2
 80076a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	f003 0303 	and.w	r3, r3, #3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f8ee 	bl	8007898 <HAL_TIM_IC_CaptureCallback>
 80076bc:	e005      	b.n	80076ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f8e0 	bl	8007884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 f8f1 	bl	80078ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	f003 0304 	and.w	r3, r3, #4
 80076da:	2b04      	cmp	r3, #4
 80076dc:	d122      	bne.n	8007724 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	f003 0304 	and.w	r3, r3, #4
 80076e8:	2b04      	cmp	r3, #4
 80076ea:	d11b      	bne.n	8007724 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f06f 0204 	mvn.w	r2, #4
 80076f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 f8c4 	bl	8007898 <HAL_TIM_IC_CaptureCallback>
 8007710:	e005      	b.n	800771e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f8b6 	bl	8007884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f8c7 	bl	80078ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	f003 0308 	and.w	r3, r3, #8
 800772e:	2b08      	cmp	r3, #8
 8007730:	d122      	bne.n	8007778 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f003 0308 	and.w	r3, r3, #8
 800773c:	2b08      	cmp	r3, #8
 800773e:	d11b      	bne.n	8007778 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f06f 0208 	mvn.w	r2, #8
 8007748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2204      	movs	r2, #4
 800774e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	69db      	ldr	r3, [r3, #28]
 8007756:	f003 0303 	and.w	r3, r3, #3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d003      	beq.n	8007766 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 f89a 	bl	8007898 <HAL_TIM_IC_CaptureCallback>
 8007764:	e005      	b.n	8007772 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f88c 	bl	8007884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f89d 	bl	80078ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	f003 0310 	and.w	r3, r3, #16
 8007782:	2b10      	cmp	r3, #16
 8007784:	d122      	bne.n	80077cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	f003 0310 	and.w	r3, r3, #16
 8007790:	2b10      	cmp	r3, #16
 8007792:	d11b      	bne.n	80077cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f06f 0210 	mvn.w	r2, #16
 800779c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2208      	movs	r2, #8
 80077a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d003      	beq.n	80077ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f870 	bl	8007898 <HAL_TIM_IC_CaptureCallback>
 80077b8:	e005      	b.n	80077c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f862 	bl	8007884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 f873 	bl	80078ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d10e      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d107      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f06f 0201 	mvn.w	r2, #1
 80077f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7f9 ff16 	bl	8001624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007802:	2b80      	cmp	r3, #128	; 0x80
 8007804:	d10e      	bne.n	8007824 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007810:	2b80      	cmp	r3, #128	; 0x80
 8007812:	d107      	bne.n	8007824 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800781c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f902 	bl	8007a28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800782e:	2b40      	cmp	r3, #64	; 0x40
 8007830:	d10e      	bne.n	8007850 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783c:	2b40      	cmp	r3, #64	; 0x40
 800783e:	d107      	bne.n	8007850 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f838 	bl	80078c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f003 0320 	and.w	r3, r3, #32
 800785a:	2b20      	cmp	r3, #32
 800785c:	d10e      	bne.n	800787c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f003 0320 	and.w	r3, r3, #32
 8007868:	2b20      	cmp	r3, #32
 800786a:	d107      	bne.n	800787c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f06f 0220 	mvn.w	r2, #32
 8007874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f8cc 	bl	8007a14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800787c:	bf00      	nop
 800787e:	3708      	adds	r7, #8
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a40      	ldr	r2, [pc, #256]	; (80079e8 <TIM_Base_SetConfig+0x114>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d013      	beq.n	8007914 <TIM_Base_SetConfig+0x40>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078f2:	d00f      	beq.n	8007914 <TIM_Base_SetConfig+0x40>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a3d      	ldr	r2, [pc, #244]	; (80079ec <TIM_Base_SetConfig+0x118>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d00b      	beq.n	8007914 <TIM_Base_SetConfig+0x40>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a3c      	ldr	r2, [pc, #240]	; (80079f0 <TIM_Base_SetConfig+0x11c>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d007      	beq.n	8007914 <TIM_Base_SetConfig+0x40>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a3b      	ldr	r2, [pc, #236]	; (80079f4 <TIM_Base_SetConfig+0x120>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d003      	beq.n	8007914 <TIM_Base_SetConfig+0x40>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a3a      	ldr	r2, [pc, #232]	; (80079f8 <TIM_Base_SetConfig+0x124>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d108      	bne.n	8007926 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800791a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a2f      	ldr	r2, [pc, #188]	; (80079e8 <TIM_Base_SetConfig+0x114>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d02b      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007934:	d027      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a2c      	ldr	r2, [pc, #176]	; (80079ec <TIM_Base_SetConfig+0x118>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d023      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a2b      	ldr	r2, [pc, #172]	; (80079f0 <TIM_Base_SetConfig+0x11c>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d01f      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a2a      	ldr	r2, [pc, #168]	; (80079f4 <TIM_Base_SetConfig+0x120>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d01b      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a29      	ldr	r2, [pc, #164]	; (80079f8 <TIM_Base_SetConfig+0x124>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d017      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a28      	ldr	r2, [pc, #160]	; (80079fc <TIM_Base_SetConfig+0x128>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d013      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a27      	ldr	r2, [pc, #156]	; (8007a00 <TIM_Base_SetConfig+0x12c>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d00f      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a26      	ldr	r2, [pc, #152]	; (8007a04 <TIM_Base_SetConfig+0x130>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d00b      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a25      	ldr	r2, [pc, #148]	; (8007a08 <TIM_Base_SetConfig+0x134>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d007      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a24      	ldr	r2, [pc, #144]	; (8007a0c <TIM_Base_SetConfig+0x138>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d003      	beq.n	8007986 <TIM_Base_SetConfig+0xb2>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a23      	ldr	r2, [pc, #140]	; (8007a10 <TIM_Base_SetConfig+0x13c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d108      	bne.n	8007998 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800798c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	4313      	orrs	r3, r2
 8007996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	689a      	ldr	r2, [r3, #8]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a0a      	ldr	r2, [pc, #40]	; (80079e8 <TIM_Base_SetConfig+0x114>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d003      	beq.n	80079cc <TIM_Base_SetConfig+0xf8>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a0c      	ldr	r2, [pc, #48]	; (80079f8 <TIM_Base_SetConfig+0x124>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d103      	bne.n	80079d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	691a      	ldr	r2, [r3, #16]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	615a      	str	r2, [r3, #20]
}
 80079da:	bf00      	nop
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	40010000 	.word	0x40010000
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40000c00 	.word	0x40000c00
 80079f8:	40010400 	.word	0x40010400
 80079fc:	40014000 	.word	0x40014000
 8007a00:	40014400 	.word	0x40014400
 8007a04:	40014800 	.word	0x40014800
 8007a08:	40001800 	.word	0x40001800
 8007a0c:	40001c00 	.word	0x40001c00
 8007a10:	40002000 	.word	0x40002000

08007a14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e03f      	b.n	8007ace <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d106      	bne.n	8007a68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f7fa f8e0 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2224      	movs	r2, #36	; 0x24
 8007a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68da      	ldr	r2, [r3, #12]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 f929 	bl	8007cd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	691a      	ldr	r2, [r3, #16]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	695a      	ldr	r2, [r3, #20]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007aa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ab4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3708      	adds	r7, #8
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b08a      	sub	sp, #40	; 0x28
 8007ada:	af02      	add	r7, sp, #8
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	60b9      	str	r1, [r7, #8]
 8007ae0:	603b      	str	r3, [r7, #0]
 8007ae2:	4613      	mov	r3, r2
 8007ae4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b20      	cmp	r3, #32
 8007af4:	d17c      	bne.n	8007bf0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d002      	beq.n	8007b02 <HAL_UART_Transmit+0x2c>
 8007afc:	88fb      	ldrh	r3, [r7, #6]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d101      	bne.n	8007b06 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e075      	b.n	8007bf2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d101      	bne.n	8007b14 <HAL_UART_Transmit+0x3e>
 8007b10:	2302      	movs	r3, #2
 8007b12:	e06e      	b.n	8007bf2 <HAL_UART_Transmit+0x11c>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2221      	movs	r2, #33	; 0x21
 8007b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b2a:	f7fa fa39 	bl	8001fa0 <HAL_GetTick>
 8007b2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	88fa      	ldrh	r2, [r7, #6]
 8007b34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	88fa      	ldrh	r2, [r7, #6]
 8007b3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b44:	d108      	bne.n	8007b58 <HAL_UART_Transmit+0x82>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d104      	bne.n	8007b58 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	61bb      	str	r3, [r7, #24]
 8007b56:	e003      	b.n	8007b60 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007b68:	e02a      	b.n	8007bc0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	2200      	movs	r2, #0
 8007b72:	2180      	movs	r1, #128	; 0x80
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f000 f840 	bl	8007bfa <UART_WaitOnFlagUntilTimeout>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d001      	beq.n	8007b84 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e036      	b.n	8007bf2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d10b      	bne.n	8007ba2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	881b      	ldrh	r3, [r3, #0]
 8007b8e:	461a      	mov	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	3302      	adds	r3, #2
 8007b9e:	61bb      	str	r3, [r7, #24]
 8007ba0:	e007      	b.n	8007bb2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	781a      	ldrb	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1cf      	bne.n	8007b6a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	2140      	movs	r1, #64	; 0x40
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 f810 	bl	8007bfa <UART_WaitOnFlagUntilTimeout>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d001      	beq.n	8007be4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e006      	b.n	8007bf2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	e000      	b.n	8007bf2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007bf0:	2302      	movs	r3, #2
  }
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3720      	adds	r7, #32
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b090      	sub	sp, #64	; 0x40
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	60f8      	str	r0, [r7, #12]
 8007c02:	60b9      	str	r1, [r7, #8]
 8007c04:	603b      	str	r3, [r7, #0]
 8007c06:	4613      	mov	r3, r2
 8007c08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c0a:	e050      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c12:	d04c      	beq.n	8007cae <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007c14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d007      	beq.n	8007c2a <UART_WaitOnFlagUntilTimeout+0x30>
 8007c1a:	f7fa f9c1 	bl	8001fa0 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d241      	bcs.n	8007cae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	330c      	adds	r3, #12
 8007c30:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c34:	e853 3f00 	ldrex	r3, [r3]
 8007c38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c40:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	330c      	adds	r3, #12
 8007c48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007c4a:	637a      	str	r2, [r7, #52]	; 0x34
 8007c4c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007c50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1e5      	bne.n	8007c2a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3314      	adds	r3, #20
 8007c64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	613b      	str	r3, [r7, #16]
   return(result);
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f023 0301 	bic.w	r3, r3, #1
 8007c74:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	3314      	adds	r3, #20
 8007c7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c7e:	623a      	str	r2, [r7, #32]
 8007c80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c82:	69f9      	ldr	r1, [r7, #28]
 8007c84:	6a3a      	ldr	r2, [r7, #32]
 8007c86:	e841 2300 	strex	r3, r2, [r1]
 8007c8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1e5      	bne.n	8007c5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2220      	movs	r2, #32
 8007c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e00f      	b.n	8007cce <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	bf0c      	ite	eq
 8007cbe:	2301      	moveq	r3, #1
 8007cc0:	2300      	movne	r3, #0
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d09f      	beq.n	8007c0c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3740      	adds	r7, #64	; 0x40
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
	...

08007cd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	b09f      	sub	sp, #124	; 0x7c
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cee:	68d9      	ldr	r1, [r3, #12]
 8007cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	ea40 0301 	orr.w	r3, r0, r1
 8007cf8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007cfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cfc:	689a      	ldr	r2, [r3, #8]
 8007cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	431a      	orrs	r2, r3
 8007d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d06:	695b      	ldr	r3, [r3, #20]
 8007d08:	431a      	orrs	r2, r3
 8007d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d1c:	f021 010c 	bic.w	r1, r1, #12
 8007d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d26:	430b      	orrs	r3, r1
 8007d28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d36:	6999      	ldr	r1, [r3, #24]
 8007d38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	ea40 0301 	orr.w	r3, r0, r1
 8007d40:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	4bc5      	ldr	r3, [pc, #788]	; (800805c <UART_SetConfig+0x384>)
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d004      	beq.n	8007d56 <UART_SetConfig+0x7e>
 8007d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	4bc3      	ldr	r3, [pc, #780]	; (8008060 <UART_SetConfig+0x388>)
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d103      	bne.n	8007d5e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d56:	f7ff f9b5 	bl	80070c4 <HAL_RCC_GetPCLK2Freq>
 8007d5a:	6778      	str	r0, [r7, #116]	; 0x74
 8007d5c:	e002      	b.n	8007d64 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d5e:	f7ff f99d 	bl	800709c <HAL_RCC_GetPCLK1Freq>
 8007d62:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d6c:	f040 80b6 	bne.w	8007edc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d72:	461c      	mov	r4, r3
 8007d74:	f04f 0500 	mov.w	r5, #0
 8007d78:	4622      	mov	r2, r4
 8007d7a:	462b      	mov	r3, r5
 8007d7c:	1891      	adds	r1, r2, r2
 8007d7e:	6439      	str	r1, [r7, #64]	; 0x40
 8007d80:	415b      	adcs	r3, r3
 8007d82:	647b      	str	r3, [r7, #68]	; 0x44
 8007d84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d88:	1912      	adds	r2, r2, r4
 8007d8a:	eb45 0303 	adc.w	r3, r5, r3
 8007d8e:	f04f 0000 	mov.w	r0, #0
 8007d92:	f04f 0100 	mov.w	r1, #0
 8007d96:	00d9      	lsls	r1, r3, #3
 8007d98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d9c:	00d0      	lsls	r0, r2, #3
 8007d9e:	4602      	mov	r2, r0
 8007da0:	460b      	mov	r3, r1
 8007da2:	1911      	adds	r1, r2, r4
 8007da4:	6639      	str	r1, [r7, #96]	; 0x60
 8007da6:	416b      	adcs	r3, r5
 8007da8:	667b      	str	r3, [r7, #100]	; 0x64
 8007daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	461a      	mov	r2, r3
 8007db0:	f04f 0300 	mov.w	r3, #0
 8007db4:	1891      	adds	r1, r2, r2
 8007db6:	63b9      	str	r1, [r7, #56]	; 0x38
 8007db8:	415b      	adcs	r3, r3
 8007dba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007dc0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007dc4:	f7f8 fd62 	bl	800088c <__aeabi_uldivmod>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4ba5      	ldr	r3, [pc, #660]	; (8008064 <UART_SetConfig+0x38c>)
 8007dce:	fba3 2302 	umull	r2, r3, r3, r2
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	011e      	lsls	r6, r3, #4
 8007dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dd8:	461c      	mov	r4, r3
 8007dda:	f04f 0500 	mov.w	r5, #0
 8007dde:	4622      	mov	r2, r4
 8007de0:	462b      	mov	r3, r5
 8007de2:	1891      	adds	r1, r2, r2
 8007de4:	6339      	str	r1, [r7, #48]	; 0x30
 8007de6:	415b      	adcs	r3, r3
 8007de8:	637b      	str	r3, [r7, #52]	; 0x34
 8007dea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007dee:	1912      	adds	r2, r2, r4
 8007df0:	eb45 0303 	adc.w	r3, r5, r3
 8007df4:	f04f 0000 	mov.w	r0, #0
 8007df8:	f04f 0100 	mov.w	r1, #0
 8007dfc:	00d9      	lsls	r1, r3, #3
 8007dfe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e02:	00d0      	lsls	r0, r2, #3
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	1911      	adds	r1, r2, r4
 8007e0a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e0c:	416b      	adcs	r3, r5
 8007e0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	461a      	mov	r2, r3
 8007e16:	f04f 0300 	mov.w	r3, #0
 8007e1a:	1891      	adds	r1, r2, r2
 8007e1c:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e1e:	415b      	adcs	r3, r3
 8007e20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e26:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007e2a:	f7f8 fd2f 	bl	800088c <__aeabi_uldivmod>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	4b8c      	ldr	r3, [pc, #560]	; (8008064 <UART_SetConfig+0x38c>)
 8007e34:	fba3 1302 	umull	r1, r3, r3, r2
 8007e38:	095b      	lsrs	r3, r3, #5
 8007e3a:	2164      	movs	r1, #100	; 0x64
 8007e3c:	fb01 f303 	mul.w	r3, r1, r3
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	00db      	lsls	r3, r3, #3
 8007e44:	3332      	adds	r3, #50	; 0x32
 8007e46:	4a87      	ldr	r2, [pc, #540]	; (8008064 <UART_SetConfig+0x38c>)
 8007e48:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4c:	095b      	lsrs	r3, r3, #5
 8007e4e:	005b      	lsls	r3, r3, #1
 8007e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e54:	441e      	add	r6, r3
 8007e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f04f 0100 	mov.w	r1, #0
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	1894      	adds	r4, r2, r2
 8007e64:	623c      	str	r4, [r7, #32]
 8007e66:	415b      	adcs	r3, r3
 8007e68:	627b      	str	r3, [r7, #36]	; 0x24
 8007e6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e6e:	1812      	adds	r2, r2, r0
 8007e70:	eb41 0303 	adc.w	r3, r1, r3
 8007e74:	f04f 0400 	mov.w	r4, #0
 8007e78:	f04f 0500 	mov.w	r5, #0
 8007e7c:	00dd      	lsls	r5, r3, #3
 8007e7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007e82:	00d4      	lsls	r4, r2, #3
 8007e84:	4622      	mov	r2, r4
 8007e86:	462b      	mov	r3, r5
 8007e88:	1814      	adds	r4, r2, r0
 8007e8a:	653c      	str	r4, [r7, #80]	; 0x50
 8007e8c:	414b      	adcs	r3, r1
 8007e8e:	657b      	str	r3, [r7, #84]	; 0x54
 8007e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f04f 0300 	mov.w	r3, #0
 8007e9a:	1891      	adds	r1, r2, r2
 8007e9c:	61b9      	str	r1, [r7, #24]
 8007e9e:	415b      	adcs	r3, r3
 8007ea0:	61fb      	str	r3, [r7, #28]
 8007ea2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ea6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007eaa:	f7f8 fcef 	bl	800088c <__aeabi_uldivmod>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	4b6c      	ldr	r3, [pc, #432]	; (8008064 <UART_SetConfig+0x38c>)
 8007eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8007eb8:	095b      	lsrs	r3, r3, #5
 8007eba:	2164      	movs	r1, #100	; 0x64
 8007ebc:	fb01 f303 	mul.w	r3, r1, r3
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	00db      	lsls	r3, r3, #3
 8007ec4:	3332      	adds	r3, #50	; 0x32
 8007ec6:	4a67      	ldr	r2, [pc, #412]	; (8008064 <UART_SetConfig+0x38c>)
 8007ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ecc:	095b      	lsrs	r3, r3, #5
 8007ece:	f003 0207 	and.w	r2, r3, #7
 8007ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4432      	add	r2, r6
 8007ed8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007eda:	e0b9      	b.n	8008050 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ede:	461c      	mov	r4, r3
 8007ee0:	f04f 0500 	mov.w	r5, #0
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	462b      	mov	r3, r5
 8007ee8:	1891      	adds	r1, r2, r2
 8007eea:	6139      	str	r1, [r7, #16]
 8007eec:	415b      	adcs	r3, r3
 8007eee:	617b      	str	r3, [r7, #20]
 8007ef0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007ef4:	1912      	adds	r2, r2, r4
 8007ef6:	eb45 0303 	adc.w	r3, r5, r3
 8007efa:	f04f 0000 	mov.w	r0, #0
 8007efe:	f04f 0100 	mov.w	r1, #0
 8007f02:	00d9      	lsls	r1, r3, #3
 8007f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f08:	00d0      	lsls	r0, r2, #3
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	eb12 0804 	adds.w	r8, r2, r4
 8007f12:	eb43 0905 	adc.w	r9, r3, r5
 8007f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f04f 0100 	mov.w	r1, #0
 8007f20:	f04f 0200 	mov.w	r2, #0
 8007f24:	f04f 0300 	mov.w	r3, #0
 8007f28:	008b      	lsls	r3, r1, #2
 8007f2a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f2e:	0082      	lsls	r2, r0, #2
 8007f30:	4640      	mov	r0, r8
 8007f32:	4649      	mov	r1, r9
 8007f34:	f7f8 fcaa 	bl	800088c <__aeabi_uldivmod>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	4b49      	ldr	r3, [pc, #292]	; (8008064 <UART_SetConfig+0x38c>)
 8007f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8007f42:	095b      	lsrs	r3, r3, #5
 8007f44:	011e      	lsls	r6, r3, #4
 8007f46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f04f 0100 	mov.w	r1, #0
 8007f4e:	4602      	mov	r2, r0
 8007f50:	460b      	mov	r3, r1
 8007f52:	1894      	adds	r4, r2, r2
 8007f54:	60bc      	str	r4, [r7, #8]
 8007f56:	415b      	adcs	r3, r3
 8007f58:	60fb      	str	r3, [r7, #12]
 8007f5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f5e:	1812      	adds	r2, r2, r0
 8007f60:	eb41 0303 	adc.w	r3, r1, r3
 8007f64:	f04f 0400 	mov.w	r4, #0
 8007f68:	f04f 0500 	mov.w	r5, #0
 8007f6c:	00dd      	lsls	r5, r3, #3
 8007f6e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f72:	00d4      	lsls	r4, r2, #3
 8007f74:	4622      	mov	r2, r4
 8007f76:	462b      	mov	r3, r5
 8007f78:	1814      	adds	r4, r2, r0
 8007f7a:	64bc      	str	r4, [r7, #72]	; 0x48
 8007f7c:	414b      	adcs	r3, r1
 8007f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f04f 0100 	mov.w	r1, #0
 8007f8a:	f04f 0200 	mov.w	r2, #0
 8007f8e:	f04f 0300 	mov.w	r3, #0
 8007f92:	008b      	lsls	r3, r1, #2
 8007f94:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f98:	0082      	lsls	r2, r0, #2
 8007f9a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007f9e:	f7f8 fc75 	bl	800088c <__aeabi_uldivmod>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	4b2f      	ldr	r3, [pc, #188]	; (8008064 <UART_SetConfig+0x38c>)
 8007fa8:	fba3 1302 	umull	r1, r3, r3, r2
 8007fac:	095b      	lsrs	r3, r3, #5
 8007fae:	2164      	movs	r1, #100	; 0x64
 8007fb0:	fb01 f303 	mul.w	r3, r1, r3
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	011b      	lsls	r3, r3, #4
 8007fb8:	3332      	adds	r3, #50	; 0x32
 8007fba:	4a2a      	ldr	r2, [pc, #168]	; (8008064 <UART_SetConfig+0x38c>)
 8007fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc0:	095b      	lsrs	r3, r3, #5
 8007fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007fc6:	441e      	add	r6, r3
 8007fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	1894      	adds	r4, r2, r2
 8007fd6:	603c      	str	r4, [r7, #0]
 8007fd8:	415b      	adcs	r3, r3
 8007fda:	607b      	str	r3, [r7, #4]
 8007fdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fe0:	1812      	adds	r2, r2, r0
 8007fe2:	eb41 0303 	adc.w	r3, r1, r3
 8007fe6:	f04f 0400 	mov.w	r4, #0
 8007fea:	f04f 0500 	mov.w	r5, #0
 8007fee:	00dd      	lsls	r5, r3, #3
 8007ff0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ff4:	00d4      	lsls	r4, r2, #3
 8007ff6:	4622      	mov	r2, r4
 8007ff8:	462b      	mov	r3, r5
 8007ffa:	eb12 0a00 	adds.w	sl, r2, r0
 8007ffe:	eb43 0b01 	adc.w	fp, r3, r1
 8008002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	4618      	mov	r0, r3
 8008008:	f04f 0100 	mov.w	r1, #0
 800800c:	f04f 0200 	mov.w	r2, #0
 8008010:	f04f 0300 	mov.w	r3, #0
 8008014:	008b      	lsls	r3, r1, #2
 8008016:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800801a:	0082      	lsls	r2, r0, #2
 800801c:	4650      	mov	r0, sl
 800801e:	4659      	mov	r1, fp
 8008020:	f7f8 fc34 	bl	800088c <__aeabi_uldivmod>
 8008024:	4602      	mov	r2, r0
 8008026:	460b      	mov	r3, r1
 8008028:	4b0e      	ldr	r3, [pc, #56]	; (8008064 <UART_SetConfig+0x38c>)
 800802a:	fba3 1302 	umull	r1, r3, r3, r2
 800802e:	095b      	lsrs	r3, r3, #5
 8008030:	2164      	movs	r1, #100	; 0x64
 8008032:	fb01 f303 	mul.w	r3, r1, r3
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	011b      	lsls	r3, r3, #4
 800803a:	3332      	adds	r3, #50	; 0x32
 800803c:	4a09      	ldr	r2, [pc, #36]	; (8008064 <UART_SetConfig+0x38c>)
 800803e:	fba2 2303 	umull	r2, r3, r2, r3
 8008042:	095b      	lsrs	r3, r3, #5
 8008044:	f003 020f 	and.w	r2, r3, #15
 8008048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4432      	add	r2, r6
 800804e:	609a      	str	r2, [r3, #8]
}
 8008050:	bf00      	nop
 8008052:	377c      	adds	r7, #124	; 0x7c
 8008054:	46bd      	mov	sp, r7
 8008056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805a:	bf00      	nop
 800805c:	40011000 	.word	0x40011000
 8008060:	40011400 	.word	0x40011400
 8008064:	51eb851f 	.word	0x51eb851f

08008068 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008068:	b084      	sub	sp, #16
 800806a:	b580      	push	{r7, lr}
 800806c:	b084      	sub	sp, #16
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
 8008072:	f107 001c 	add.w	r0, r7, #28
 8008076:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800807a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807c:	2b01      	cmp	r3, #1
 800807e:	d122      	bne.n	80080c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008084:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008094:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d105      	bne.n	80080ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f9a0 	bl	8008400 <USB_CoreReset>
 80080c0:	4603      	mov	r3, r0
 80080c2:	73fb      	strb	r3, [r7, #15]
 80080c4:	e01a      	b.n	80080fc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f994 	bl	8008400 <USB_CoreReset>
 80080d8:	4603      	mov	r3, r0
 80080da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80080dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d106      	bne.n	80080f0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38
 80080ee:	e005      	b.n	80080fc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80080fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d10b      	bne.n	800811a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f043 0206 	orr.w	r2, r3, #6
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	f043 0220 	orr.w	r2, r3, #32
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800811a:	7bfb      	ldrb	r3, [r7, #15]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008126:	b004      	add	sp, #16
 8008128:	4770      	bx	lr

0800812a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800812a:	b480      	push	{r7}
 800812c:	b083      	sub	sp, #12
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f043 0201 	orr.w	r2, r3, #1
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	f023 0201 	bic.w	r2, r3, #1
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	370c      	adds	r7, #12
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b084      	sub	sp, #16
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
 8008176:	460b      	mov	r3, r1
 8008178:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800817a:	2300      	movs	r3, #0
 800817c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800818a:	78fb      	ldrb	r3, [r7, #3]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d115      	bne.n	80081bc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800819c:	2001      	movs	r0, #1
 800819e:	f7f9 ff0b 	bl	8001fb8 <HAL_Delay>
      ms++;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	3301      	adds	r3, #1
 80081a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 f91a 	bl	80083e2 <USB_GetMode>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d01e      	beq.n	80081f2 <USB_SetCurrentMode+0x84>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2b31      	cmp	r3, #49	; 0x31
 80081b8:	d9f0      	bls.n	800819c <USB_SetCurrentMode+0x2e>
 80081ba:	e01a      	b.n	80081f2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80081bc:	78fb      	ldrb	r3, [r7, #3]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d115      	bne.n	80081ee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80081ce:	2001      	movs	r0, #1
 80081d0:	f7f9 fef2 	bl	8001fb8 <HAL_Delay>
      ms++;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3301      	adds	r3, #1
 80081d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f901 	bl	80083e2 <USB_GetMode>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d005      	beq.n	80081f2 <USB_SetCurrentMode+0x84>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b31      	cmp	r3, #49	; 0x31
 80081ea:	d9f0      	bls.n	80081ce <USB_SetCurrentMode+0x60>
 80081ec:	e001      	b.n	80081f2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	e005      	b.n	80081fe <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2b32      	cmp	r3, #50	; 0x32
 80081f6:	d101      	bne.n	80081fc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e000      	b.n	80081fe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
	...

08008208 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008212:	2300      	movs	r3, #0
 8008214:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	019b      	lsls	r3, r3, #6
 800821a:	f043 0220 	orr.w	r2, r3, #32
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	3301      	adds	r3, #1
 8008226:	60fb      	str	r3, [r7, #12]
 8008228:	4a08      	ldr	r2, [pc, #32]	; (800824c <USB_FlushTxFifo+0x44>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d901      	bls.n	8008232 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800822e:	2303      	movs	r3, #3
 8008230:	e006      	b.n	8008240 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f003 0320 	and.w	r3, r3, #32
 800823a:	2b20      	cmp	r3, #32
 800823c:	d0f1      	beq.n	8008222 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr
 800824c:	00030d40 	.word	0x00030d40

08008250 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008258:	2300      	movs	r3, #0
 800825a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2210      	movs	r2, #16
 8008260:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	3301      	adds	r3, #1
 8008266:	60fb      	str	r3, [r7, #12]
 8008268:	4a08      	ldr	r2, [pc, #32]	; (800828c <USB_FlushRxFifo+0x3c>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d901      	bls.n	8008272 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e006      	b.n	8008280 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	2b10      	cmp	r3, #16
 800827c:	d0f1      	beq.n	8008262 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	00030d40 	.word	0x00030d40

08008290 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008290:	b480      	push	{r7}
 8008292:	b089      	sub	sp, #36	; 0x24
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	4611      	mov	r1, r2
 800829c:	461a      	mov	r2, r3
 800829e:	460b      	mov	r3, r1
 80082a0:	71fb      	strb	r3, [r7, #7]
 80082a2:	4613      	mov	r3, r2
 80082a4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80082ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d123      	bne.n	80082fe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80082b6:	88bb      	ldrh	r3, [r7, #4]
 80082b8:	3303      	adds	r3, #3
 80082ba:	089b      	lsrs	r3, r3, #2
 80082bc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80082be:	2300      	movs	r3, #0
 80082c0:	61bb      	str	r3, [r7, #24]
 80082c2:	e018      	b.n	80082f6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80082c4:	79fb      	ldrb	r3, [r7, #7]
 80082c6:	031a      	lsls	r2, r3, #12
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082d0:	461a      	mov	r2, r3
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	3301      	adds	r3, #1
 80082dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	3301      	adds	r3, #1
 80082e2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	3301      	adds	r3, #1
 80082e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80082ea:	69fb      	ldr	r3, [r7, #28]
 80082ec:	3301      	adds	r3, #1
 80082ee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	3301      	adds	r3, #1
 80082f4:	61bb      	str	r3, [r7, #24]
 80082f6:	69ba      	ldr	r2, [r7, #24]
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d3e2      	bcc.n	80082c4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3724      	adds	r7, #36	; 0x24
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800830c:	b480      	push	{r7}
 800830e:	b08b      	sub	sp, #44	; 0x2c
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	4613      	mov	r3, r2
 8008318:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008322:	88fb      	ldrh	r3, [r7, #6]
 8008324:	089b      	lsrs	r3, r3, #2
 8008326:	b29b      	uxth	r3, r3
 8008328:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800832a:	88fb      	ldrh	r3, [r7, #6]
 800832c:	f003 0303 	and.w	r3, r3, #3
 8008330:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008332:	2300      	movs	r3, #0
 8008334:	623b      	str	r3, [r7, #32]
 8008336:	e014      	b.n	8008362 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008342:	601a      	str	r2, [r3, #0]
    pDest++;
 8008344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008346:	3301      	adds	r3, #1
 8008348:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800834a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834c:	3301      	adds	r3, #1
 800834e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008352:	3301      	adds	r3, #1
 8008354:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008358:	3301      	adds	r3, #1
 800835a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800835c:	6a3b      	ldr	r3, [r7, #32]
 800835e:	3301      	adds	r3, #1
 8008360:	623b      	str	r3, [r7, #32]
 8008362:	6a3a      	ldr	r2, [r7, #32]
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	429a      	cmp	r2, r3
 8008368:	d3e6      	bcc.n	8008338 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800836a:	8bfb      	ldrh	r3, [r7, #30]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d01e      	beq.n	80083ae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008370:	2300      	movs	r3, #0
 8008372:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800837a:	461a      	mov	r2, r3
 800837c:	f107 0310 	add.w	r3, r7, #16
 8008380:	6812      	ldr	r2, [r2, #0]
 8008382:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	b2db      	uxtb	r3, r3
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	fa22 f303 	lsr.w	r3, r2, r3
 8008390:	b2da      	uxtb	r2, r3
 8008392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008394:	701a      	strb	r2, [r3, #0]
      i++;
 8008396:	6a3b      	ldr	r3, [r7, #32]
 8008398:	3301      	adds	r3, #1
 800839a:	623b      	str	r3, [r7, #32]
      pDest++;
 800839c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839e:	3301      	adds	r3, #1
 80083a0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80083a2:	8bfb      	ldrh	r3, [r7, #30]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80083a8:	8bfb      	ldrh	r3, [r7, #30]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1ea      	bne.n	8008384 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80083ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	372c      	adds	r7, #44	; 0x2c
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	699b      	ldr	r3, [r3, #24]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	4013      	ands	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80083d4:	68fb      	ldr	r3, [r7, #12]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3714      	adds	r7, #20
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80083e2:	b480      	push	{r7}
 80083e4:	b083      	sub	sp, #12
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	f003 0301 	and.w	r3, r3, #1
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	3301      	adds	r3, #1
 8008410:	60fb      	str	r3, [r7, #12]
 8008412:	4a13      	ldr	r2, [pc, #76]	; (8008460 <USB_CoreReset+0x60>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d901      	bls.n	800841c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e01a      	b.n	8008452 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	691b      	ldr	r3, [r3, #16]
 8008420:	2b00      	cmp	r3, #0
 8008422:	daf3      	bge.n	800840c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	f043 0201 	orr.w	r2, r3, #1
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3301      	adds	r3, #1
 8008438:	60fb      	str	r3, [r7, #12]
 800843a:	4a09      	ldr	r2, [pc, #36]	; (8008460 <USB_CoreReset+0x60>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d901      	bls.n	8008444 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e006      	b.n	8008452 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b01      	cmp	r3, #1
 800844e:	d0f1      	beq.n	8008434 <USB_CoreReset+0x34>

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3714      	adds	r7, #20
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	00030d40 	.word	0x00030d40

08008464 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008464:	b084      	sub	sp, #16
 8008466:	b580      	push	{r7, lr}
 8008468:	b084      	sub	sp, #16
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
 800846e:	f107 001c 	add.w	r0, r7, #28
 8008472:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008480:	461a      	mov	r2, r3
 8008482:	2300      	movs	r3, #0
 8008484:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008496:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d018      	beq.n	80084e8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d10a      	bne.n	80084d2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084ca:	f043 0304 	orr.w	r3, r3, #4
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	e014      	b.n	80084fc <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084e0:	f023 0304 	bic.w	r3, r3, #4
 80084e4:	6013      	str	r3, [r2, #0]
 80084e6:	e009      	b.n	80084fc <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68ba      	ldr	r2, [r7, #8]
 80084f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084f6:	f023 0304 	bic.w	r3, r3, #4
 80084fa:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80084fc:	2110      	movs	r1, #16
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7ff fe82 	bl	8008208 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f7ff fea3 	bl	8008250 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800850a:	2300      	movs	r3, #0
 800850c:	60fb      	str	r3, [r7, #12]
 800850e:	e015      	b.n	800853c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	4413      	add	r3, r2
 8008518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800851c:	461a      	mov	r2, r3
 800851e:	f04f 33ff 	mov.w	r3, #4294967295
 8008522:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4413      	add	r3, r2
 800852c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008530:	461a      	mov	r2, r3
 8008532:	2300      	movs	r3, #0
 8008534:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3301      	adds	r3, #1
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	429a      	cmp	r2, r3
 8008542:	d3e5      	bcc.n	8008510 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f04f 32ff 	mov.w	r2, #4294967295
 8008550:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00b      	beq.n	8008576 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008564:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a13      	ldr	r2, [pc, #76]	; (80085b8 <USB_HostInit+0x154>)
 800856a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a13      	ldr	r2, [pc, #76]	; (80085bc <USB_HostInit+0x158>)
 8008570:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008574:	e009      	b.n	800858a <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2280      	movs	r2, #128	; 0x80
 800857a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a10      	ldr	r2, [pc, #64]	; (80085c0 <USB_HostInit+0x15c>)
 8008580:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	4a0f      	ldr	r2, [pc, #60]	; (80085c4 <USB_HostInit+0x160>)
 8008586:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800858a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858c:	2b00      	cmp	r3, #0
 800858e:	d105      	bne.n	800859c <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	f043 0210 	orr.w	r2, r3, #16
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	699a      	ldr	r2, [r3, #24]
 80085a0:	4b09      	ldr	r3, [pc, #36]	; (80085c8 <USB_HostInit+0x164>)
 80085a2:	4313      	orrs	r3, r2
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085b4:	b004      	add	sp, #16
 80085b6:	4770      	bx	lr
 80085b8:	01000200 	.word	0x01000200
 80085bc:	00e00300 	.word	0x00e00300
 80085c0:	00600080 	.word	0x00600080
 80085c4:	004000e0 	.word	0x004000e0
 80085c8:	a3200008 	.word	0xa3200008

080085cc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	460b      	mov	r3, r1
 80085d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085ea:	f023 0303 	bic.w	r3, r3, #3
 80085ee:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	f003 0303 	and.w	r3, r3, #3
 80085fe:	68f9      	ldr	r1, [r7, #12]
 8008600:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008604:	4313      	orrs	r3, r2
 8008606:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008608:	78fb      	ldrb	r3, [r7, #3]
 800860a:	2b01      	cmp	r3, #1
 800860c:	d107      	bne.n	800861e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008614:	461a      	mov	r2, r3
 8008616:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800861a:	6053      	str	r3, [r2, #4]
 800861c:	e009      	b.n	8008632 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800861e:	78fb      	ldrb	r3, [r7, #3]
 8008620:	2b02      	cmp	r3, #2
 8008622:	d106      	bne.n	8008632 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800862a:	461a      	mov	r2, r3
 800862c:	f241 7370 	movw	r3, #6000	; 0x1770
 8008630:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008632:	2300      	movs	r3, #0
}
 8008634:	4618      	mov	r0, r3
 8008636:	3714      	adds	r7, #20
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800864c:	2300      	movs	r3, #0
 800864e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008660:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800866a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800866e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008670:	2064      	movs	r0, #100	; 0x64
 8008672:	f7f9 fca1 	bl	8001fb8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	68fa      	ldr	r2, [r7, #12]
 800867a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800867e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008682:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008684:	200a      	movs	r0, #10
 8008686:	f7f9 fc97 	bl	8001fb8 <HAL_Delay>

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80086b8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d109      	bne.n	80086d8 <USB_DriveVbus+0x44>
 80086c4:	78fb      	ldrb	r3, [r7, #3]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d106      	bne.n	80086d8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80086d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086d6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086e2:	d109      	bne.n	80086f8 <USB_DriveVbus+0x64>
 80086e4:	78fb      	ldrb	r3, [r7, #3]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d106      	bne.n	80086f8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80086f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086f6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008706:	b480      	push	{r7}
 8008708:	b085      	sub	sp, #20
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008712:	2300      	movs	r3, #0
 8008714:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	0c5b      	lsrs	r3, r3, #17
 8008724:	f003 0303 	and.w	r3, r3, #3
}
 8008728:	4618      	mov	r0, r3
 800872a:	3714      	adds	r7, #20
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008734:	b480      	push	{r7}
 8008736:	b085      	sub	sp, #20
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	b29b      	uxth	r3, r3
}
 800874a:	4618      	mov	r0, r3
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
	...

08008758 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b088      	sub	sp, #32
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	4608      	mov	r0, r1
 8008762:	4611      	mov	r1, r2
 8008764:	461a      	mov	r2, r3
 8008766:	4603      	mov	r3, r0
 8008768:	70fb      	strb	r3, [r7, #3]
 800876a:	460b      	mov	r3, r1
 800876c:	70bb      	strb	r3, [r7, #2]
 800876e:	4613      	mov	r3, r2
 8008770:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008772:	2300      	movs	r3, #0
 8008774:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800877a:	78fb      	ldrb	r3, [r7, #3]
 800877c:	015a      	lsls	r2, r3, #5
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	4413      	add	r3, r2
 8008782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008786:	461a      	mov	r2, r3
 8008788:	f04f 33ff 	mov.w	r3, #4294967295
 800878c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800878e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008792:	2b03      	cmp	r3, #3
 8008794:	d87e      	bhi.n	8008894 <USB_HC_Init+0x13c>
 8008796:	a201      	add	r2, pc, #4	; (adr r2, 800879c <USB_HC_Init+0x44>)
 8008798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879c:	080087ad 	.word	0x080087ad
 80087a0:	08008857 	.word	0x08008857
 80087a4:	080087ad 	.word	0x080087ad
 80087a8:	08008819 	.word	0x08008819
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80087ac:	78fb      	ldrb	r3, [r7, #3]
 80087ae:	015a      	lsls	r2, r3, #5
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	4413      	add	r3, r2
 80087b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087b8:	461a      	mov	r2, r3
 80087ba:	f240 439d 	movw	r3, #1181	; 0x49d
 80087be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80087c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	da10      	bge.n	80087ea <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80087c8:	78fb      	ldrb	r3, [r7, #3]
 80087ca:	015a      	lsls	r2, r3, #5
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	4413      	add	r3, r2
 80087d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	78fa      	ldrb	r2, [r7, #3]
 80087d8:	0151      	lsls	r1, r2, #5
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	440a      	add	r2, r1
 80087de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087e6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80087e8:	e057      	b.n	800889a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d051      	beq.n	800889a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80087f6:	78fb      	ldrb	r3, [r7, #3]
 80087f8:	015a      	lsls	r2, r3, #5
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	4413      	add	r3, r2
 80087fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	78fa      	ldrb	r2, [r7, #3]
 8008806:	0151      	lsls	r1, r2, #5
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	440a      	add	r2, r1
 800880c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008810:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008814:	60d3      	str	r3, [r2, #12]
      break;
 8008816:	e040      	b.n	800889a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008818:	78fb      	ldrb	r3, [r7, #3]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	4413      	add	r3, r2
 8008820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008824:	461a      	mov	r2, r3
 8008826:	f240 639d 	movw	r3, #1693	; 0x69d
 800882a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800882c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008830:	2b00      	cmp	r3, #0
 8008832:	da34      	bge.n	800889e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008834:	78fb      	ldrb	r3, [r7, #3]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	4413      	add	r3, r2
 800883c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	78fa      	ldrb	r2, [r7, #3]
 8008844:	0151      	lsls	r1, r2, #5
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	440a      	add	r2, r1
 800884a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800884e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008852:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008854:	e023      	b.n	800889e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008856:	78fb      	ldrb	r3, [r7, #3]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	4413      	add	r3, r2
 800885e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008862:	461a      	mov	r2, r3
 8008864:	f240 2325 	movw	r3, #549	; 0x225
 8008868:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800886a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800886e:	2b00      	cmp	r3, #0
 8008870:	da17      	bge.n	80088a2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008872:	78fb      	ldrb	r3, [r7, #3]
 8008874:	015a      	lsls	r2, r3, #5
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	4413      	add	r3, r2
 800887a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	78fa      	ldrb	r2, [r7, #3]
 8008882:	0151      	lsls	r1, r2, #5
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	440a      	add	r2, r1
 8008888:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800888c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008890:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008892:	e006      	b.n	80088a2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	77fb      	strb	r3, [r7, #31]
      break;
 8008898:	e004      	b.n	80088a4 <USB_HC_Init+0x14c>
      break;
 800889a:	bf00      	nop
 800889c:	e002      	b.n	80088a4 <USB_HC_Init+0x14c>
      break;
 800889e:	bf00      	nop
 80088a0:	e000      	b.n	80088a4 <USB_HC_Init+0x14c>
      break;
 80088a2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088aa:	699a      	ldr	r2, [r3, #24]
 80088ac:	78fb      	ldrb	r3, [r7, #3]
 80088ae:	f003 030f 	and.w	r3, r3, #15
 80088b2:	2101      	movs	r1, #1
 80088b4:	fa01 f303 	lsl.w	r3, r1, r3
 80088b8:	6939      	ldr	r1, [r7, #16]
 80088ba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80088be:	4313      	orrs	r3, r2
 80088c0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80088ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	da03      	bge.n	80088de <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80088d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088da:	61bb      	str	r3, [r7, #24]
 80088dc:	e001      	b.n	80088e2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80088de:	2300      	movs	r3, #0
 80088e0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f7ff ff0f 	bl	8008706 <USB_GetHostSpeed>
 80088e8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80088ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d106      	bne.n	8008900 <USB_HC_Init+0x1a8>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d003      	beq.n	8008900 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80088f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088fc:	617b      	str	r3, [r7, #20]
 80088fe:	e001      	b.n	8008904 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008900:	2300      	movs	r3, #0
 8008902:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008904:	787b      	ldrb	r3, [r7, #1]
 8008906:	059b      	lsls	r3, r3, #22
 8008908:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800890c:	78bb      	ldrb	r3, [r7, #2]
 800890e:	02db      	lsls	r3, r3, #11
 8008910:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008914:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008916:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800891a:	049b      	lsls	r3, r3, #18
 800891c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008920:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008922:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008924:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008928:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800892e:	78fb      	ldrb	r3, [r7, #3]
 8008930:	0159      	lsls	r1, r3, #5
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	440b      	add	r3, r1
 8008936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800893a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008940:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8008942:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008946:	2b03      	cmp	r3, #3
 8008948:	d10f      	bne.n	800896a <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800894a:	78fb      	ldrb	r3, [r7, #3]
 800894c:	015a      	lsls	r2, r3, #5
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	4413      	add	r3, r2
 8008952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	78fa      	ldrb	r2, [r7, #3]
 800895a:	0151      	lsls	r1, r2, #5
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	440a      	add	r2, r1
 8008960:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008964:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008968:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800896a:	7ffb      	ldrb	r3, [r7, #31]
}
 800896c:	4618      	mov	r0, r3
 800896e:	3720      	adds	r7, #32
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b08c      	sub	sp, #48	; 0x30
 8008978:	af02      	add	r7, sp, #8
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	4613      	mov	r3, r2
 8008980:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	785b      	ldrb	r3, [r3, #1]
 800898a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800898c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008990:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800899a:	2b00      	cmp	r3, #0
 800899c:	d02d      	beq.n	80089fa <USB_HC_StartXfer+0x86>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	791b      	ldrb	r3, [r3, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d129      	bne.n	80089fa <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80089a6:	79fb      	ldrb	r3, [r7, #7]
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d117      	bne.n	80089dc <USB_HC_StartXfer+0x68>
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	79db      	ldrb	r3, [r3, #7]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d003      	beq.n	80089bc <USB_HC_StartXfer+0x48>
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	79db      	ldrb	r3, [r3, #7]
 80089b8:	2b02      	cmp	r3, #2
 80089ba:	d10f      	bne.n	80089dc <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	015a      	lsls	r2, r3, #5
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	4413      	add	r3, r2
 80089c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	69fa      	ldr	r2, [r7, #28]
 80089cc:	0151      	lsls	r1, r2, #5
 80089ce:	6a3a      	ldr	r2, [r7, #32]
 80089d0:	440a      	add	r2, r1
 80089d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089da:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80089dc:	79fb      	ldrb	r3, [r7, #7]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d10b      	bne.n	80089fa <USB_HC_StartXfer+0x86>
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	795b      	ldrb	r3, [r3, #5]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d107      	bne.n	80089fa <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	785b      	ldrb	r3, [r3, #1]
 80089ee:	4619      	mov	r1, r3
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f000 fa2f 	bl	8008e54 <USB_DoPing>
      return HAL_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	e0f8      	b.n	8008bec <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d018      	beq.n	8008a34 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	8912      	ldrh	r2, [r2, #8]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	3b01      	subs	r3, #1
 8008a0e:	68ba      	ldr	r2, [r7, #8]
 8008a10:	8912      	ldrh	r2, [r2, #8]
 8008a12:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a16:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008a18:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008a1a:	8b7b      	ldrh	r3, [r7, #26]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d90b      	bls.n	8008a38 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008a20:	8b7b      	ldrh	r3, [r7, #26]
 8008a22:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a26:	68ba      	ldr	r2, [r7, #8]
 8008a28:	8912      	ldrh	r2, [r2, #8]
 8008a2a:	fb02 f203 	mul.w	r2, r2, r3
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	611a      	str	r2, [r3, #16]
 8008a32:	e001      	b.n	8008a38 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008a34:	2301      	movs	r3, #1
 8008a36:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	78db      	ldrb	r3, [r3, #3]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d007      	beq.n	8008a50 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a42:	68ba      	ldr	r2, [r7, #8]
 8008a44:	8912      	ldrh	r2, [r2, #8]
 8008a46:	fb02 f203 	mul.w	r2, r2, r3
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	611a      	str	r2, [r3, #16]
 8008a4e:	e003      	b.n	8008a58 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	695a      	ldr	r2, [r3, #20]
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a62:	04d9      	lsls	r1, r3, #19
 8008a64:	4b63      	ldr	r3, [pc, #396]	; (8008bf4 <USB_HC_StartXfer+0x280>)
 8008a66:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a68:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	7a9b      	ldrb	r3, [r3, #10]
 8008a6e:	075b      	lsls	r3, r3, #29
 8008a70:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a74:	69f9      	ldr	r1, [r7, #28]
 8008a76:	0148      	lsls	r0, r1, #5
 8008a78:	6a39      	ldr	r1, [r7, #32]
 8008a7a:	4401      	add	r1, r0
 8008a7c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a80:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a82:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008a84:	79fb      	ldrb	r3, [r7, #7]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d009      	beq.n	8008a9e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	68d9      	ldr	r1, [r3, #12]
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	015a      	lsls	r2, r3, #5
 8008a92:	6a3b      	ldr	r3, [r7, #32]
 8008a94:	4413      	add	r3, r2
 8008a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a9a:	460a      	mov	r2, r1
 8008a9c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008a9e:	6a3b      	ldr	r3, [r7, #32]
 8008aa0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	bf0c      	ite	eq
 8008aae:	2301      	moveq	r3, #1
 8008ab0:	2300      	movne	r3, #0
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	6a3b      	ldr	r3, [r7, #32]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	69fa      	ldr	r2, [r7, #28]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	6a3a      	ldr	r2, [r7, #32]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ad0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008ad4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	6a3b      	ldr	r3, [r7, #32]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	7e7b      	ldrb	r3, [r7, #25]
 8008ae6:	075b      	lsls	r3, r3, #29
 8008ae8:	69f9      	ldr	r1, [r7, #28]
 8008aea:	0148      	lsls	r0, r1, #5
 8008aec:	6a39      	ldr	r1, [r7, #32]
 8008aee:	4401      	add	r1, r0
 8008af0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008af4:	4313      	orrs	r3, r2
 8008af6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	015a      	lsls	r2, r3, #5
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b0e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	78db      	ldrb	r3, [r3, #3]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d004      	beq.n	8008b22 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b1e:	613b      	str	r3, [r7, #16]
 8008b20:	e003      	b.n	8008b2a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b28:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b30:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	015a      	lsls	r2, r3, #5
 8008b36:	6a3b      	ldr	r3, [r7, #32]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b3e:	461a      	mov	r2, r3
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008b44:	79fb      	ldrb	r3, [r7, #7]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d001      	beq.n	8008b4e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	e04e      	b.n	8008bec <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	78db      	ldrb	r3, [r3, #3]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d149      	bne.n	8008bea <USB_HC_StartXfer+0x276>
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d045      	beq.n	8008bea <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	79db      	ldrb	r3, [r3, #7]
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d830      	bhi.n	8008bc8 <USB_HC_StartXfer+0x254>
 8008b66:	a201      	add	r2, pc, #4	; (adr r2, 8008b6c <USB_HC_StartXfer+0x1f8>)
 8008b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b6c:	08008b7d 	.word	0x08008b7d
 8008b70:	08008ba1 	.word	0x08008ba1
 8008b74:	08008b7d 	.word	0x08008b7d
 8008b78:	08008ba1 	.word	0x08008ba1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	3303      	adds	r3, #3
 8008b82:	089b      	lsrs	r3, r3, #2
 8008b84:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008b86:	8afa      	ldrh	r2, [r7, #22]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d91c      	bls.n	8008bcc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	f043 0220 	orr.w	r2, r3, #32
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b9e:	e015      	b.n	8008bcc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	695b      	ldr	r3, [r3, #20]
 8008ba4:	3303      	adds	r3, #3
 8008ba6:	089b      	lsrs	r3, r3, #2
 8008ba8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008baa:	8afa      	ldrh	r2, [r7, #22]
 8008bac:	6a3b      	ldr	r3, [r7, #32]
 8008bae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d90a      	bls.n	8008bd0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	619a      	str	r2, [r3, #24]
        }
        break;
 8008bc6:	e003      	b.n	8008bd0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008bc8:	bf00      	nop
 8008bca:	e002      	b.n	8008bd2 <USB_HC_StartXfer+0x25e>
        break;
 8008bcc:	bf00      	nop
 8008bce:	e000      	b.n	8008bd2 <USB_HC_StartXfer+0x25e>
        break;
 8008bd0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	68d9      	ldr	r1, [r3, #12]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	785a      	ldrb	r2, [r3, #1]
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	2000      	movs	r0, #0
 8008be2:	9000      	str	r0, [sp, #0]
 8008be4:	68f8      	ldr	r0, [r7, #12]
 8008be6:	f7ff fb53 	bl	8008290 <USB_WritePacket>
  }

  return HAL_OK;
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3728      	adds	r7, #40	; 0x28
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	1ff80000 	.word	0x1ff80000

08008bf8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c0a:	695b      	ldr	r3, [r3, #20]
 8008c0c:	b29b      	uxth	r3, r3
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b089      	sub	sp, #36	; 0x24
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	460b      	mov	r3, r1
 8008c24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8008c2a:	78fb      	ldrb	r3, [r7, #3]
 8008c2c:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	015a      	lsls	r2, r3, #5
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	0c9b      	lsrs	r3, r3, #18
 8008c42:	f003 0303 	and.w	r3, r3, #3
 8008c46:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	0fdb      	lsrs	r3, r3, #31
 8008c58:	f003 0301 	and.w	r3, r3, #1
 8008c5c:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	f003 0320 	and.w	r3, r3, #32
 8008c66:	2b20      	cmp	r3, #32
 8008c68:	d104      	bne.n	8008c74 <USB_HC_Halt+0x5a>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008c70:	2300      	movs	r3, #0
 8008c72:	e0e8      	b.n	8008e46 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d002      	beq.n	8008c80 <USB_HC_Halt+0x66>
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d173      	bne.n	8008d68 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	015a      	lsls	r2, r3, #5
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	4413      	add	r3, r2
 8008c88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	697a      	ldr	r2, [r7, #20]
 8008c90:	0151      	lsls	r1, r2, #5
 8008c92:	69ba      	ldr	r2, [r7, #24]
 8008c94:	440a      	add	r2, r1
 8008c96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c9e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f003 0320 	and.w	r3, r3, #32
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f040 80cb 	bne.w	8008e44 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cb2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d143      	bne.n	8008d42 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	015a      	lsls	r2, r3, #5
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	697a      	ldr	r2, [r7, #20]
 8008cca:	0151      	lsls	r1, r2, #5
 8008ccc:	69ba      	ldr	r2, [r7, #24]
 8008cce:	440a      	add	r2, r1
 8008cd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cd8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	015a      	lsls	r2, r3, #5
 8008cde:	69bb      	ldr	r3, [r7, #24]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	0151      	lsls	r1, r2, #5
 8008cec:	69ba      	ldr	r2, [r7, #24]
 8008cee:	440a      	add	r2, r1
 8008cf0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cf4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008cf8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	015a      	lsls	r2, r3, #5
 8008cfe:	69bb      	ldr	r3, [r7, #24]
 8008d00:	4413      	add	r3, r2
 8008d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	0151      	lsls	r1, r2, #5
 8008d0c:	69ba      	ldr	r2, [r7, #24]
 8008d0e:	440a      	add	r2, r1
 8008d10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d14:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d18:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	61fb      	str	r3, [r7, #28]
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d26:	d81d      	bhi.n	8008d64 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d3e:	d0ec      	beq.n	8008d1a <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d40:	e080      	b.n	8008e44 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	015a      	lsls	r2, r3, #5
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	4413      	add	r3, r2
 8008d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	697a      	ldr	r2, [r7, #20]
 8008d52:	0151      	lsls	r1, r2, #5
 8008d54:	69ba      	ldr	r2, [r7, #24]
 8008d56:	440a      	add	r2, r1
 8008d58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d60:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d62:	e06f      	b.n	8008e44 <USB_HC_Halt+0x22a>
            break;
 8008d64:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d66:	e06d      	b.n	8008e44 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	015a      	lsls	r2, r3, #5
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	0151      	lsls	r1, r2, #5
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	440a      	add	r2, r1
 8008d7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d86:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d143      	bne.n	8008e20 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	015a      	lsls	r2, r3, #5
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	4413      	add	r3, r2
 8008da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	0151      	lsls	r1, r2, #5
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	440a      	add	r2, r1
 8008dae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008db2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008db6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	015a      	lsls	r2, r3, #5
 8008dbc:	69bb      	ldr	r3, [r7, #24]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	0151      	lsls	r1, r2, #5
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	440a      	add	r2, r1
 8008dce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008dd6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	0151      	lsls	r1, r2, #5
 8008dea:	69ba      	ldr	r2, [r7, #24]
 8008dec:	440a      	add	r2, r1
 8008dee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008df2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008df6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	61fb      	str	r3, [r7, #28]
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e04:	d81d      	bhi.n	8008e42 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	015a      	lsls	r2, r3, #5
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e1c:	d0ec      	beq.n	8008df8 <USB_HC_Halt+0x1de>
 8008e1e:	e011      	b.n	8008e44 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	015a      	lsls	r2, r3, #5
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	4413      	add	r3, r2
 8008e28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	697a      	ldr	r2, [r7, #20]
 8008e30:	0151      	lsls	r1, r2, #5
 8008e32:	69ba      	ldr	r2, [r7, #24]
 8008e34:	440a      	add	r2, r1
 8008e36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e3e:	6013      	str	r3, [r2, #0]
 8008e40:	e000      	b.n	8008e44 <USB_HC_Halt+0x22a>
          break;
 8008e42:	bf00      	nop
    }
  }

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3724      	adds	r7, #36	; 0x24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
	...

08008e54 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b087      	sub	sp, #28
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008e64:	78fb      	ldrb	r3, [r7, #3]
 8008e66:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	04da      	lsls	r2, r3, #19
 8008e70:	4b15      	ldr	r3, [pc, #84]	; (8008ec8 <USB_DoPing+0x74>)
 8008e72:	4013      	ands	r3, r2
 8008e74:	693a      	ldr	r2, [r7, #16]
 8008e76:	0151      	lsls	r1, r2, #5
 8008e78:	697a      	ldr	r2, [r7, #20]
 8008e7a:	440a      	add	r2, r1
 8008e7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e84:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	015a      	lsls	r2, r3, #5
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008e9c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ea4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	015a      	lsls	r2, r3, #5
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	4413      	add	r3, r2
 8008eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	371c      	adds	r7, #28
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	1ff80000 	.word	0x1ff80000

08008ecc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b086      	sub	sp, #24
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff f935 	bl	800814c <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008ee2:	2110      	movs	r1, #16
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f7ff f98f 	bl	8008208 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7ff f9b0 	bl	8008250 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	613b      	str	r3, [r7, #16]
 8008ef4:	e01f      	b.n	8008f36 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	015a      	lsls	r2, r3, #5
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	4413      	add	r3, r2
 8008efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f0c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f14:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f1c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	015a      	lsls	r2, r3, #5
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	4413      	add	r3, r2
 8008f26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	3301      	adds	r3, #1
 8008f34:	613b      	str	r3, [r7, #16]
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	2b0f      	cmp	r3, #15
 8008f3a:	d9dc      	bls.n	8008ef6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	613b      	str	r3, [r7, #16]
 8008f40:	e034      	b.n	8008fac <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	015a      	lsls	r2, r3, #5
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	4413      	add	r3, r2
 8008f4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f58:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f60:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f68:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	015a      	lsls	r2, r3, #5
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	4413      	add	r3, r2
 8008f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f76:	461a      	mov	r2, r3
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	3301      	adds	r3, #1
 8008f80:	617b      	str	r3, [r7, #20]
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f88:	d80c      	bhi.n	8008fa4 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	015a      	lsls	r2, r3, #5
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	4413      	add	r3, r2
 8008f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fa0:	d0ec      	beq.n	8008f7c <USB_StopHost+0xb0>
 8008fa2:	e000      	b.n	8008fa6 <USB_StopHost+0xda>
        break;
 8008fa4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	3301      	adds	r3, #1
 8008faa:	613b      	str	r3, [r7, #16]
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	2b0f      	cmp	r3, #15
 8008fb0:	d9c7      	bls.n	8008f42 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008fb8:	461a      	mov	r2, r3
 8008fba:	f04f 33ff 	mov.w	r3, #4294967295
 8008fbe:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8008fc6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f7ff f8ae 	bl	800812a <USB_EnableGlobalInt>

  return HAL_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3718      	adds	r7, #24
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008fd8:	b590      	push	{r4, r7, lr}
 8008fda:	b089      	sub	sp, #36	; 0x24
 8008fdc:	af04      	add	r7, sp, #16
 8008fde:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	2202      	movs	r2, #2
 8008fe4:	2102      	movs	r1, #2
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fcb8 	bl	800995c <USBH_FindInterface>
 8008fec:	4603      	mov	r3, r0
 8008fee:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008ff0:	7bfb      	ldrb	r3, [r7, #15]
 8008ff2:	2bff      	cmp	r3, #255	; 0xff
 8008ff4:	d002      	beq.n	8008ffc <USBH_CDC_InterfaceInit+0x24>
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d901      	bls.n	8009000 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008ffc:	2302      	movs	r3, #2
 8008ffe:	e13d      	b.n	800927c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	4619      	mov	r1, r3
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 fc8d 	bl	8009924 <USBH_SelectInterface>
 800900a:	4603      	mov	r3, r0
 800900c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800900e:	7bbb      	ldrb	r3, [r7, #14]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009014:	2302      	movs	r3, #2
 8009016:	e131      	b.n	800927c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800901e:	2050      	movs	r0, #80	; 0x50
 8009020:	f004 fef2 	bl	800de08 <malloc>
 8009024:	4603      	mov	r3, r0
 8009026:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800902e:	69db      	ldr	r3, [r3, #28]
 8009030:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d101      	bne.n	800903c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8009038:	2302      	movs	r3, #2
 800903a:	e11f      	b.n	800927c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800903c:	2250      	movs	r2, #80	; 0x50
 800903e:	2100      	movs	r1, #0
 8009040:	68b8      	ldr	r0, [r7, #8]
 8009042:	f004 feff 	bl	800de44 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009046:	7bfb      	ldrb	r3, [r7, #15]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	211a      	movs	r1, #26
 800904c:	fb01 f303 	mul.w	r3, r1, r3
 8009050:	4413      	add	r3, r2
 8009052:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	b25b      	sxtb	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	da15      	bge.n	800908a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800905e:	7bfb      	ldrb	r3, [r7, #15]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	211a      	movs	r1, #26
 8009064:	fb01 f303 	mul.w	r3, r1, r3
 8009068:	4413      	add	r3, r2
 800906a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800906e:	781a      	ldrb	r2, [r3, #0]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009074:	7bfb      	ldrb	r3, [r7, #15]
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	211a      	movs	r1, #26
 800907a:	fb01 f303 	mul.w	r3, r1, r3
 800907e:	4413      	add	r3, r2
 8009080:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009084:	881a      	ldrh	r2, [r3, #0]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	785b      	ldrb	r3, [r3, #1]
 800908e:	4619      	mov	r1, r3
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f002 f890 	bl	800b1b6 <USBH_AllocPipe>
 8009096:	4603      	mov	r3, r0
 8009098:	461a      	mov	r2, r3
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	7819      	ldrb	r1, [r3, #0]
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	7858      	ldrb	r0, [r3, #1]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	8952      	ldrh	r2, [r2, #10]
 80090b6:	9202      	str	r2, [sp, #8]
 80090b8:	2203      	movs	r2, #3
 80090ba:	9201      	str	r2, [sp, #4]
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	4623      	mov	r3, r4
 80090c0:	4602      	mov	r2, r0
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f002 f848 	bl	800b158 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2200      	movs	r2, #0
 80090ce:	4619      	mov	r1, r3
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f004 fde9 	bl	800dca8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80090d6:	2300      	movs	r3, #0
 80090d8:	2200      	movs	r2, #0
 80090da:	210a      	movs	r1, #10
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 fc3d 	bl	800995c <USBH_FindInterface>
 80090e2:	4603      	mov	r3, r0
 80090e4:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80090e6:	7bfb      	ldrb	r3, [r7, #15]
 80090e8:	2bff      	cmp	r3, #255	; 0xff
 80090ea:	d002      	beq.n	80090f2 <USBH_CDC_InterfaceInit+0x11a>
 80090ec:	7bfb      	ldrb	r3, [r7, #15]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d901      	bls.n	80090f6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80090f2:	2302      	movs	r3, #2
 80090f4:	e0c2      	b.n	800927c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80090f6:	7bfb      	ldrb	r3, [r7, #15]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	211a      	movs	r1, #26
 80090fc:	fb01 f303 	mul.w	r3, r1, r3
 8009100:	4413      	add	r3, r2
 8009102:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	b25b      	sxtb	r3, r3
 800910a:	2b00      	cmp	r3, #0
 800910c:	da16      	bge.n	800913c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800910e:	7bfb      	ldrb	r3, [r7, #15]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	211a      	movs	r1, #26
 8009114:	fb01 f303 	mul.w	r3, r1, r3
 8009118:	4413      	add	r3, r2
 800911a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800911e:	781a      	ldrb	r2, [r3, #0]
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	211a      	movs	r1, #26
 800912a:	fb01 f303 	mul.w	r3, r1, r3
 800912e:	4413      	add	r3, r2
 8009130:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009134:	881a      	ldrh	r2, [r3, #0]
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	835a      	strh	r2, [r3, #26]
 800913a:	e015      	b.n	8009168 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800913c:	7bfb      	ldrb	r3, [r7, #15]
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	211a      	movs	r1, #26
 8009142:	fb01 f303 	mul.w	r3, r1, r3
 8009146:	4413      	add	r3, r2
 8009148:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800914c:	781a      	ldrb	r2, [r3, #0]
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009152:	7bfb      	ldrb	r3, [r7, #15]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	211a      	movs	r1, #26
 8009158:	fb01 f303 	mul.w	r3, r1, r3
 800915c:	4413      	add	r3, r2
 800915e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009162:	881a      	ldrh	r2, [r3, #0]
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8009168:	7bfb      	ldrb	r3, [r7, #15]
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	211a      	movs	r1, #26
 800916e:	fb01 f303 	mul.w	r3, r1, r3
 8009172:	4413      	add	r3, r2
 8009174:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	b25b      	sxtb	r3, r3
 800917c:	2b00      	cmp	r3, #0
 800917e:	da16      	bge.n	80091ae <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	211a      	movs	r1, #26
 8009186:	fb01 f303 	mul.w	r3, r1, r3
 800918a:	4413      	add	r3, r2
 800918c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009190:	781a      	ldrb	r2, [r3, #0]
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009196:	7bfb      	ldrb	r3, [r7, #15]
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	211a      	movs	r1, #26
 800919c:	fb01 f303 	mul.w	r3, r1, r3
 80091a0:	4413      	add	r3, r2
 80091a2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091a6:	881a      	ldrh	r2, [r3, #0]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	835a      	strh	r2, [r3, #26]
 80091ac:	e015      	b.n	80091da <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80091ae:	7bfb      	ldrb	r3, [r7, #15]
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	211a      	movs	r1, #26
 80091b4:	fb01 f303 	mul.w	r3, r1, r3
 80091b8:	4413      	add	r3, r2
 80091ba:	f203 3356 	addw	r3, r3, #854	; 0x356
 80091be:	781a      	ldrb	r2, [r3, #0]
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80091c4:	7bfb      	ldrb	r3, [r7, #15]
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	211a      	movs	r1, #26
 80091ca:	fb01 f303 	mul.w	r3, r1, r3
 80091ce:	4413      	add	r3, r2
 80091d0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091d4:	881a      	ldrh	r2, [r3, #0]
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	7b9b      	ldrb	r3, [r3, #14]
 80091de:	4619      	mov	r1, r3
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f001 ffe8 	bl	800b1b6 <USBH_AllocPipe>
 80091e6:	4603      	mov	r3, r0
 80091e8:	461a      	mov	r2, r3
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	7bdb      	ldrb	r3, [r3, #15]
 80091f2:	4619      	mov	r1, r3
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f001 ffde 	bl	800b1b6 <USBH_AllocPipe>
 80091fa:	4603      	mov	r3, r0
 80091fc:	461a      	mov	r2, r3
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	7b59      	ldrb	r1, [r3, #13]
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	7b98      	ldrb	r0, [r3, #14]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	8b12      	ldrh	r2, [r2, #24]
 800921a:	9202      	str	r2, [sp, #8]
 800921c:	2202      	movs	r2, #2
 800921e:	9201      	str	r2, [sp, #4]
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	4623      	mov	r3, r4
 8009224:	4602      	mov	r2, r0
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f001 ff96 	bl	800b158 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	7b19      	ldrb	r1, [r3, #12]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	7bd8      	ldrb	r0, [r3, #15]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	8b52      	ldrh	r2, [r2, #26]
 8009244:	9202      	str	r2, [sp, #8]
 8009246:	2202      	movs	r2, #2
 8009248:	9201      	str	r2, [sp, #4]
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	4623      	mov	r3, r4
 800924e:	4602      	mov	r2, r0
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 ff81 	bl	800b158 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	2200      	movs	r2, #0
 800925a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	7b5b      	ldrb	r3, [r3, #13]
 8009262:	2200      	movs	r2, #0
 8009264:	4619      	mov	r1, r3
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f004 fd1e 	bl	800dca8 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	7b1b      	ldrb	r3, [r3, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	4619      	mov	r1, r3
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f004 fd17 	bl	800dca8 <USBH_LL_SetToggle>

  return USBH_OK;
 800927a:	2300      	movs	r3, #0
}
 800927c:	4618      	mov	r0, r3
 800927e:	3714      	adds	r7, #20
 8009280:	46bd      	mov	sp, r7
 8009282:	bd90      	pop	{r4, r7, pc}

08009284 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009292:	69db      	ldr	r3, [r3, #28]
 8009294:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d00e      	beq.n	80092bc <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	4619      	mov	r1, r3
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f001 ff76 	bl	800b196 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	4619      	mov	r1, r3
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f001 ffa1 	bl	800b1f8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	7b1b      	ldrb	r3, [r3, #12]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00e      	beq.n	80092e2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	7b1b      	ldrb	r3, [r3, #12]
 80092c8:	4619      	mov	r1, r3
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f001 ff63 	bl	800b196 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	7b1b      	ldrb	r3, [r3, #12]
 80092d4:	4619      	mov	r1, r3
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f001 ff8e 	bl	800b1f8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	7b5b      	ldrb	r3, [r3, #13]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00e      	beq.n	8009308 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	7b5b      	ldrb	r3, [r3, #13]
 80092ee:	4619      	mov	r1, r3
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f001 ff50 	bl	800b196 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	7b5b      	ldrb	r3, [r3, #13]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f001 ff7b 	bl	800b1f8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800930e:	69db      	ldr	r3, [r3, #28]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00b      	beq.n	800932c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	4618      	mov	r0, r3
 800931e:	f004 fd7b 	bl	800de18 <free>
    phost->pActiveClass->pData = 0U;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009328:	2200      	movs	r2, #0
 800932a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009344:	69db      	ldr	r3, [r3, #28]
 8009346:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	3340      	adds	r3, #64	; 0x40
 800934c:	4619      	mov	r1, r3
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 f8b1 	bl	80094b6 <GetLineCoding>
 8009354:	4603      	mov	r3, r0
 8009356:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d105      	bne.n	800936a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009364:	2102      	movs	r1, #2
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800936a:	7afb      	ldrb	r3, [r7, #11]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800937c:	2301      	movs	r3, #1
 800937e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800938a:	69db      	ldr	r3, [r3, #28]
 800938c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8009394:	2b04      	cmp	r3, #4
 8009396:	d877      	bhi.n	8009488 <USBH_CDC_Process+0x114>
 8009398:	a201      	add	r2, pc, #4	; (adr r2, 80093a0 <USBH_CDC_Process+0x2c>)
 800939a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800939e:	bf00      	nop
 80093a0:	080093b5 	.word	0x080093b5
 80093a4:	080093bb 	.word	0x080093bb
 80093a8:	080093eb 	.word	0x080093eb
 80093ac:	0800945f 	.word	0x0800945f
 80093b0:	0800946d 	.word	0x0800946d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	73fb      	strb	r3, [r7, #15]
      break;
 80093b8:	e06d      	b.n	8009496 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 f897 	bl	80094f4 <SetLineCoding>
 80093c6:	4603      	mov	r3, r0
 80093c8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80093ca:	7bbb      	ldrb	r3, [r7, #14]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d104      	bne.n	80093da <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2202      	movs	r2, #2
 80093d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80093d8:	e058      	b.n	800948c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80093da:	7bbb      	ldrb	r3, [r7, #14]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d055      	beq.n	800948c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	2204      	movs	r2, #4
 80093e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80093e8:	e050      	b.n	800948c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	3340      	adds	r3, #64	; 0x40
 80093ee:	4619      	mov	r1, r3
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f860 	bl	80094b6 <GetLineCoding>
 80093f6:	4603      	mov	r3, r0
 80093f8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80093fa:	7bbb      	ldrb	r3, [r7, #14]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d126      	bne.n	800944e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	2200      	movs	r2, #0
 8009404:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009412:	791b      	ldrb	r3, [r3, #4]
 8009414:	429a      	cmp	r2, r3
 8009416:	d13b      	bne.n	8009490 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009422:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009424:	429a      	cmp	r2, r3
 8009426:	d133      	bne.n	8009490 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009432:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009434:	429a      	cmp	r2, r3
 8009436:	d12b      	bne.n	8009490 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009440:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009442:	429a      	cmp	r2, r3
 8009444:	d124      	bne.n	8009490 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 f982 	bl	8009750 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800944c:	e020      	b.n	8009490 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800944e:	7bbb      	ldrb	r3, [r7, #14]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d01d      	beq.n	8009490 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	2204      	movs	r2, #4
 8009458:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800945c:	e018      	b.n	8009490 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 f867 	bl	8009532 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f8f6 	bl	8009656 <CDC_ProcessReception>
      break;
 800946a:	e014      	b.n	8009496 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800946c:	2100      	movs	r1, #0
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f001 f951 	bl	800a716 <USBH_ClrFeature>
 8009474:	4603      	mov	r3, r0
 8009476:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009478:	7bbb      	ldrb	r3, [r7, #14]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d10a      	bne.n	8009494 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	2200      	movs	r2, #0
 8009482:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8009486:	e005      	b.n	8009494 <USBH_CDC_Process+0x120>

    default:
      break;
 8009488:	bf00      	nop
 800948a:	e004      	b.n	8009496 <USBH_CDC_Process+0x122>
      break;
 800948c:	bf00      	nop
 800948e:	e002      	b.n	8009496 <USBH_CDC_Process+0x122>
      break;
 8009490:	bf00      	nop
 8009492:	e000      	b.n	8009496 <USBH_CDC_Process+0x122>
      break;
 8009494:	bf00      	nop

  }

  return status;
 8009496:	7bfb      	ldrb	r3, [r7, #15]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80094a8:	2300      	movs	r3, #0
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b082      	sub	sp, #8
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	22a1      	movs	r2, #161	; 0xa1
 80094c4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2221      	movs	r2, #33	; 0x21
 80094ca:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2207      	movs	r2, #7
 80094dc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2207      	movs	r2, #7
 80094e2:	4619      	mov	r1, r3
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f001 faf6 	bl	800aad6 <USBH_CtlReq>
 80094ea:	4603      	mov	r3, r0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3708      	adds	r7, #8
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2221      	movs	r2, #33	; 0x21
 8009502:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2220      	movs	r2, #32
 8009508:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2200      	movs	r2, #0
 8009514:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2207      	movs	r2, #7
 800951a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	2207      	movs	r2, #7
 8009520:	4619      	mov	r1, r3
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f001 fad7 	bl	800aad6 <USBH_CtlReq>
 8009528:	4603      	mov	r3, r0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3708      	adds	r7, #8
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b086      	sub	sp, #24
 8009536:	af02      	add	r7, sp, #8
 8009538:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009540:	69db      	ldr	r3, [r3, #28]
 8009542:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009544:	2300      	movs	r3, #0
 8009546:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800954e:	2b01      	cmp	r3, #1
 8009550:	d002      	beq.n	8009558 <CDC_ProcessTransmission+0x26>
 8009552:	2b02      	cmp	r3, #2
 8009554:	d023      	beq.n	800959e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009556:	e07a      	b.n	800964e <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	8b12      	ldrh	r2, [r2, #24]
 8009560:	4293      	cmp	r3, r2
 8009562:	d90b      	bls.n	800957c <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	69d9      	ldr	r1, [r3, #28]
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	8b1a      	ldrh	r2, [r3, #24]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	7b5b      	ldrb	r3, [r3, #13]
 8009570:	2001      	movs	r0, #1
 8009572:	9000      	str	r0, [sp, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f001 fdac 	bl	800b0d2 <USBH_BulkSendData>
 800957a:	e00b      	b.n	8009594 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8009584:	b29a      	uxth	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	7b5b      	ldrb	r3, [r3, #13]
 800958a:	2001      	movs	r0, #1
 800958c:	9000      	str	r0, [sp, #0]
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f001 fd9f 	bl	800b0d2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2202      	movs	r2, #2
 8009598:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800959c:	e057      	b.n	800964e <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	7b5b      	ldrb	r3, [r3, #13]
 80095a2:	4619      	mov	r1, r3
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f004 fb55 	bl	800dc54 <USBH_LL_GetURBState>
 80095aa:	4603      	mov	r3, r0
 80095ac:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80095ae:	7afb      	ldrb	r3, [r7, #11]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d136      	bne.n	8009622 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	8b12      	ldrh	r2, [r2, #24]
 80095bc:	4293      	cmp	r3, r2
 80095be:	d90e      	bls.n	80095de <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	8b12      	ldrh	r2, [r2, #24]
 80095c8:	1a9a      	subs	r2, r3, r2
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	69db      	ldr	r3, [r3, #28]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	8b12      	ldrh	r2, [r2, #24]
 80095d6:	441a      	add	r2, r3
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	61da      	str	r2, [r3, #28]
 80095dc:	e002      	b.n	80095e4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2200      	movs	r2, #0
 80095e2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d004      	beq.n	80095f6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80095f4:	e006      	b.n	8009604 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 f892 	bl	8009728 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2204      	movs	r2, #4
 8009608:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009618:	2200      	movs	r2, #0
 800961a:	4619      	mov	r1, r3
 800961c:	f001 fee8 	bl	800b3f0 <osMessagePut>
      break;
 8009620:	e014      	b.n	800964c <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8009622:	7afb      	ldrb	r3, [r7, #11]
 8009624:	2b02      	cmp	r3, #2
 8009626:	d111      	bne.n	800964c <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2204      	movs	r2, #4
 8009634:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009644:	2200      	movs	r2, #0
 8009646:	4619      	mov	r1, r3
 8009648:	f001 fed2 	bl	800b3f0 <osMessagePut>
      break;
 800964c:	bf00      	nop
  }
}
 800964e:	bf00      	nop
 8009650:	3710      	adds	r7, #16
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b086      	sub	sp, #24
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009664:	69db      	ldr	r3, [r3, #28]
 8009666:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009668:	2300      	movs	r3, #0
 800966a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009672:	2b03      	cmp	r3, #3
 8009674:	d002      	beq.n	800967c <CDC_ProcessReception+0x26>
 8009676:	2b04      	cmp	r3, #4
 8009678:	d00e      	beq.n	8009698 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800967a:	e051      	b.n	8009720 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	6a19      	ldr	r1, [r3, #32]
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	8b5a      	ldrh	r2, [r3, #26]
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	7b1b      	ldrb	r3, [r3, #12]
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f001 fd47 	bl	800b11c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2204      	movs	r2, #4
 8009692:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009696:	e043      	b.n	8009720 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	7b1b      	ldrb	r3, [r3, #12]
 800969c:	4619      	mov	r1, r3
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f004 fad8 	bl	800dc54 <USBH_LL_GetURBState>
 80096a4:	4603      	mov	r3, r0
 80096a6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80096a8:	7cfb      	ldrb	r3, [r7, #19]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d137      	bne.n	800971e <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	7b1b      	ldrb	r3, [r3, #12]
 80096b2:	4619      	mov	r1, r3
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f004 fa3b 	bl	800db30 <USBH_LL_GetLastXferSize>
 80096ba:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d016      	beq.n	80096f4 <CDC_ProcessReception+0x9e>
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	8b5b      	ldrh	r3, [r3, #26]
 80096ca:	461a      	mov	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d910      	bls.n	80096f4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	1ad2      	subs	r2, r2, r3
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	6a1a      	ldr	r2, [r3, #32]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	441a      	add	r2, r3
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	2203      	movs	r2, #3
 80096ee:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80096f2:	e006      	b.n	8009702 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f81d 	bl	800973c <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2204      	movs	r2, #4
 8009706:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009716:	2200      	movs	r2, #0
 8009718:	4619      	mov	r1, r3
 800971a:	f001 fe69 	bl	800b3f0 <osMessagePut>
      break;
 800971e:	bf00      	nop
  }
}
 8009720:	bf00      	nop
 8009722:	3718      	adds	r7, #24
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009758:	bf00      	nop
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8009764:	b5b0      	push	{r4, r5, r7, lr}
 8009766:	b090      	sub	sp, #64	; 0x40
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	4613      	mov	r3, r2
 8009770:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d101      	bne.n	800977c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009778:	2302      	movs	r3, #2
 800977a:	e04d      	b.n	8009818 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	79fa      	ldrb	r2, [r7, #7]
 8009780:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2200      	movs	r2, #0
 8009790:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	f000 f847 	bl	8009828 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d003      	beq.n	80097c8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	68ba      	ldr	r2, [r7, #8]
 80097c4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 80097c8:	4b15      	ldr	r3, [pc, #84]	; (8009820 <USBH_Init+0xbc>)
 80097ca:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80097ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80097d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 80097d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097d8:	2100      	movs	r1, #0
 80097da:	4618      	mov	r0, r3
 80097dc:	f001 fddf 	bl	800b39e <osMessageCreate>
 80097e0:	4602      	mov	r2, r0
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 80097e8:	4b0e      	ldr	r3, [pc, #56]	; (8009824 <USBH_Init+0xc0>)
 80097ea:	f107 0414 	add.w	r4, r7, #20
 80097ee:	461d      	mov	r5, r3
 80097f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80097f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80097f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80097f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80097fc:	f107 0314 	add.w	r3, r7, #20
 8009800:	68f9      	ldr	r1, [r7, #12]
 8009802:	4618      	mov	r0, r3
 8009804:	f001 fd6b 	bl	800b2de <osThreadCreate>
 8009808:	4602      	mov	r2, r0
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8009810:	68f8      	ldr	r0, [r7, #12]
 8009812:	f004 f8d9 	bl	800d9c8 <USBH_LL_Init>

  return USBH_OK;
 8009816:	2300      	movs	r3, #0
}
 8009818:	4618      	mov	r0, r3
 800981a:	3740      	adds	r7, #64	; 0x40
 800981c:	46bd      	mov	sp, r7
 800981e:	bdb0      	pop	{r4, r5, r7, pc}
 8009820:	0800e850 	.word	0x0800e850
 8009824:	0800e860 	.word	0x0800e860

08009828 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009830:	2300      	movs	r3, #0
 8009832:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009834:	2300      	movs	r3, #0
 8009836:	60fb      	str	r3, [r7, #12]
 8009838:	e009      	b.n	800984e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	33e0      	adds	r3, #224	; 0xe0
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4413      	add	r3, r2
 8009844:	2200      	movs	r2, #0
 8009846:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	3301      	adds	r3, #1
 800984c:	60fb      	str	r3, [r7, #12]
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2b0e      	cmp	r3, #14
 8009852:	d9f2      	bls.n	800983a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009854:	2300      	movs	r3, #0
 8009856:	60fb      	str	r3, [r7, #12]
 8009858:	e009      	b.n	800986e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4413      	add	r3, r2
 8009860:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009864:	2200      	movs	r2, #0
 8009866:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	3301      	adds	r3, #1
 800986c:	60fb      	str	r3, [r7, #12]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009874:	d3f1      	bcc.n	800985a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2201      	movs	r2, #1
 8009886:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2240      	movs	r2, #64	; 0x40
 800989a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2201      	movs	r2, #1
 80098ae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3714      	adds	r7, #20
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d016      	beq.n	8009912 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10e      	bne.n	800990c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098f4:	1c59      	adds	r1, r3, #1
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80098fc:	687a      	ldr	r2, [r7, #4]
 80098fe:	33de      	adds	r3, #222	; 0xde
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009906:	2300      	movs	r3, #0
 8009908:	73fb      	strb	r3, [r7, #15]
 800990a:	e004      	b.n	8009916 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800990c:	2302      	movs	r3, #2
 800990e:	73fb      	strb	r3, [r7, #15]
 8009910:	e001      	b.n	8009916 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009912:	2302      	movs	r3, #2
 8009914:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009916:	7bfb      	ldrb	r3, [r7, #15]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	460b      	mov	r3, r1
 800992e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009930:	2300      	movs	r3, #0
 8009932:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800993a:	78fa      	ldrb	r2, [r7, #3]
 800993c:	429a      	cmp	r2, r3
 800993e:	d204      	bcs.n	800994a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009948:	e001      	b.n	800994e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800994a:	2302      	movs	r3, #2
 800994c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800994e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3714      	adds	r7, #20
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800995c:	b480      	push	{r7}
 800995e:	b087      	sub	sp, #28
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	4608      	mov	r0, r1
 8009966:	4611      	mov	r1, r2
 8009968:	461a      	mov	r2, r3
 800996a:	4603      	mov	r3, r0
 800996c:	70fb      	strb	r3, [r7, #3]
 800996e:	460b      	mov	r3, r1
 8009970:	70bb      	strb	r3, [r7, #2]
 8009972:	4613      	mov	r3, r2
 8009974:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009976:	2300      	movs	r3, #0
 8009978:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800997a:	2300      	movs	r3, #0
 800997c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009984:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009986:	e025      	b.n	80099d4 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009988:	7dfb      	ldrb	r3, [r7, #23]
 800998a:	221a      	movs	r2, #26
 800998c:	fb02 f303 	mul.w	r3, r2, r3
 8009990:	3308      	adds	r3, #8
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	4413      	add	r3, r2
 8009996:	3302      	adds	r3, #2
 8009998:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	795b      	ldrb	r3, [r3, #5]
 800999e:	78fa      	ldrb	r2, [r7, #3]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d002      	beq.n	80099aa <USBH_FindInterface+0x4e>
 80099a4:	78fb      	ldrb	r3, [r7, #3]
 80099a6:	2bff      	cmp	r3, #255	; 0xff
 80099a8:	d111      	bne.n	80099ce <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80099ae:	78ba      	ldrb	r2, [r7, #2]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d002      	beq.n	80099ba <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099b4:	78bb      	ldrb	r3, [r7, #2]
 80099b6:	2bff      	cmp	r3, #255	; 0xff
 80099b8:	d109      	bne.n	80099ce <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099be:	787a      	ldrb	r2, [r7, #1]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d002      	beq.n	80099ca <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099c4:	787b      	ldrb	r3, [r7, #1]
 80099c6:	2bff      	cmp	r3, #255	; 0xff
 80099c8:	d101      	bne.n	80099ce <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80099ca:	7dfb      	ldrb	r3, [r7, #23]
 80099cc:	e006      	b.n	80099dc <USBH_FindInterface+0x80>
    }
    if_ix++;
 80099ce:	7dfb      	ldrb	r3, [r7, #23]
 80099d0:	3301      	adds	r3, #1
 80099d2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80099d4:	7dfb      	ldrb	r3, [r7, #23]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d9d6      	bls.n	8009988 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80099da:	23ff      	movs	r3, #255	; 0xff
}
 80099dc:	4618      	mov	r0, r3
 80099de:	371c      	adds	r7, #28
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b082      	sub	sp, #8
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f004 f825 	bl	800da40 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80099f6:	2101      	movs	r1, #1
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f004 f93e 	bl	800dc7a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3708      	adds	r7, #8
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af04      	add	r7, sp, #16
 8009a0e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009a10:	2302      	movs	r3, #2
 8009a12:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009a14:	2300      	movs	r3, #0
 8009a16:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d102      	bne.n	8009a2a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2203      	movs	r2, #3
 8009a28:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	2b0b      	cmp	r3, #11
 8009a32:	f200 823c 	bhi.w	8009eae <USBH_Process+0x4a6>
 8009a36:	a201      	add	r2, pc, #4	; (adr r2, 8009a3c <USBH_Process+0x34>)
 8009a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3c:	08009a6d 	.word	0x08009a6d
 8009a40:	08009abb 	.word	0x08009abb
 8009a44:	08009b3f 	.word	0x08009b3f
 8009a48:	08009e2d 	.word	0x08009e2d
 8009a4c:	08009eaf 	.word	0x08009eaf
 8009a50:	08009bff 	.word	0x08009bff
 8009a54:	08009db7 	.word	0x08009db7
 8009a58:	08009c51 	.word	0x08009c51
 8009a5c:	08009c8d 	.word	0x08009c8d
 8009a60:	08009cc7 	.word	0x08009cc7
 8009a64:	08009d0f 	.word	0x08009d0f
 8009a68:	08009e15 	.word	0x08009e15
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009a72:	b2db      	uxtb	r3, r3
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 821c 	beq.w	8009eb2 <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009a80:	20c8      	movs	r0, #200	; 0xc8
 8009a82:	f004 f941 	bl	800dd08 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f004 f837 	bl	800dafa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	f001 fc9c 	bl	800b3f0 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009ab8:	e1fb      	b.n	8009eb2 <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d107      	bne.n	8009ad4 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2202      	movs	r2, #2
 8009ad0:	701a      	strb	r2, [r3, #0]
 8009ad2:	e025      	b.n	8009b20 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ade:	d914      	bls.n	8009b0a <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009af6:	2b03      	cmp	r3, #3
 8009af8:	d903      	bls.n	8009b02 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	220d      	movs	r2, #13
 8009afe:	701a      	strb	r2, [r3, #0]
 8009b00:	e00e      	b.n	8009b20 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	701a      	strb	r2, [r3, #0]
 8009b08:	e00a      	b.n	8009b20 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009b10:	f103 020a 	add.w	r2, r3, #10
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009b1a:	200a      	movs	r0, #10
 8009b1c:	f004 f8f4 	bl	800dd08 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2201      	movs	r2, #1
 8009b24:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b34:	2200      	movs	r2, #0
 8009b36:	4619      	mov	r1, r3
 8009b38:	f001 fc5a 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009b3c:	e1c0      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d005      	beq.n	8009b54 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b4e:	2104      	movs	r1, #4
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009b54:	2064      	movs	r0, #100	; 0x64
 8009b56:	f004 f8d7 	bl	800dd08 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f003 ffa6 	bl	800daac <USBH_LL_GetSpeed>
 8009b60:	4603      	mov	r3, r0
 8009b62:	461a      	mov	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2205      	movs	r2, #5
 8009b6e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009b70:	2100      	movs	r1, #0
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f001 fb1f 	bl	800b1b6 <USBH_AllocPipe>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009b80:	2180      	movs	r1, #128	; 0x80
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f001 fb17 	bl	800b1b6 <USBH_AllocPipe>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	7919      	ldrb	r1, [r3, #4]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009ba4:	b292      	uxth	r2, r2
 8009ba6:	9202      	str	r2, [sp, #8]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	9201      	str	r2, [sp, #4]
 8009bac:	9300      	str	r3, [sp, #0]
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2280      	movs	r2, #128	; 0x80
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f001 fad0 	bl	800b158 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	7959      	ldrb	r1, [r3, #5]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009bcc:	b292      	uxth	r2, r2
 8009bce:	9202      	str	r2, [sp, #8]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	9201      	str	r2, [sp, #4]
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2200      	movs	r2, #0
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f001 fabc 	bl	800b158 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	f001 fbfa 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009bfc:	e160      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 f964 	bl	8009ecc <USBH_HandleEnum>
 8009c04:	4603      	mov	r3, r0
 8009c06:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009c08:	7bbb      	ldrb	r3, [r7, #14]
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f040 8152 	bne.w	8009eb6 <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d103      	bne.n	8009c2c <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2208      	movs	r2, #8
 8009c28:	701a      	strb	r2, [r3, #0]
 8009c2a:	e002      	b.n	8009c32 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2207      	movs	r2, #7
 8009c30:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2205      	movs	r2, #5
 8009c36:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c46:	2200      	movs	r2, #0
 8009c48:	4619      	mov	r1, r3
 8009c4a:	f001 fbd1 	bl	800b3f0 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009c4e:	e132      	b.n	8009eb6 <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 812f 	beq.w	8009eba <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c62:	2101      	movs	r1, #1
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2208      	movs	r2, #8
 8009c6c:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2205      	movs	r2, #5
 8009c72:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c82:	2200      	movs	r2, #0
 8009c84:	4619      	mov	r1, r3
 8009c86:	f001 fbb3 	bl	800b3f0 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009c8a:	e116      	b.n	8009eba <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fcf6 	bl	800a688 <USBH_SetCfg>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d102      	bne.n	8009ca8 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2209      	movs	r2, #9
 8009ca6:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	f001 fb96 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009cc4:	e0fc      	b.n	8009ec0 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009ccc:	f003 0320 	and.w	r3, r3, #32
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d00a      	beq.n	8009cea <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009cd4:	2101      	movs	r1, #1
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 fcf9 	bl	800a6ce <USBH_SetFeature>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d106      	bne.n	8009cf0 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	220a      	movs	r2, #10
 8009ce6:	701a      	strb	r2, [r3, #0]
 8009ce8:	e002      	b.n	8009cf0 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	220a      	movs	r2, #10
 8009cee:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009d04:	2200      	movs	r2, #0
 8009d06:	4619      	mov	r1, r3
 8009d08:	f001 fb72 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009d0c:	e0d8      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d03f      	beq.n	8009d98 <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d20:	2300      	movs	r3, #0
 8009d22:	73fb      	strb	r3, [r7, #15]
 8009d24:	e016      	b.n	8009d54 <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009d26:	7bfa      	ldrb	r2, [r7, #15]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	32de      	adds	r2, #222	; 0xde
 8009d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d30:	791a      	ldrb	r2, [r3, #4]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d108      	bne.n	8009d4e <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009d3c:	7bfa      	ldrb	r2, [r7, #15]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	32de      	adds	r2, #222	; 0xde
 8009d42:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009d4c:	e005      	b.n	8009d5a <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d4e:	7bfb      	ldrb	r3, [r7, #15]
 8009d50:	3301      	adds	r3, #1
 8009d52:	73fb      	strb	r3, [r7, #15]
 8009d54:	7bfb      	ldrb	r3, [r7, #15]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d0e5      	beq.n	8009d26 <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d016      	beq.n	8009d92 <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	4798      	blx	r3
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d109      	bne.n	8009d8a <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2206      	movs	r2, #6
 8009d7a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d82:	2103      	movs	r1, #3
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	4798      	blx	r3
 8009d88:	e006      	b.n	8009d98 <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	220d      	movs	r2, #13
 8009d8e:	701a      	strb	r2, [r3, #0]
 8009d90:	e002      	b.n	8009d98 <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	220d      	movs	r2, #13
 8009d96:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2205      	movs	r2, #5
 8009d9c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009dac:	2200      	movs	r2, #0
 8009dae:	4619      	mov	r1, r3
 8009db0:	f001 fb1e 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009db4:	e084      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d017      	beq.n	8009df0 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	4798      	blx	r3
 8009dcc:	4603      	mov	r3, r0
 8009dce:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009dd0:	7bbb      	ldrb	r3, [r7, #14]
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d103      	bne.n	8009de0 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	220b      	movs	r2, #11
 8009ddc:	701a      	strb	r2, [r3, #0]
 8009dde:	e00a      	b.n	8009df6 <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 8009de0:	7bbb      	ldrb	r3, [r7, #14]
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	2b02      	cmp	r3, #2
 8009de6:	d106      	bne.n	8009df6 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	220d      	movs	r2, #13
 8009dec:	701a      	strb	r2, [r3, #0]
 8009dee:	e002      	b.n	8009df6 <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	220d      	movs	r2, #13
 8009df4:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2205      	movs	r2, #5
 8009dfa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	f001 faef 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009e12:	e055      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d04f      	beq.n	8009ebe <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e24:	695b      	ldr	r3, [r3, #20]
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	4798      	blx	r3
      }
      break;
 8009e2a:	e048      	b.n	8009ebe <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f7ff fcf7 	bl	8009828 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d009      	beq.n	8009e58 <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e4a:	68db      	ldr	r3, [r3, #12]
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d005      	beq.n	8009e6e <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e68:	2105      	movs	r1, #5
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d107      	bne.n	8009e8a <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7ff fdb0 	bl	80099e8 <USBH_Start>
 8009e88:	e002      	b.n	8009e90 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f003 fdd8 	bl	800da40 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	f001 faa2 	bl	800b3f0 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009eac:	e008      	b.n	8009ec0 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009eae:	bf00      	nop
 8009eb0:	e006      	b.n	8009ec0 <USBH_Process+0x4b8>
      break;
 8009eb2:	bf00      	nop
 8009eb4:	e004      	b.n	8009ec0 <USBH_Process+0x4b8>
      break;
 8009eb6:	bf00      	nop
 8009eb8:	e002      	b.n	8009ec0 <USBH_Process+0x4b8>
    break;
 8009eba:	bf00      	nop
 8009ebc:	e000      	b.n	8009ec0 <USBH_Process+0x4b8>
      break;
 8009ebe:	bf00      	nop
  }
  return USBH_OK;
 8009ec0:	2300      	movs	r3, #0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3710      	adds	r7, #16
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop

08009ecc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b088      	sub	sp, #32
 8009ed0:	af04      	add	r7, sp, #16
 8009ed2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	785b      	ldrb	r3, [r3, #1]
 8009ee0:	2b07      	cmp	r3, #7
 8009ee2:	f200 8208 	bhi.w	800a2f6 <USBH_HandleEnum+0x42a>
 8009ee6:	a201      	add	r2, pc, #4	; (adr r2, 8009eec <USBH_HandleEnum+0x20>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f0d 	.word	0x08009f0d
 8009ef0:	08009fcb 	.word	0x08009fcb
 8009ef4:	0800a035 	.word	0x0800a035
 8009ef8:	0800a0c3 	.word	0x0800a0c3
 8009efc:	0800a12d 	.word	0x0800a12d
 8009f00:	0800a19d 	.word	0x0800a19d
 8009f04:	0800a239 	.word	0x0800a239
 8009f08:	0800a2b7 	.word	0x0800a2b7
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009f0c:	2108      	movs	r1, #8
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 faea 	bl	800a4e8 <USBH_Get_DevDesc>
 8009f14:	4603      	mov	r3, r0
 8009f16:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f18:	7bbb      	ldrb	r3, [r7, #14]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d130      	bne.n	8009f80 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	7919      	ldrb	r1, [r3, #4]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f42:	b292      	uxth	r2, r2
 8009f44:	9202      	str	r2, [sp, #8]
 8009f46:	2200      	movs	r2, #0
 8009f48:	9201      	str	r2, [sp, #4]
 8009f4a:	9300      	str	r3, [sp, #0]
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2280      	movs	r2, #128	; 0x80
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f001 f901 	bl	800b158 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	7959      	ldrb	r1, [r3, #5]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f6a:	b292      	uxth	r2, r2
 8009f6c:	9202      	str	r2, [sp, #8]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	9201      	str	r2, [sp, #4]
 8009f72:	9300      	str	r3, [sp, #0]
 8009f74:	4603      	mov	r3, r0
 8009f76:	2200      	movs	r2, #0
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f001 f8ed 	bl	800b158 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009f7e:	e1bc      	b.n	800a2fa <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009f80:	7bbb      	ldrb	r3, [r7, #14]
 8009f82:	2b03      	cmp	r3, #3
 8009f84:	f040 81b9 	bne.w	800a2fa <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f8e:	3301      	adds	r3, #1
 8009f90:	b2da      	uxtb	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f9e:	2b03      	cmp	r3, #3
 8009fa0:	d903      	bls.n	8009faa <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	220d      	movs	r2, #13
 8009fa6:	701a      	strb	r2, [r3, #0]
      break;
 8009fa8:	e1a7      	b.n	800a2fa <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	795b      	ldrb	r3, [r3, #5]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f001 f921 	bl	800b1f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	791b      	ldrb	r3, [r3, #4]
 8009fba:	4619      	mov	r1, r3
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f001 f91b 	bl	800b1f8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	701a      	strb	r2, [r3, #0]
      break;
 8009fc8:	e197      	b.n	800a2fa <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009fca:	2112      	movs	r1, #18
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fa8b 	bl	800a4e8 <USBH_Get_DevDesc>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d103      	bne.n	8009fe4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2202      	movs	r2, #2
 8009fe0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009fe2:	e18c      	b.n	800a2fe <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fe4:	7bbb      	ldrb	r3, [r7, #14]
 8009fe6:	2b03      	cmp	r3, #3
 8009fe8:	f040 8189 	bne.w	800a2fe <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	b2da      	uxtb	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a002:	2b03      	cmp	r3, #3
 800a004:	d903      	bls.n	800a00e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	220d      	movs	r2, #13
 800a00a:	701a      	strb	r2, [r3, #0]
      break;
 800a00c:	e177      	b.n	800a2fe <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	795b      	ldrb	r3, [r3, #5]
 800a012:	4619      	mov	r1, r3
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f001 f8ef 	bl	800b1f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	791b      	ldrb	r3, [r3, #4]
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f001 f8e9 	bl	800b1f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2200      	movs	r2, #0
 800a02a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	701a      	strb	r2, [r3, #0]
      break;
 800a032:	e164      	b.n	800a2fe <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a034:	2101      	movs	r1, #1
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 fb02 	bl	800a640 <USBH_SetAddress>
 800a03c:	4603      	mov	r3, r0
 800a03e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a040:	7bbb      	ldrb	r3, [r7, #14]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d132      	bne.n	800a0ac <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a046:	2002      	movs	r0, #2
 800a048:	f003 fe5e 	bl	800dd08 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2201      	movs	r2, #1
 800a050:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2203      	movs	r2, #3
 800a058:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	7919      	ldrb	r1, [r3, #4]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a06e:	b292      	uxth	r2, r2
 800a070:	9202      	str	r2, [sp, #8]
 800a072:	2200      	movs	r2, #0
 800a074:	9201      	str	r2, [sp, #4]
 800a076:	9300      	str	r3, [sp, #0]
 800a078:	4603      	mov	r3, r0
 800a07a:	2280      	movs	r2, #128	; 0x80
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f001 f86b 	bl	800b158 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	7959      	ldrb	r1, [r3, #5]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a096:	b292      	uxth	r2, r2
 800a098:	9202      	str	r2, [sp, #8]
 800a09a:	2200      	movs	r2, #0
 800a09c:	9201      	str	r2, [sp, #4]
 800a09e:	9300      	str	r3, [sp, #0]
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f001 f857 	bl	800b158 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a0aa:	e12a      	b.n	800a302 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0ac:	7bbb      	ldrb	r3, [r7, #14]
 800a0ae:	2b03      	cmp	r3, #3
 800a0b0:	f040 8127 	bne.w	800a302 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	220d      	movs	r2, #13
 800a0b8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	705a      	strb	r2, [r3, #1]
      break;
 800a0c0:	e11f      	b.n	800a302 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a0c2:	2109      	movs	r1, #9
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 fa37 	bl	800a538 <USBH_Get_CfgDesc>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0ce:	7bbb      	ldrb	r3, [r7, #14]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d103      	bne.n	800a0dc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2204      	movs	r2, #4
 800a0d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a0da:	e114      	b.n	800a306 <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0dc:	7bbb      	ldrb	r3, [r7, #14]
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	f040 8111 	bne.w	800a306 <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	b2da      	uxtb	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0fa:	2b03      	cmp	r3, #3
 800a0fc:	d903      	bls.n	800a106 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	220d      	movs	r2, #13
 800a102:	701a      	strb	r2, [r3, #0]
      break;
 800a104:	e0ff      	b.n	800a306 <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	795b      	ldrb	r3, [r3, #5]
 800a10a:	4619      	mov	r1, r3
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f001 f873 	bl	800b1f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	791b      	ldrb	r3, [r3, #4]
 800a116:	4619      	mov	r1, r3
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f001 f86d 	bl	800b1f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	701a      	strb	r2, [r3, #0]
      break;
 800a12a:	e0ec      	b.n	800a306 <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a132:	4619      	mov	r1, r3
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f9ff 	bl	800a538 <USBH_Get_CfgDesc>
 800a13a:	4603      	mov	r3, r0
 800a13c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a13e:	7bbb      	ldrb	r3, [r7, #14]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d103      	bne.n	800a14c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2205      	movs	r2, #5
 800a148:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a14a:	e0de      	b.n	800a30a <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a14c:	7bbb      	ldrb	r3, [r7, #14]
 800a14e:	2b03      	cmp	r3, #3
 800a150:	f040 80db 	bne.w	800a30a <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a15a:	3301      	adds	r3, #1
 800a15c:	b2da      	uxtb	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a16a:	2b03      	cmp	r3, #3
 800a16c:	d903      	bls.n	800a176 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	220d      	movs	r2, #13
 800a172:	701a      	strb	r2, [r3, #0]
      break;
 800a174:	e0c9      	b.n	800a30a <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	795b      	ldrb	r3, [r3, #5]
 800a17a:	4619      	mov	r1, r3
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f001 f83b 	bl	800b1f8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	791b      	ldrb	r3, [r3, #4]
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f001 f835 	bl	800b1f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2200      	movs	r2, #0
 800a198:	701a      	strb	r2, [r3, #0]
      break;
 800a19a:	e0b6      	b.n	800a30a <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d036      	beq.n	800a214 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1b2:	23ff      	movs	r3, #255	; 0xff
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 f9e3 	bl	800a580 <USBH_Get_StringDesc>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a1be:	7bbb      	ldrb	r3, [r7, #14]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d111      	bne.n	800a1e8 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2206      	movs	r2, #6
 800a1c8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2205      	movs	r2, #5
 800a1ce:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a1de:	2200      	movs	r2, #0
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	f001 f905 	bl	800b3f0 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a1e6:	e092      	b.n	800a30e <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1e8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	f040 808f 	bne.w	800a30e <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2206      	movs	r2, #6
 800a1f4:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2205      	movs	r2, #5
 800a1fa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a20a:	2200      	movs	r2, #0
 800a20c:	4619      	mov	r1, r3
 800a20e:	f001 f8ef 	bl	800b3f0 <osMessagePut>
      break;
 800a212:	e07c      	b.n	800a30e <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2206      	movs	r2, #6
 800a218:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2205      	movs	r2, #5
 800a21e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a22e:	2200      	movs	r2, #0
 800a230:	4619      	mov	r1, r3
 800a232:	f001 f8dd 	bl	800b3f0 <osMessagePut>
      break;
 800a236:	e06a      	b.n	800a30e <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d027      	beq.n	800a292 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a24e:	23ff      	movs	r3, #255	; 0xff
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 f995 	bl	800a580 <USBH_Get_StringDesc>
 800a256:	4603      	mov	r3, r0
 800a258:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a25a:	7bbb      	ldrb	r3, [r7, #14]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d103      	bne.n	800a268 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2207      	movs	r2, #7
 800a264:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a266:	e054      	b.n	800a312 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a268:	7bbb      	ldrb	r3, [r7, #14]
 800a26a:	2b03      	cmp	r3, #3
 800a26c:	d151      	bne.n	800a312 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2207      	movs	r2, #7
 800a272:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2205      	movs	r2, #5
 800a278:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a288:	2200      	movs	r2, #0
 800a28a:	4619      	mov	r1, r3
 800a28c:	f001 f8b0 	bl	800b3f0 <osMessagePut>
      break;
 800a290:	e03f      	b.n	800a312 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2207      	movs	r2, #7
 800a296:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2205      	movs	r2, #5
 800a29c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	f001 f89e 	bl	800b3f0 <osMessagePut>
      break;
 800a2b4:	e02d      	b.n	800a312 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d017      	beq.n	800a2f0 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2cc:	23ff      	movs	r3, #255	; 0xff
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 f956 	bl	800a580 <USBH_Get_StringDesc>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2d8:	7bbb      	ldrb	r3, [r7, #14]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d102      	bne.n	800a2e4 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a2e2:	e018      	b.n	800a316 <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2e4:	7bbb      	ldrb	r3, [r7, #14]
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	d115      	bne.n	800a316 <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	73fb      	strb	r3, [r7, #15]
      break;
 800a2ee:	e012      	b.n	800a316 <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	73fb      	strb	r3, [r7, #15]
      break;
 800a2f4:	e00f      	b.n	800a316 <USBH_HandleEnum+0x44a>

    default:
      break;
 800a2f6:	bf00      	nop
 800a2f8:	e00e      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a2fa:	bf00      	nop
 800a2fc:	e00c      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a2fe:	bf00      	nop
 800a300:	e00a      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a302:	bf00      	nop
 800a304:	e008      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a306:	bf00      	nop
 800a308:	e006      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a30a:	bf00      	nop
 800a30c:	e004      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a30e:	bf00      	nop
 800a310:	e002      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a312:	bf00      	nop
 800a314:	e000      	b.n	800a318 <USBH_HandleEnum+0x44c>
      break;
 800a316:	bf00      	nop
  }
  return Status;
 800a318:	7bfb      	ldrb	r3, [r7, #15]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3710      	adds	r7, #16
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop

0800a324 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a324:	b480      	push	{r7}
 800a326:	b083      	sub	sp, #12
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	683a      	ldr	r2, [r7, #0]
 800a332:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a336:	bf00      	nop
 800a338:	370c      	adds	r7, #12
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr

0800a342 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a342:	b580      	push	{r7, lr}
 800a344:	b082      	sub	sp, #8
 800a346:	af00      	add	r7, sp, #0
 800a348:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a350:	1c5a      	adds	r2, r3, #1
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f000 f804 	bl	800a366 <USBH_HandleSof>
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}

0800a366 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a366:	b580      	push	{r7, lr}
 800a368:	b082      	sub	sp, #8
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	781b      	ldrb	r3, [r3, #0]
 800a372:	b2db      	uxtb	r3, r3
 800a374:	2b0b      	cmp	r3, #11
 800a376:	d10a      	bne.n	800a38e <USBH_HandleSof+0x28>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d005      	beq.n	800a38e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a388:	699b      	ldr	r3, [r3, #24]
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	4798      	blx	r3
  }
}
 800a38e:	bf00      	nop
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b082      	sub	sp, #8
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	4619      	mov	r1, r3
 800a3be:	f001 f817 	bl	800b3f0 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800a3c2:	bf00      	nop
}
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a3ca:	b480      	push	{r7}
 800a3cc:	b083      	sub	sp, #12
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a3da:	bf00      	nop
}
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr

0800a3e6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b082      	sub	sp, #8
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2200      	movs	r2, #0
 800a402:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2201      	movs	r2, #1
 800a40a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a41a:	2200      	movs	r2, #0
 800a41c:	4619      	mov	r1, r3
 800a41e:	f000 ffe7 	bl	800b3f0 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a422:	2300      	movs	r3, #0
}
 800a424:	4618      	mov	r0, r3
 800a426:	3708      	adds	r7, #8
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f003 fb12 	bl	800da76 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	791b      	ldrb	r3, [r3, #4]
 800a456:	4619      	mov	r1, r3
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fecd 	bl	800b1f8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	795b      	ldrb	r3, [r3, #5]
 800a462:	4619      	mov	r1, r3
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fec7 	bl	800b1f8 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2201      	movs	r2, #1
 800a46e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a47e:	2200      	movs	r2, #0
 800a480:	4619      	mov	r1, r3
 800a482:	f000 ffb5 	bl	800b3f0 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b086      	sub	sp, #24
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 800a49e:	f107 030c 	add.w	r3, r7, #12
 800a4a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 ffe2 	bl	800b470 <osMessageGet>
    if (event.status == osEventMessage)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b10      	cmp	r3, #16
 800a4b0:	d1f2      	bne.n	800a498 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f7ff faa8 	bl	8009a08 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800a4b8:	e7ee      	b.n	800a498 <USBH_Process_OS+0x8>

0800a4ba <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800a4ba:	b580      	push	{r7, lr}
 800a4bc:	b082      	sub	sp, #8
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	4619      	mov	r1, r3
 800a4da:	f000 ff89 	bl	800b3f0 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800a4de:	2300      	movs	r3, #0
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3708      	adds	r7, #8
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b086      	sub	sp, #24
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a4fa:	78fb      	ldrb	r3, [r7, #3]
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	9300      	str	r3, [sp, #0]
 800a500:	4613      	mov	r3, r2
 800a502:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a506:	2100      	movs	r1, #0
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f864 	bl	800a5d6 <USBH_GetDescriptor>
 800a50e:	4603      	mov	r3, r0
 800a510:	73fb      	strb	r3, [r7, #15]
 800a512:	7bfb      	ldrb	r3, [r7, #15]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10a      	bne.n	800a52e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a524:	78fa      	ldrb	r2, [r7, #3]
 800a526:	b292      	uxth	r2, r2
 800a528:	4619      	mov	r1, r3
 800a52a:	f000 f918 	bl	800a75e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a530:	4618      	mov	r0, r3
 800a532:	3710      	adds	r7, #16
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b086      	sub	sp, #24
 800a53c:	af02      	add	r7, sp, #8
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	460b      	mov	r3, r1
 800a542:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	331c      	adds	r3, #28
 800a548:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a54a:	887b      	ldrh	r3, [r7, #2]
 800a54c:	9300      	str	r3, [sp, #0]
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a554:	2100      	movs	r1, #0
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 f83d 	bl	800a5d6 <USBH_GetDescriptor>
 800a55c:	4603      	mov	r3, r0
 800a55e:	72fb      	strb	r3, [r7, #11]
 800a560:	7afb      	ldrb	r3, [r7, #11]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d107      	bne.n	800a576 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a56c:	887a      	ldrh	r2, [r7, #2]
 800a56e:	68f9      	ldr	r1, [r7, #12]
 800a570:	4618      	mov	r0, r3
 800a572:	f000 f964 	bl	800a83e <USBH_ParseCfgDesc>
  }

  return status;
 800a576:	7afb      	ldrb	r3, [r7, #11]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3710      	adds	r7, #16
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}

0800a580 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b088      	sub	sp, #32
 800a584:	af02      	add	r7, sp, #8
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	607a      	str	r2, [r7, #4]
 800a58a:	461a      	mov	r2, r3
 800a58c:	460b      	mov	r3, r1
 800a58e:	72fb      	strb	r3, [r7, #11]
 800a590:	4613      	mov	r3, r2
 800a592:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800a594:	7afb      	ldrb	r3, [r7, #11]
 800a596:	b29b      	uxth	r3, r3
 800a598:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a59c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a5a4:	893b      	ldrh	r3, [r7, #8]
 800a5a6:	9300      	str	r3, [sp, #0]
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	68f8      	ldr	r0, [r7, #12]
 800a5ae:	f000 f812 	bl	800a5d6 <USBH_GetDescriptor>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	75fb      	strb	r3, [r7, #23]
 800a5b6:	7dfb      	ldrb	r3, [r7, #23]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d107      	bne.n	800a5cc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a5c2:	893a      	ldrh	r2, [r7, #8]
 800a5c4:	6879      	ldr	r1, [r7, #4]
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fa37 	bl	800aa3a <USBH_ParseStringDesc>
  }

  return status;
 800a5cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3718      	adds	r7, #24
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a5d6:	b580      	push	{r7, lr}
 800a5d8:	b084      	sub	sp, #16
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	60f8      	str	r0, [r7, #12]
 800a5de:	607b      	str	r3, [r7, #4]
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	72fb      	strb	r3, [r7, #11]
 800a5e4:	4613      	mov	r3, r2
 800a5e6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	789b      	ldrb	r3, [r3, #2]
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d11c      	bne.n	800a62a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a5f0:	7afb      	ldrb	r3, [r7, #11]
 800a5f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a5f6:	b2da      	uxtb	r2, r3
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2206      	movs	r2, #6
 800a600:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	893a      	ldrh	r2, [r7, #8]
 800a606:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a608:	893b      	ldrh	r3, [r7, #8]
 800a60a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a60e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a612:	d104      	bne.n	800a61e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f240 4209 	movw	r2, #1033	; 0x409
 800a61a:	829a      	strh	r2, [r3, #20]
 800a61c:	e002      	b.n	800a624 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	8b3a      	ldrh	r2, [r7, #24]
 800a628:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a62a:	8b3b      	ldrh	r3, [r7, #24]
 800a62c:	461a      	mov	r2, r3
 800a62e:	6879      	ldr	r1, [r7, #4]
 800a630:	68f8      	ldr	r0, [r7, #12]
 800a632:	f000 fa50 	bl	800aad6 <USBH_CtlReq>
 800a636:	4603      	mov	r3, r0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3710      	adds	r7, #16
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	460b      	mov	r3, r1
 800a64a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	789b      	ldrb	r3, [r3, #2]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d10f      	bne.n	800a674 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2205      	movs	r2, #5
 800a65e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a660:	78fb      	ldrb	r3, [r7, #3]
 800a662:	b29a      	uxth	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a674:	2200      	movs	r2, #0
 800a676:	2100      	movs	r1, #0
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fa2c 	bl	800aad6 <USBH_CtlReq>
 800a67e:	4603      	mov	r3, r0
}
 800a680:	4618      	mov	r0, r3
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	460b      	mov	r3, r1
 800a692:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	789b      	ldrb	r3, [r3, #2]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d10e      	bne.n	800a6ba <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2209      	movs	r2, #9
 800a6a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	887a      	ldrh	r2, [r7, #2]
 800a6ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	2100      	movs	r1, #0
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fa09 	bl	800aad6 <USBH_CtlReq>
 800a6c4:	4603      	mov	r3, r0
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3708      	adds	r7, #8
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}

0800a6ce <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b082      	sub	sp, #8
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	789b      	ldrb	r3, [r3, #2]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d10f      	bne.n	800a702 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2203      	movs	r2, #3
 800a6ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a6ee:	78fb      	ldrb	r3, [r7, #3]
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a702:	2200      	movs	r2, #0
 800a704:	2100      	movs	r1, #0
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f9e5 	bl	800aad6 <USBH_CtlReq>
 800a70c:	4603      	mov	r3, r0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b082      	sub	sp, #8
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	460b      	mov	r3, r1
 800a720:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	789b      	ldrb	r3, [r3, #2]
 800a726:	2b01      	cmp	r3, #1
 800a728:	d10f      	bne.n	800a74a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2202      	movs	r2, #2
 800a72e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a73c:	78fb      	ldrb	r3, [r7, #3]
 800a73e:	b29a      	uxth	r2, r3
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2200      	movs	r2, #0
 800a748:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a74a:	2200      	movs	r2, #0
 800a74c:	2100      	movs	r1, #0
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 f9c1 	bl	800aad6 <USBH_CtlReq>
 800a754:	4603      	mov	r3, r0
}
 800a756:	4618      	mov	r0, r3
 800a758:	3708      	adds	r7, #8
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a75e:	b480      	push	{r7}
 800a760:	b085      	sub	sp, #20
 800a762:	af00      	add	r7, sp, #0
 800a764:	60f8      	str	r0, [r7, #12]
 800a766:	60b9      	str	r1, [r7, #8]
 800a768:	4613      	mov	r3, r2
 800a76a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	781a      	ldrb	r2, [r3, #0]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	785a      	ldrb	r2, [r3, #1]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	3302      	adds	r3, #2
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	b29a      	uxth	r2, r3
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	3303      	adds	r3, #3
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	021b      	lsls	r3, r3, #8
 800a78e:	b29b      	uxth	r3, r3
 800a790:	4313      	orrs	r3, r2
 800a792:	b29a      	uxth	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	791a      	ldrb	r2, [r3, #4]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	795a      	ldrb	r2, [r3, #5]
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	799a      	ldrb	r2, [r3, #6]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	79da      	ldrb	r2, [r3, #7]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a7b8:	88fb      	ldrh	r3, [r7, #6]
 800a7ba:	2b08      	cmp	r3, #8
 800a7bc:	d939      	bls.n	800a832 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	3308      	adds	r3, #8
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	3309      	adds	r3, #9
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	021b      	lsls	r3, r3, #8
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	b29a      	uxth	r2, r3
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	330a      	adds	r3, #10
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	b29a      	uxth	r2, r3
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	330b      	adds	r3, #11
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	021b      	lsls	r3, r3, #8
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	b29a      	uxth	r2, r3
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	330c      	adds	r3, #12
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	b29a      	uxth	r2, r3
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	330d      	adds	r3, #13
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	b29b      	uxth	r3, r3
 800a806:	021b      	lsls	r3, r3, #8
 800a808:	b29b      	uxth	r3, r3
 800a80a:	4313      	orrs	r3, r2
 800a80c:	b29a      	uxth	r2, r3
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	7b9a      	ldrb	r2, [r3, #14]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	7bda      	ldrb	r2, [r3, #15]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	7c1a      	ldrb	r2, [r3, #16]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	7c5a      	ldrb	r2, [r3, #17]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	745a      	strb	r2, [r3, #17]
  }
}
 800a832:	bf00      	nop
 800a834:	3714      	adds	r7, #20
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr

0800a83e <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a83e:	b580      	push	{r7, lr}
 800a840:	b08a      	sub	sp, #40	; 0x28
 800a842:	af00      	add	r7, sp, #0
 800a844:	60f8      	str	r0, [r7, #12]
 800a846:	60b9      	str	r1, [r7, #8]
 800a848:	4613      	mov	r3, r2
 800a84a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a850:	2300      	movs	r3, #0
 800a852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	781a      	ldrb	r2, [r3, #0]
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	785a      	ldrb	r2, [r3, #1]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	3302      	adds	r3, #2
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	b29a      	uxth	r2, r3
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	3303      	adds	r3, #3
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	b29b      	uxth	r3, r3
 800a880:	021b      	lsls	r3, r3, #8
 800a882:	b29b      	uxth	r3, r3
 800a884:	4313      	orrs	r3, r2
 800a886:	b29a      	uxth	r2, r3
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	791a      	ldrb	r2, [r3, #4]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	795a      	ldrb	r2, [r3, #5]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	799a      	ldrb	r2, [r3, #6]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	79da      	ldrb	r2, [r3, #7]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	7a1a      	ldrb	r2, [r3, #8]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a8b4:	88fb      	ldrh	r3, [r7, #6]
 800a8b6:	2b09      	cmp	r3, #9
 800a8b8:	d95f      	bls.n	800a97a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a8ba:	2309      	movs	r3, #9
 800a8bc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a8c2:	e051      	b.n	800a968 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8c4:	f107 0316 	add.w	r3, r7, #22
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8cc:	f000 f8e8 	bl	800aaa0 <USBH_GetNextDesc>
 800a8d0:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d4:	785b      	ldrb	r3, [r3, #1]
 800a8d6:	2b04      	cmp	r3, #4
 800a8d8:	d146      	bne.n	800a968 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a8da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a8de:	221a      	movs	r2, #26
 800a8e0:	fb02 f303 	mul.w	r3, r2, r3
 800a8e4:	3308      	adds	r3, #8
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	3302      	adds	r3, #2
 800a8ec:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a8ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a8f0:	69f8      	ldr	r0, [r7, #28]
 800a8f2:	f000 f846 	bl	800a982 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a900:	e022      	b.n	800a948 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a902:	f107 0316 	add.w	r3, r7, #22
 800a906:	4619      	mov	r1, r3
 800a908:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a90a:	f000 f8c9 	bl	800aaa0 <USBH_GetNextDesc>
 800a90e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a912:	785b      	ldrb	r3, [r3, #1]
 800a914:	2b05      	cmp	r3, #5
 800a916:	d117      	bne.n	800a948 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a918:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a91c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a920:	3201      	adds	r2, #1
 800a922:	00d2      	lsls	r2, r2, #3
 800a924:	211a      	movs	r1, #26
 800a926:	fb01 f303 	mul.w	r3, r1, r3
 800a92a:	4413      	add	r3, r2
 800a92c:	3308      	adds	r3, #8
 800a92e:	68fa      	ldr	r2, [r7, #12]
 800a930:	4413      	add	r3, r2
 800a932:	3304      	adds	r3, #4
 800a934:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a936:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a938:	69b8      	ldr	r0, [r7, #24]
 800a93a:	f000 f851 	bl	800a9e0 <USBH_ParseEPDesc>
            ep_ix++;
 800a93e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a942:	3301      	adds	r3, #1
 800a944:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	791b      	ldrb	r3, [r3, #4]
 800a94c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a950:	429a      	cmp	r2, r3
 800a952:	d204      	bcs.n	800a95e <USBH_ParseCfgDesc+0x120>
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	885a      	ldrh	r2, [r3, #2]
 800a958:	8afb      	ldrh	r3, [r7, #22]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d8d1      	bhi.n	800a902 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a95e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a962:	3301      	adds	r3, #1
 800a964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a968:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d804      	bhi.n	800a97a <USBH_ParseCfgDesc+0x13c>
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	885a      	ldrh	r2, [r3, #2]
 800a974:	8afb      	ldrh	r3, [r7, #22]
 800a976:	429a      	cmp	r2, r3
 800a978:	d8a4      	bhi.n	800a8c4 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a97a:	bf00      	nop
 800a97c:	3728      	adds	r7, #40	; 0x28
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a982:	b480      	push	{r7}
 800a984:	b083      	sub	sp, #12
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
 800a98a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	781a      	ldrb	r2, [r3, #0]
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	785a      	ldrb	r2, [r3, #1]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	789a      	ldrb	r2, [r3, #2]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	78da      	ldrb	r2, [r3, #3]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	791a      	ldrb	r2, [r3, #4]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	795a      	ldrb	r2, [r3, #5]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	799a      	ldrb	r2, [r3, #6]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	79da      	ldrb	r2, [r3, #7]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	7a1a      	ldrb	r2, [r3, #8]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	721a      	strb	r2, [r3, #8]
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	781a      	ldrb	r2, [r3, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	785a      	ldrb	r2, [r3, #1]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	789a      	ldrb	r2, [r3, #2]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	78da      	ldrb	r2, [r3, #3]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	3304      	adds	r3, #4
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	b29a      	uxth	r2, r3
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	3305      	adds	r3, #5
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	021b      	lsls	r3, r3, #8
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	b29a      	uxth	r2, r3
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	799a      	ldrb	r2, [r3, #6]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	719a      	strb	r2, [r3, #6]
}
 800aa2e:	bf00      	nop
 800aa30:	370c      	adds	r7, #12
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr

0800aa3a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800aa3a:	b480      	push	{r7}
 800aa3c:	b087      	sub	sp, #28
 800aa3e:	af00      	add	r7, sp, #0
 800aa40:	60f8      	str	r0, [r7, #12]
 800aa42:	60b9      	str	r1, [r7, #8]
 800aa44:	4613      	mov	r3, r2
 800aa46:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	2b03      	cmp	r3, #3
 800aa50:	d120      	bne.n	800aa94 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	1e9a      	subs	r2, r3, #2
 800aa58:	88fb      	ldrh	r3, [r7, #6]
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	bf28      	it	cs
 800aa5e:	4613      	movcs	r3, r2
 800aa60:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	3302      	adds	r3, #2
 800aa66:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800aa68:	2300      	movs	r3, #0
 800aa6a:	82fb      	strh	r3, [r7, #22]
 800aa6c:	e00b      	b.n	800aa86 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800aa6e:	8afb      	ldrh	r3, [r7, #22]
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	4413      	add	r3, r2
 800aa74:	781a      	ldrb	r2, [r3, #0]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	701a      	strb	r2, [r3, #0]
      pdest++;
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800aa80:	8afb      	ldrh	r3, [r7, #22]
 800aa82:	3302      	adds	r3, #2
 800aa84:	82fb      	strh	r3, [r7, #22]
 800aa86:	8afa      	ldrh	r2, [r7, #22]
 800aa88:	8abb      	ldrh	r3, [r7, #20]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d3ef      	bcc.n	800aa6e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	2200      	movs	r2, #0
 800aa92:	701a      	strb	r2, [r3, #0]
  }
}
 800aa94:	bf00      	nop
 800aa96:	371c      	adds	r7, #28
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr

0800aaa0 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	881a      	ldrh	r2, [r3, #0]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	4413      	add	r3, r2
 800aab6:	b29a      	uxth	r2, r3
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	781b      	ldrb	r3, [r3, #0]
 800aac0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	4413      	add	r3, r2
 800aac6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aac8:	68fb      	ldr	r3, [r7, #12]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr

0800aad6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b086      	sub	sp, #24
 800aada:	af00      	add	r7, sp, #0
 800aadc:	60f8      	str	r0, [r7, #12]
 800aade:	60b9      	str	r1, [r7, #8]
 800aae0:	4613      	mov	r3, r2
 800aae2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aae4:	2301      	movs	r3, #1
 800aae6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	789b      	ldrb	r3, [r3, #2]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d002      	beq.n	800aaf6 <USBH_CtlReq+0x20>
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	d01d      	beq.n	800ab30 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800aaf4:	e043      	b.n	800ab7e <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	88fa      	ldrh	r2, [r7, #6]
 800ab00:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2201      	movs	r2, #1
 800ab06:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2202      	movs	r2, #2
 800ab0c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ab0e:	2301      	movs	r3, #1
 800ab10:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2203      	movs	r2, #3
 800ab16:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ab26:	2200      	movs	r2, #0
 800ab28:	4619      	mov	r1, r3
 800ab2a:	f000 fc61 	bl	800b3f0 <osMessagePut>
      break;
 800ab2e:	e026      	b.n	800ab7e <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800ab30:	68f8      	ldr	r0, [r7, #12]
 800ab32:	f000 f829 	bl	800ab88 <USBH_HandleControl>
 800ab36:	4603      	mov	r3, r0
 800ab38:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ab3a:	7dfb      	ldrb	r3, [r7, #23]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d002      	beq.n	800ab46 <USBH_CtlReq+0x70>
 800ab40:	7dfb      	ldrb	r3, [r7, #23]
 800ab42:	2b03      	cmp	r3, #3
 800ab44:	d106      	bne.n	800ab54 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	2201      	movs	r2, #1
 800ab4a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2200      	movs	r2, #0
 800ab50:	761a      	strb	r2, [r3, #24]
 800ab52:	e005      	b.n	800ab60 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800ab54:	7dfb      	ldrb	r3, [r7, #23]
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	d102      	bne.n	800ab60 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2203      	movs	r2, #3
 800ab64:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ab74:	2200      	movs	r2, #0
 800ab76:	4619      	mov	r1, r3
 800ab78:	f000 fc3a 	bl	800b3f0 <osMessagePut>
      break;
 800ab7c:	bf00      	nop
  }
  return status;
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3718      	adds	r7, #24
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b086      	sub	sp, #24
 800ab8c:	af02      	add	r7, sp, #8
 800ab8e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab90:	2301      	movs	r3, #1
 800ab92:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab94:	2300      	movs	r3, #0
 800ab96:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	7e1b      	ldrb	r3, [r3, #24]
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	2b0a      	cmp	r3, #10
 800aba0:	f200 8229 	bhi.w	800aff6 <USBH_HandleControl+0x46e>
 800aba4:	a201      	add	r2, pc, #4	; (adr r2, 800abac <USBH_HandleControl+0x24>)
 800aba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abaa:	bf00      	nop
 800abac:	0800abd9 	.word	0x0800abd9
 800abb0:	0800abf3 	.word	0x0800abf3
 800abb4:	0800ac95 	.word	0x0800ac95
 800abb8:	0800acbb 	.word	0x0800acbb
 800abbc:	0800ad47 	.word	0x0800ad47
 800abc0:	0800ad71 	.word	0x0800ad71
 800abc4:	0800ae33 	.word	0x0800ae33
 800abc8:	0800ae55 	.word	0x0800ae55
 800abcc:	0800aee7 	.word	0x0800aee7
 800abd0:	0800af0d 	.word	0x0800af0d
 800abd4:	0800af9f 	.word	0x0800af9f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f103 0110 	add.w	r1, r3, #16
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	795b      	ldrb	r3, [r3, #5]
 800abe2:	461a      	mov	r2, r3
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 fa17 	bl	800b018 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2202      	movs	r2, #2
 800abee:	761a      	strb	r2, [r3, #24]
      break;
 800abf0:	e20c      	b.n	800b00c <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	795b      	ldrb	r3, [r3, #5]
 800abf6:	4619      	mov	r1, r3
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f003 f82b 	bl	800dc54 <USBH_LL_GetURBState>
 800abfe:	4603      	mov	r3, r0
 800ac00:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ac02:	7bbb      	ldrb	r3, [r7, #14]
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d12c      	bne.n	800ac62 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	7c1b      	ldrb	r3, [r3, #16]
 800ac0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ac10:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	8adb      	ldrh	r3, [r3, #22]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00a      	beq.n	800ac30 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ac1a:	7b7b      	ldrb	r3, [r7, #13]
 800ac1c:	2b80      	cmp	r3, #128	; 0x80
 800ac1e:	d103      	bne.n	800ac28 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2203      	movs	r2, #3
 800ac24:	761a      	strb	r2, [r3, #24]
 800ac26:	e00d      	b.n	800ac44 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2205      	movs	r2, #5
 800ac2c:	761a      	strb	r2, [r3, #24]
 800ac2e:	e009      	b.n	800ac44 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800ac30:	7b7b      	ldrb	r3, [r7, #13]
 800ac32:	2b80      	cmp	r3, #128	; 0x80
 800ac34:	d103      	bne.n	800ac3e <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2209      	movs	r2, #9
 800ac3a:	761a      	strb	r2, [r3, #24]
 800ac3c:	e002      	b.n	800ac44 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2207      	movs	r2, #7
 800ac42:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2203      	movs	r2, #3
 800ac48:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ac58:	2200      	movs	r2, #0
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	f000 fbc8 	bl	800b3f0 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ac60:	e1cb      	b.n	800affa <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ac62:	7bbb      	ldrb	r3, [r7, #14]
 800ac64:	2b04      	cmp	r3, #4
 800ac66:	d003      	beq.n	800ac70 <USBH_HandleControl+0xe8>
 800ac68:	7bbb      	ldrb	r3, [r7, #14]
 800ac6a:	2b02      	cmp	r3, #2
 800ac6c:	f040 81c5 	bne.w	800affa <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	220b      	movs	r2, #11
 800ac74:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2203      	movs	r2, #3
 800ac7a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	f000 fbaf 	bl	800b3f0 <osMessagePut>
      break;
 800ac92:	e1b2      	b.n	800affa <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac9a:	b29a      	uxth	r2, r3
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6899      	ldr	r1, [r3, #8]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	899a      	ldrh	r2, [r3, #12]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	791b      	ldrb	r3, [r3, #4]
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 f9f2 	bl	800b096 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2204      	movs	r2, #4
 800acb6:	761a      	strb	r2, [r3, #24]
      break;
 800acb8:	e1a8      	b.n	800b00c <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	791b      	ldrb	r3, [r3, #4]
 800acbe:	4619      	mov	r1, r3
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f002 ffc7 	bl	800dc54 <USBH_LL_GetURBState>
 800acc6:	4603      	mov	r3, r0
 800acc8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800acca:	7bbb      	ldrb	r3, [r7, #14]
 800accc:	2b01      	cmp	r3, #1
 800acce:	d110      	bne.n	800acf2 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2209      	movs	r2, #9
 800acd4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2203      	movs	r2, #3
 800acda:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800acea:	2200      	movs	r2, #0
 800acec:	4619      	mov	r1, r3
 800acee:	f000 fb7f 	bl	800b3f0 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800acf2:	7bbb      	ldrb	r3, [r7, #14]
 800acf4:	2b05      	cmp	r3, #5
 800acf6:	d110      	bne.n	800ad1a <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800acf8:	2303      	movs	r3, #3
 800acfa:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2203      	movs	r2, #3
 800ad00:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ad10:	2200      	movs	r2, #0
 800ad12:	4619      	mov	r1, r3
 800ad14:	f000 fb6c 	bl	800b3f0 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ad18:	e171      	b.n	800affe <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800ad1a:	7bbb      	ldrb	r3, [r7, #14]
 800ad1c:	2b04      	cmp	r3, #4
 800ad1e:	f040 816e 	bne.w	800affe <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	220b      	movs	r2, #11
 800ad26:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2203      	movs	r2, #3
 800ad2c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4619      	mov	r1, r3
 800ad40:	f000 fb56 	bl	800b3f0 <osMessagePut>
      break;
 800ad44:	e15b      	b.n	800affe <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6899      	ldr	r1, [r3, #8]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	899a      	ldrh	r2, [r3, #12]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	795b      	ldrb	r3, [r3, #5]
 800ad52:	2001      	movs	r0, #1
 800ad54:	9000      	str	r0, [sp, #0]
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f978 	bl	800b04c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ad62:	b29a      	uxth	r2, r3
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2206      	movs	r2, #6
 800ad6c:	761a      	strb	r2, [r3, #24]
      break;
 800ad6e:	e14d      	b.n	800b00c <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	795b      	ldrb	r3, [r3, #5]
 800ad74:	4619      	mov	r1, r3
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f002 ff6c 	bl	800dc54 <USBH_LL_GetURBState>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ad80:	7bbb      	ldrb	r3, [r7, #14]
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d111      	bne.n	800adaa <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2207      	movs	r2, #7
 800ad8a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2203      	movs	r2, #3
 800ad90:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ada0:	2200      	movs	r2, #0
 800ada2:	4619      	mov	r1, r3
 800ada4:	f000 fb24 	bl	800b3f0 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ada8:	e12b      	b.n	800b002 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800adaa:	7bbb      	ldrb	r3, [r7, #14]
 800adac:	2b05      	cmp	r3, #5
 800adae:	d113      	bne.n	800add8 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	220c      	movs	r2, #12
 800adb4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800adb6:	2303      	movs	r3, #3
 800adb8:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2203      	movs	r2, #3
 800adbe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800adce:	2200      	movs	r2, #0
 800add0:	4619      	mov	r1, r3
 800add2:	f000 fb0d 	bl	800b3f0 <osMessagePut>
      break;
 800add6:	e114      	b.n	800b002 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800add8:	7bbb      	ldrb	r3, [r7, #14]
 800adda:	2b02      	cmp	r3, #2
 800addc:	d111      	bne.n	800ae02 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2205      	movs	r2, #5
 800ade2:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2203      	movs	r2, #3
 800ade8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800adf8:	2200      	movs	r2, #0
 800adfa:	4619      	mov	r1, r3
 800adfc:	f000 faf8 	bl	800b3f0 <osMessagePut>
      break;
 800ae00:	e0ff      	b.n	800b002 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800ae02:	7bbb      	ldrb	r3, [r7, #14]
 800ae04:	2b04      	cmp	r3, #4
 800ae06:	f040 80fc 	bne.w	800b002 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	220b      	movs	r2, #11
 800ae0e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ae10:	2302      	movs	r3, #2
 800ae12:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2203      	movs	r2, #3
 800ae18:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ae28:	2200      	movs	r2, #0
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	f000 fae0 	bl	800b3f0 <osMessagePut>
      break;
 800ae30:	e0e7      	b.n	800b002 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	791b      	ldrb	r3, [r3, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	2100      	movs	r1, #0
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f92b 	bl	800b096 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2208      	movs	r2, #8
 800ae50:	761a      	strb	r2, [r3, #24]

      break;
 800ae52:	e0db      	b.n	800b00c <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	791b      	ldrb	r3, [r3, #4]
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f002 fefa 	bl	800dc54 <USBH_LL_GetURBState>
 800ae60:	4603      	mov	r3, r0
 800ae62:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ae64:	7bbb      	ldrb	r3, [r7, #14]
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d113      	bne.n	800ae92 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	220d      	movs	r2, #13
 800ae6e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ae70:	2300      	movs	r3, #0
 800ae72:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2203      	movs	r2, #3
 800ae78:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ae88:	2200      	movs	r2, #0
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	f000 fab0 	bl	800b3f0 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ae90:	e0b9      	b.n	800b006 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 800ae92:	7bbb      	ldrb	r3, [r7, #14]
 800ae94:	2b04      	cmp	r3, #4
 800ae96:	d111      	bne.n	800aebc <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	220b      	movs	r2, #11
 800ae9c:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2203      	movs	r2, #3
 800aea2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	f000 fa9b 	bl	800b3f0 <osMessagePut>
      break;
 800aeba:	e0a4      	b.n	800b006 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 800aebc:	7bbb      	ldrb	r3, [r7, #14]
 800aebe:	2b05      	cmp	r3, #5
 800aec0:	f040 80a1 	bne.w	800b006 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 800aec4:	2303      	movs	r3, #3
 800aec6:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2203      	movs	r2, #3
 800aecc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800aedc:	2200      	movs	r2, #0
 800aede:	4619      	mov	r1, r3
 800aee0:	f000 fa86 	bl	800b3f0 <osMessagePut>
      break;
 800aee4:	e08f      	b.n	800b006 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	795b      	ldrb	r3, [r3, #5]
 800aeea:	2201      	movs	r2, #1
 800aeec:	9200      	str	r2, [sp, #0]
 800aeee:	2200      	movs	r2, #0
 800aef0:	2100      	movs	r1, #0
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 f8aa 	bl	800b04c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aefe:	b29a      	uxth	r2, r3
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	220a      	movs	r2, #10
 800af08:	761a      	strb	r2, [r3, #24]
      break;
 800af0a:	e07f      	b.n	800b00c <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	795b      	ldrb	r3, [r3, #5]
 800af10:	4619      	mov	r1, r3
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f002 fe9e 	bl	800dc54 <USBH_LL_GetURBState>
 800af18:	4603      	mov	r3, r0
 800af1a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800af1c:	7bbb      	ldrb	r3, [r7, #14]
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d113      	bne.n	800af4a <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800af22:	2300      	movs	r3, #0
 800af24:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	220d      	movs	r2, #13
 800af2a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2203      	movs	r2, #3
 800af30:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800af40:	2200      	movs	r2, #0
 800af42:	4619      	mov	r1, r3
 800af44:	f000 fa54 	bl	800b3f0 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800af48:	e05f      	b.n	800b00a <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 800af4a:	7bbb      	ldrb	r3, [r7, #14]
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d111      	bne.n	800af74 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2209      	movs	r2, #9
 800af54:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2203      	movs	r2, #3
 800af5a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800af6a:	2200      	movs	r2, #0
 800af6c:	4619      	mov	r1, r3
 800af6e:	f000 fa3f 	bl	800b3f0 <osMessagePut>
      break;
 800af72:	e04a      	b.n	800b00a <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 800af74:	7bbb      	ldrb	r3, [r7, #14]
 800af76:	2b04      	cmp	r3, #4
 800af78:	d147      	bne.n	800b00a <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	220b      	movs	r2, #11
 800af7e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2203      	movs	r2, #3
 800af84:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800af94:	2200      	movs	r2, #0
 800af96:	4619      	mov	r1, r3
 800af98:	f000 fa2a 	bl	800b3f0 <osMessagePut>
      break;
 800af9c:	e035      	b.n	800b00a <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	7e5b      	ldrb	r3, [r3, #25]
 800afa2:	3301      	adds	r3, #1
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	765a      	strb	r2, [r3, #25]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	7e5b      	ldrb	r3, [r3, #25]
 800afae:	2b02      	cmp	r3, #2
 800afb0:	d806      	bhi.n	800afc0 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2201      	movs	r2, #1
 800afb6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2201      	movs	r2, #1
 800afbc:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800afbe:	e025      	b.n	800b00c <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800afc6:	2106      	movs	r1, #6
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	795b      	ldrb	r3, [r3, #5]
 800afd6:	4619      	mov	r1, r3
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f000 f90d 	bl	800b1f8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	791b      	ldrb	r3, [r3, #4]
 800afe2:	4619      	mov	r1, r3
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 f907 	bl	800b1f8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2200      	movs	r2, #0
 800afee:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800aff0:	2302      	movs	r3, #2
 800aff2:	73fb      	strb	r3, [r7, #15]
      break;
 800aff4:	e00a      	b.n	800b00c <USBH_HandleControl+0x484>

    default:
      break;
 800aff6:	bf00      	nop
 800aff8:	e008      	b.n	800b00c <USBH_HandleControl+0x484>
      break;
 800affa:	bf00      	nop
 800affc:	e006      	b.n	800b00c <USBH_HandleControl+0x484>
      break;
 800affe:	bf00      	nop
 800b000:	e004      	b.n	800b00c <USBH_HandleControl+0x484>
      break;
 800b002:	bf00      	nop
 800b004:	e002      	b.n	800b00c <USBH_HandleControl+0x484>
      break;
 800b006:	bf00      	nop
 800b008:	e000      	b.n	800b00c <USBH_HandleControl+0x484>
      break;
 800b00a:	bf00      	nop
  }

  return status;
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3710      	adds	r7, #16
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
 800b016:	bf00      	nop

0800b018 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b088      	sub	sp, #32
 800b01c:	af04      	add	r7, sp, #16
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	60b9      	str	r1, [r7, #8]
 800b022:	4613      	mov	r3, r2
 800b024:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b026:	79f9      	ldrb	r1, [r7, #7]
 800b028:	2300      	movs	r3, #0
 800b02a:	9303      	str	r3, [sp, #12]
 800b02c:	2308      	movs	r3, #8
 800b02e:	9302      	str	r3, [sp, #8]
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	9301      	str	r3, [sp, #4]
 800b034:	2300      	movs	r3, #0
 800b036:	9300      	str	r3, [sp, #0]
 800b038:	2300      	movs	r3, #0
 800b03a:	2200      	movs	r2, #0
 800b03c:	68f8      	ldr	r0, [r7, #12]
 800b03e:	f002 fdd8 	bl	800dbf2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800b042:	2300      	movs	r3, #0
}
 800b044:	4618      	mov	r0, r3
 800b046:	3710      	adds	r7, #16
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b088      	sub	sp, #32
 800b050:	af04      	add	r7, sp, #16
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	60b9      	str	r1, [r7, #8]
 800b056:	4611      	mov	r1, r2
 800b058:	461a      	mov	r2, r3
 800b05a:	460b      	mov	r3, r1
 800b05c:	80fb      	strh	r3, [r7, #6]
 800b05e:	4613      	mov	r3, r2
 800b060:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b06c:	2300      	movs	r3, #0
 800b06e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b070:	7979      	ldrb	r1, [r7, #5]
 800b072:	7e3b      	ldrb	r3, [r7, #24]
 800b074:	9303      	str	r3, [sp, #12]
 800b076:	88fb      	ldrh	r3, [r7, #6]
 800b078:	9302      	str	r3, [sp, #8]
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	9301      	str	r3, [sp, #4]
 800b07e:	2301      	movs	r3, #1
 800b080:	9300      	str	r3, [sp, #0]
 800b082:	2300      	movs	r3, #0
 800b084:	2200      	movs	r2, #0
 800b086:	68f8      	ldr	r0, [r7, #12]
 800b088:	f002 fdb3 	bl	800dbf2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3710      	adds	r7, #16
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}

0800b096 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b096:	b580      	push	{r7, lr}
 800b098:	b088      	sub	sp, #32
 800b09a:	af04      	add	r7, sp, #16
 800b09c:	60f8      	str	r0, [r7, #12]
 800b09e:	60b9      	str	r1, [r7, #8]
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	80fb      	strh	r3, [r7, #6]
 800b0a8:	4613      	mov	r3, r2
 800b0aa:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0ac:	7979      	ldrb	r1, [r7, #5]
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	9303      	str	r3, [sp, #12]
 800b0b2:	88fb      	ldrh	r3, [r7, #6]
 800b0b4:	9302      	str	r3, [sp, #8]
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	2300      	movs	r3, #0
 800b0c0:	2201      	movs	r2, #1
 800b0c2:	68f8      	ldr	r0, [r7, #12]
 800b0c4:	f002 fd95 	bl	800dbf2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b0c8:	2300      	movs	r3, #0

}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}

0800b0d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b088      	sub	sp, #32
 800b0d6:	af04      	add	r7, sp, #16
 800b0d8:	60f8      	str	r0, [r7, #12]
 800b0da:	60b9      	str	r1, [r7, #8]
 800b0dc:	4611      	mov	r1, r2
 800b0de:	461a      	mov	r2, r3
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	80fb      	strh	r3, [r7, #6]
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0f6:	7979      	ldrb	r1, [r7, #5]
 800b0f8:	7e3b      	ldrb	r3, [r7, #24]
 800b0fa:	9303      	str	r3, [sp, #12]
 800b0fc:	88fb      	ldrh	r3, [r7, #6]
 800b0fe:	9302      	str	r3, [sp, #8]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	9301      	str	r3, [sp, #4]
 800b104:	2301      	movs	r3, #1
 800b106:	9300      	str	r3, [sp, #0]
 800b108:	2302      	movs	r3, #2
 800b10a:	2200      	movs	r2, #0
 800b10c:	68f8      	ldr	r0, [r7, #12]
 800b10e:	f002 fd70 	bl	800dbf2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b112:	2300      	movs	r3, #0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b088      	sub	sp, #32
 800b120:	af04      	add	r7, sp, #16
 800b122:	60f8      	str	r0, [r7, #12]
 800b124:	60b9      	str	r1, [r7, #8]
 800b126:	4611      	mov	r1, r2
 800b128:	461a      	mov	r2, r3
 800b12a:	460b      	mov	r3, r1
 800b12c:	80fb      	strh	r3, [r7, #6]
 800b12e:	4613      	mov	r3, r2
 800b130:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b132:	7979      	ldrb	r1, [r7, #5]
 800b134:	2300      	movs	r3, #0
 800b136:	9303      	str	r3, [sp, #12]
 800b138:	88fb      	ldrh	r3, [r7, #6]
 800b13a:	9302      	str	r3, [sp, #8]
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	9301      	str	r3, [sp, #4]
 800b140:	2301      	movs	r3, #1
 800b142:	9300      	str	r3, [sp, #0]
 800b144:	2302      	movs	r3, #2
 800b146:	2201      	movs	r2, #1
 800b148:	68f8      	ldr	r0, [r7, #12]
 800b14a:	f002 fd52 	bl	800dbf2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3710      	adds	r7, #16
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b086      	sub	sp, #24
 800b15c:	af04      	add	r7, sp, #16
 800b15e:	6078      	str	r0, [r7, #4]
 800b160:	4608      	mov	r0, r1
 800b162:	4611      	mov	r1, r2
 800b164:	461a      	mov	r2, r3
 800b166:	4603      	mov	r3, r0
 800b168:	70fb      	strb	r3, [r7, #3]
 800b16a:	460b      	mov	r3, r1
 800b16c:	70bb      	strb	r3, [r7, #2]
 800b16e:	4613      	mov	r3, r2
 800b170:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b172:	7878      	ldrb	r0, [r7, #1]
 800b174:	78ba      	ldrb	r2, [r7, #2]
 800b176:	78f9      	ldrb	r1, [r7, #3]
 800b178:	8b3b      	ldrh	r3, [r7, #24]
 800b17a:	9302      	str	r3, [sp, #8]
 800b17c:	7d3b      	ldrb	r3, [r7, #20]
 800b17e:	9301      	str	r3, [sp, #4]
 800b180:	7c3b      	ldrb	r3, [r7, #16]
 800b182:	9300      	str	r3, [sp, #0]
 800b184:	4603      	mov	r3, r0
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f002 fce5 	bl	800db56 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b082      	sub	sp, #8
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	460b      	mov	r3, r1
 800b1a0:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800b1a2:	78fb      	ldrb	r3, [r7, #3]
 800b1a4:	4619      	mov	r1, r3
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f002 fd04 	bl	800dbb4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b084      	sub	sp, #16
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
 800b1be:	460b      	mov	r3, r1
 800b1c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f836 	bl	800b234 <USBH_GetFreePipe>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b1cc:	89fb      	ldrh	r3, [r7, #14]
 800b1ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d00a      	beq.n	800b1ec <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800b1d6:	78fa      	ldrb	r2, [r7, #3]
 800b1d8:	89fb      	ldrh	r3, [r7, #14]
 800b1da:	f003 030f 	and.w	r3, r3, #15
 800b1de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1e2:	6879      	ldr	r1, [r7, #4]
 800b1e4:	33e0      	adds	r3, #224	; 0xe0
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	440b      	add	r3, r1
 800b1ea:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b1ec:	89fb      	ldrh	r3, [r7, #14]
 800b1ee:	b2db      	uxtb	r3, r3
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3710      	adds	r7, #16
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	460b      	mov	r3, r1
 800b202:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800b204:	78fb      	ldrb	r3, [r7, #3]
 800b206:	2b0a      	cmp	r3, #10
 800b208:	d80d      	bhi.n	800b226 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b20a:	78fb      	ldrb	r3, [r7, #3]
 800b20c:	687a      	ldr	r2, [r7, #4]
 800b20e:	33e0      	adds	r3, #224	; 0xe0
 800b210:	009b      	lsls	r3, r3, #2
 800b212:	4413      	add	r3, r2
 800b214:	685a      	ldr	r2, [r3, #4]
 800b216:	78fb      	ldrb	r3, [r7, #3]
 800b218:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b21c:	6879      	ldr	r1, [r7, #4]
 800b21e:	33e0      	adds	r3, #224	; 0xe0
 800b220:	009b      	lsls	r3, r3, #2
 800b222:	440b      	add	r3, r1
 800b224:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b23c:	2300      	movs	r3, #0
 800b23e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800b240:	2300      	movs	r3, #0
 800b242:	73fb      	strb	r3, [r7, #15]
 800b244:	e00f      	b.n	800b266 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b246:	7bfb      	ldrb	r3, [r7, #15]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	33e0      	adds	r3, #224	; 0xe0
 800b24c:	009b      	lsls	r3, r3, #2
 800b24e:	4413      	add	r3, r2
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b256:	2b00      	cmp	r3, #0
 800b258:	d102      	bne.n	800b260 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b25a:	7bfb      	ldrb	r3, [r7, #15]
 800b25c:	b29b      	uxth	r3, r3
 800b25e:	e007      	b.n	800b270 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800b260:	7bfb      	ldrb	r3, [r7, #15]
 800b262:	3301      	adds	r3, #1
 800b264:	73fb      	strb	r3, [r7, #15]
 800b266:	7bfb      	ldrb	r3, [r7, #15]
 800b268:	2b0a      	cmp	r3, #10
 800b26a:	d9ec      	bls.n	800b246 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b26c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b270:	4618      	mov	r0, r3
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	4603      	mov	r3, r0
 800b284:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b286:	2300      	movs	r3, #0
 800b288:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b28a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b28e:	2b84      	cmp	r3, #132	; 0x84
 800b290:	d005      	beq.n	800b29e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b292:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	4413      	add	r3, r2
 800b29a:	3303      	adds	r3, #3
 800b29c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b29e:	68fb      	ldr	r3, [r7, #12]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3714      	adds	r7, #20
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2b2:	f3ef 8305 	mrs	r3, IPSR
 800b2b6:	607b      	str	r3, [r7, #4]
  return(result);
 800b2b8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	bf14      	ite	ne
 800b2be:	2301      	movne	r3, #1
 800b2c0:	2300      	moveq	r3, #0
 800b2c2:	b2db      	uxtb	r3, r3
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b2d4:	f001 f916 	bl	800c504 <vTaskStartScheduler>
  
  return osOK;
 800b2d8:	2300      	movs	r3, #0
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	bd80      	pop	{r7, pc}

0800b2de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b2de:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2e0:	b089      	sub	sp, #36	; 0x24
 800b2e2:	af04      	add	r7, sp, #16
 800b2e4:	6078      	str	r0, [r7, #4]
 800b2e6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	695b      	ldr	r3, [r3, #20]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d020      	beq.n	800b332 <osThreadCreate+0x54>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	699b      	ldr	r3, [r3, #24]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d01c      	beq.n	800b332 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	685c      	ldr	r4, [r3, #4]
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681d      	ldr	r5, [r3, #0]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	691e      	ldr	r6, [r3, #16]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7ff ffb6 	bl	800b27c <makeFreeRtosPriority>
 800b310:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	695b      	ldr	r3, [r3, #20]
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b31a:	9202      	str	r2, [sp, #8]
 800b31c:	9301      	str	r3, [sp, #4]
 800b31e:	9100      	str	r1, [sp, #0]
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	4632      	mov	r2, r6
 800b324:	4629      	mov	r1, r5
 800b326:	4620      	mov	r0, r4
 800b328:	f000 ff0e 	bl	800c148 <xTaskCreateStatic>
 800b32c:	4603      	mov	r3, r0
 800b32e:	60fb      	str	r3, [r7, #12]
 800b330:	e01c      	b.n	800b36c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	685c      	ldr	r4, [r3, #4]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b33e:	b29e      	uxth	r6, r3
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b346:	4618      	mov	r0, r3
 800b348:	f7ff ff98 	bl	800b27c <makeFreeRtosPriority>
 800b34c:	4602      	mov	r2, r0
 800b34e:	f107 030c 	add.w	r3, r7, #12
 800b352:	9301      	str	r3, [sp, #4]
 800b354:	9200      	str	r2, [sp, #0]
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	4632      	mov	r2, r6
 800b35a:	4629      	mov	r1, r5
 800b35c:	4620      	mov	r0, r4
 800b35e:	f000 ff50 	bl	800c202 <xTaskCreate>
 800b362:	4603      	mov	r3, r0
 800b364:	2b01      	cmp	r3, #1
 800b366:	d001      	beq.n	800b36c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b368:	2300      	movs	r3, #0
 800b36a:	e000      	b.n	800b36e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b36c:	68fb      	ldr	r3, [r7, #12]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3714      	adds	r7, #20
 800b372:	46bd      	mov	sp, r7
 800b374:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b376 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b376:	b580      	push	{r7, lr}
 800b378:	b084      	sub	sp, #16
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d001      	beq.n	800b38c <osDelay+0x16>
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	e000      	b.n	800b38e <osDelay+0x18>
 800b38c:	2301      	movs	r3, #1
 800b38e:	4618      	mov	r0, r3
 800b390:	f001 f884 	bl	800c49c <vTaskDelay>
  
  return osOK;
 800b394:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b396:	4618      	mov	r0, r3
 800b398:	3710      	adds	r7, #16
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}

0800b39e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b39e:	b590      	push	{r4, r7, lr}
 800b3a0:	b085      	sub	sp, #20
 800b3a2:	af02      	add	r7, sp, #8
 800b3a4:	6078      	str	r0, [r7, #4]
 800b3a6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d011      	beq.n	800b3d4 <osMessageCreate+0x36>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	68db      	ldr	r3, [r3, #12]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d00d      	beq.n	800b3d4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6818      	ldr	r0, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6859      	ldr	r1, [r3, #4]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	689a      	ldr	r2, [r3, #8]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	2400      	movs	r4, #0
 800b3ca:	9400      	str	r4, [sp, #0]
 800b3cc:	f000 f9e0 	bl	800b790 <xQueueGenericCreateStatic>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	e008      	b.n	800b3e6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6818      	ldr	r0, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	4619      	mov	r1, r3
 800b3e0:	f000 fa4e 	bl	800b880 <xQueueGenericCreate>
 800b3e4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	370c      	adds	r7, #12
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd90      	pop	{r4, r7, pc}
	...

0800b3f0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b086      	sub	sp, #24
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	60f8      	str	r0, [r7, #12]
 800b3f8:	60b9      	str	r1, [r7, #8]
 800b3fa:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <osMessagePut+0x1e>
    ticks = 1;
 800b40a:	2301      	movs	r3, #1
 800b40c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b40e:	f7ff ff4d 	bl	800b2ac <inHandlerMode>
 800b412:	4603      	mov	r3, r0
 800b414:	2b00      	cmp	r3, #0
 800b416:	d018      	beq.n	800b44a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b418:	f107 0210 	add.w	r2, r7, #16
 800b41c:	f107 0108 	add.w	r1, r7, #8
 800b420:	2300      	movs	r3, #0
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 fb84 	bl	800bb30 <xQueueGenericSendFromISR>
 800b428:	4603      	mov	r3, r0
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d001      	beq.n	800b432 <osMessagePut+0x42>
      return osErrorOS;
 800b42e:	23ff      	movs	r3, #255	; 0xff
 800b430:	e018      	b.n	800b464 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d014      	beq.n	800b462 <osMessagePut+0x72>
 800b438:	4b0c      	ldr	r3, [pc, #48]	; (800b46c <osMessagePut+0x7c>)
 800b43a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b43e:	601a      	str	r2, [r3, #0]
 800b440:	f3bf 8f4f 	dsb	sy
 800b444:	f3bf 8f6f 	isb	sy
 800b448:	e00b      	b.n	800b462 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b44a:	f107 0108 	add.w	r1, r7, #8
 800b44e:	2300      	movs	r3, #0
 800b450:	697a      	ldr	r2, [r7, #20]
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	f000 fa6e 	bl	800b934 <xQueueGenericSend>
 800b458:	4603      	mov	r3, r0
 800b45a:	2b01      	cmp	r3, #1
 800b45c:	d001      	beq.n	800b462 <osMessagePut+0x72>
      return osErrorOS;
 800b45e:	23ff      	movs	r3, #255	; 0xff
 800b460:	e000      	b.n	800b464 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b462:	2300      	movs	r3, #0
}
 800b464:	4618      	mov	r0, r3
 800b466:	3718      	adds	r7, #24
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	e000ed04 	.word	0xe000ed04

0800b470 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b470:	b590      	push	{r4, r7, lr}
 800b472:	b08b      	sub	sp, #44	; 0x2c
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b480:	2300      	movs	r3, #0
 800b482:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d10a      	bne.n	800b4a0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b48a:	2380      	movs	r3, #128	; 0x80
 800b48c:	617b      	str	r3, [r7, #20]
    return event;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	461c      	mov	r4, r3
 800b492:	f107 0314 	add.w	r3, r7, #20
 800b496:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b49a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b49e:	e054      	b.n	800b54a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ae:	d103      	bne.n	800b4b8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b4b0:	f04f 33ff 	mov.w	r3, #4294967295
 800b4b4:	627b      	str	r3, [r7, #36]	; 0x24
 800b4b6:	e009      	b.n	800b4cc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d006      	beq.n	800b4cc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d101      	bne.n	800b4cc <osMessageGet+0x5c>
      ticks = 1;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b4cc:	f7ff feee 	bl	800b2ac <inHandlerMode>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d01c      	beq.n	800b510 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b4d6:	f107 0220 	add.w	r2, r7, #32
 800b4da:	f107 0314 	add.w	r3, r7, #20
 800b4de:	3304      	adds	r3, #4
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	68b8      	ldr	r0, [r7, #8]
 800b4e4:	f000 fca0 	bl	800be28 <xQueueReceiveFromISR>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d102      	bne.n	800b4f4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b4ee:	2310      	movs	r3, #16
 800b4f0:	617b      	str	r3, [r7, #20]
 800b4f2:	e001      	b.n	800b4f8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b4f8:	6a3b      	ldr	r3, [r7, #32]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01d      	beq.n	800b53a <osMessageGet+0xca>
 800b4fe:	4b15      	ldr	r3, [pc, #84]	; (800b554 <osMessageGet+0xe4>)
 800b500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b504:	601a      	str	r2, [r3, #0]
 800b506:	f3bf 8f4f 	dsb	sy
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	e014      	b.n	800b53a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b510:	f107 0314 	add.w	r3, r7, #20
 800b514:	3304      	adds	r3, #4
 800b516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b518:	4619      	mov	r1, r3
 800b51a:	68b8      	ldr	r0, [r7, #8]
 800b51c:	f000 fba4 	bl	800bc68 <xQueueReceive>
 800b520:	4603      	mov	r3, r0
 800b522:	2b01      	cmp	r3, #1
 800b524:	d102      	bne.n	800b52c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b526:	2310      	movs	r3, #16
 800b528:	617b      	str	r3, [r7, #20]
 800b52a:	e006      	b.n	800b53a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d101      	bne.n	800b536 <osMessageGet+0xc6>
 800b532:	2300      	movs	r3, #0
 800b534:	e000      	b.n	800b538 <osMessageGet+0xc8>
 800b536:	2340      	movs	r3, #64	; 0x40
 800b538:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	461c      	mov	r4, r3
 800b53e:	f107 0314 	add.w	r3, r7, #20
 800b542:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b546:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b54a:	68f8      	ldr	r0, [r7, #12]
 800b54c:	372c      	adds	r7, #44	; 0x2c
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd90      	pop	{r4, r7, pc}
 800b552:	bf00      	nop
 800b554:	e000ed04 	.word	0xe000ed04

0800b558 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b558:	b480      	push	{r7}
 800b55a:	b083      	sub	sp, #12
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f103 0208 	add.w	r2, r3, #8
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f04f 32ff 	mov.w	r2, #4294967295
 800b570:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f103 0208 	add.w	r2, r3, #8
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f103 0208 	add.w	r2, r3, #8
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b58c:	bf00      	nop
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b5a6:	bf00      	nop
 800b5a8:	370c      	adds	r7, #12
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr

0800b5b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5b2:	b480      	push	{r7}
 800b5b4:	b085      	sub	sp, #20
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
 800b5ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	68fa      	ldr	r2, [r7, #12]
 800b5c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	689a      	ldr	r2, [r3, #8]
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	683a      	ldr	r2, [r7, #0]
 800b5d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	683a      	ldr	r2, [r7, #0]
 800b5dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	1c5a      	adds	r2, r3, #1
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	601a      	str	r2, [r3, #0]
}
 800b5ee:	bf00      	nop
 800b5f0:	3714      	adds	r7, #20
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr

0800b5fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5fa:	b480      	push	{r7}
 800b5fc:	b085      	sub	sp, #20
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
 800b602:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b610:	d103      	bne.n	800b61a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	691b      	ldr	r3, [r3, #16]
 800b616:	60fb      	str	r3, [r7, #12]
 800b618:	e00c      	b.n	800b634 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	3308      	adds	r3, #8
 800b61e:	60fb      	str	r3, [r7, #12]
 800b620:	e002      	b.n	800b628 <vListInsert+0x2e>
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68ba      	ldr	r2, [r7, #8]
 800b630:	429a      	cmp	r2, r3
 800b632:	d2f6      	bcs.n	800b622 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	685a      	ldr	r2, [r3, #4]
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	683a      	ldr	r2, [r7, #0]
 800b642:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	68fa      	ldr	r2, [r7, #12]
 800b648:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	683a      	ldr	r2, [r7, #0]
 800b64e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	1c5a      	adds	r2, r3, #1
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	601a      	str	r2, [r3, #0]
}
 800b660:	bf00      	nop
 800b662:	3714      	adds	r7, #20
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr

0800b66c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b66c:	b480      	push	{r7}
 800b66e:	b085      	sub	sp, #20
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	691b      	ldr	r3, [r3, #16]
 800b678:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	687a      	ldr	r2, [r7, #4]
 800b680:	6892      	ldr	r2, [r2, #8]
 800b682:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	687a      	ldr	r2, [r7, #4]
 800b68a:	6852      	ldr	r2, [r2, #4]
 800b68c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	429a      	cmp	r2, r3
 800b696:	d103      	bne.n	800b6a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	689a      	ldr	r2, [r3, #8]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	1e5a      	subs	r2, r3, #1
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3714      	adds	r7, #20
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b084      	sub	sp, #16
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d10a      	bne.n	800b6ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d8:	f383 8811 	msr	BASEPRI, r3
 800b6dc:	f3bf 8f6f 	isb	sy
 800b6e0:	f3bf 8f4f 	dsb	sy
 800b6e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b6e6:	bf00      	nop
 800b6e8:	e7fe      	b.n	800b6e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b6ea:	f001 fd53 	bl	800d194 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681a      	ldr	r2, [r3, #0]
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6f6:	68f9      	ldr	r1, [r7, #12]
 800b6f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b6fa:	fb01 f303 	mul.w	r3, r1, r3
 800b6fe:	441a      	add	r2, r3
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2200      	movs	r2, #0
 800b708:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681a      	ldr	r2, [r3, #0]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681a      	ldr	r2, [r3, #0]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b71a:	3b01      	subs	r3, #1
 800b71c:	68f9      	ldr	r1, [r7, #12]
 800b71e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b720:	fb01 f303 	mul.w	r3, r1, r3
 800b724:	441a      	add	r2, r3
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	22ff      	movs	r2, #255	; 0xff
 800b72e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	22ff      	movs	r2, #255	; 0xff
 800b736:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d114      	bne.n	800b76a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	691b      	ldr	r3, [r3, #16]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d01a      	beq.n	800b77e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	3310      	adds	r3, #16
 800b74c:	4618      	mov	r0, r3
 800b74e:	f001 f92b 	bl	800c9a8 <xTaskRemoveFromEventList>
 800b752:	4603      	mov	r3, r0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d012      	beq.n	800b77e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b758:	4b0c      	ldr	r3, [pc, #48]	; (800b78c <xQueueGenericReset+0xcc>)
 800b75a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b75e:	601a      	str	r2, [r3, #0]
 800b760:	f3bf 8f4f 	dsb	sy
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	e009      	b.n	800b77e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	3310      	adds	r3, #16
 800b76e:	4618      	mov	r0, r3
 800b770:	f7ff fef2 	bl	800b558 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	3324      	adds	r3, #36	; 0x24
 800b778:	4618      	mov	r0, r3
 800b77a:	f7ff feed 	bl	800b558 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b77e:	f001 fd39 	bl	800d1f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b782:	2301      	movs	r3, #1
}
 800b784:	4618      	mov	r0, r3
 800b786:	3710      	adds	r7, #16
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}
 800b78c:	e000ed04 	.word	0xe000ed04

0800b790 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b790:	b580      	push	{r7, lr}
 800b792:	b08e      	sub	sp, #56	; 0x38
 800b794:	af02      	add	r7, sp, #8
 800b796:	60f8      	str	r0, [r7, #12]
 800b798:	60b9      	str	r1, [r7, #8]
 800b79a:	607a      	str	r2, [r7, #4]
 800b79c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10a      	bne.n	800b7ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a8:	f383 8811 	msr	BASEPRI, r3
 800b7ac:	f3bf 8f6f 	isb	sy
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7b6:	bf00      	nop
 800b7b8:	e7fe      	b.n	800b7b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d10a      	bne.n	800b7d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c4:	f383 8811 	msr	BASEPRI, r3
 800b7c8:	f3bf 8f6f 	isb	sy
 800b7cc:	f3bf 8f4f 	dsb	sy
 800b7d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b7d2:	bf00      	nop
 800b7d4:	e7fe      	b.n	800b7d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d002      	beq.n	800b7e2 <xQueueGenericCreateStatic+0x52>
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <xQueueGenericCreateStatic+0x56>
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	e000      	b.n	800b7e8 <xQueueGenericCreateStatic+0x58>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d10a      	bne.n	800b802 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b7ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f0:	f383 8811 	msr	BASEPRI, r3
 800b7f4:	f3bf 8f6f 	isb	sy
 800b7f8:	f3bf 8f4f 	dsb	sy
 800b7fc:	623b      	str	r3, [r7, #32]
}
 800b7fe:	bf00      	nop
 800b800:	e7fe      	b.n	800b800 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d102      	bne.n	800b80e <xQueueGenericCreateStatic+0x7e>
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d101      	bne.n	800b812 <xQueueGenericCreateStatic+0x82>
 800b80e:	2301      	movs	r3, #1
 800b810:	e000      	b.n	800b814 <xQueueGenericCreateStatic+0x84>
 800b812:	2300      	movs	r3, #0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d10a      	bne.n	800b82e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81c:	f383 8811 	msr	BASEPRI, r3
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	61fb      	str	r3, [r7, #28]
}
 800b82a:	bf00      	nop
 800b82c:	e7fe      	b.n	800b82c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b82e:	2348      	movs	r3, #72	; 0x48
 800b830:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	2b48      	cmp	r3, #72	; 0x48
 800b836:	d00a      	beq.n	800b84e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83c:	f383 8811 	msr	BASEPRI, r3
 800b840:	f3bf 8f6f 	isb	sy
 800b844:	f3bf 8f4f 	dsb	sy
 800b848:	61bb      	str	r3, [r7, #24]
}
 800b84a:	bf00      	nop
 800b84c:	e7fe      	b.n	800b84c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b84e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b856:	2b00      	cmp	r3, #0
 800b858:	d00d      	beq.n	800b876 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85c:	2201      	movs	r2, #1
 800b85e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b862:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b868:	9300      	str	r3, [sp, #0]
 800b86a:	4613      	mov	r3, r2
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	68b9      	ldr	r1, [r7, #8]
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	f000 f83f 	bl	800b8f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b878:	4618      	mov	r0, r3
 800b87a:	3730      	adds	r7, #48	; 0x30
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}

0800b880 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b880:	b580      	push	{r7, lr}
 800b882:	b08a      	sub	sp, #40	; 0x28
 800b884:	af02      	add	r7, sp, #8
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	4613      	mov	r3, r2
 800b88c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10a      	bne.n	800b8aa <xQueueGenericCreate+0x2a>
	__asm volatile
 800b894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b898:	f383 8811 	msr	BASEPRI, r3
 800b89c:	f3bf 8f6f 	isb	sy
 800b8a0:	f3bf 8f4f 	dsb	sy
 800b8a4:	613b      	str	r3, [r7, #16]
}
 800b8a6:	bf00      	nop
 800b8a8:	e7fe      	b.n	800b8a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	68ba      	ldr	r2, [r7, #8]
 800b8ae:	fb02 f303 	mul.w	r3, r2, r3
 800b8b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	3348      	adds	r3, #72	; 0x48
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f001 fd8d 	bl	800d3d8 <pvPortMalloc>
 800b8be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b8c0:	69bb      	ldr	r3, [r7, #24]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d011      	beq.n	800b8ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b8c6:	69bb      	ldr	r3, [r7, #24]
 800b8c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	3348      	adds	r3, #72	; 0x48
 800b8ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b8d8:	79fa      	ldrb	r2, [r7, #7]
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	4613      	mov	r3, r2
 800b8e0:	697a      	ldr	r2, [r7, #20]
 800b8e2:	68b9      	ldr	r1, [r7, #8]
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f000 f805 	bl	800b8f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b8ea:	69bb      	ldr	r3, [r7, #24]
	}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3720      	adds	r7, #32
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	607a      	str	r2, [r7, #4]
 800b900:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d103      	bne.n	800b910 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	69ba      	ldr	r2, [r7, #24]
 800b90c:	601a      	str	r2, [r3, #0]
 800b90e:	e002      	b.n	800b916 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b91c:	69bb      	ldr	r3, [r7, #24]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b922:	2101      	movs	r1, #1
 800b924:	69b8      	ldr	r0, [r7, #24]
 800b926:	f7ff fecb 	bl	800b6c0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b92a:	bf00      	nop
 800b92c:	3710      	adds	r7, #16
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}
	...

0800b934 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b08e      	sub	sp, #56	; 0x38
 800b938:	af00      	add	r7, sp, #0
 800b93a:	60f8      	str	r0, [r7, #12]
 800b93c:	60b9      	str	r1, [r7, #8]
 800b93e:	607a      	str	r2, [r7, #4]
 800b940:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b942:	2300      	movs	r3, #0
 800b944:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d10a      	bne.n	800b966 <xQueueGenericSend+0x32>
	__asm volatile
 800b950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b954:	f383 8811 	msr	BASEPRI, r3
 800b958:	f3bf 8f6f 	isb	sy
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b962:	bf00      	nop
 800b964:	e7fe      	b.n	800b964 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d103      	bne.n	800b974 <xQueueGenericSend+0x40>
 800b96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b96e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b970:	2b00      	cmp	r3, #0
 800b972:	d101      	bne.n	800b978 <xQueueGenericSend+0x44>
 800b974:	2301      	movs	r3, #1
 800b976:	e000      	b.n	800b97a <xQueueGenericSend+0x46>
 800b978:	2300      	movs	r3, #0
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d10a      	bne.n	800b994 <xQueueGenericSend+0x60>
	__asm volatile
 800b97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b982:	f383 8811 	msr	BASEPRI, r3
 800b986:	f3bf 8f6f 	isb	sy
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b990:	bf00      	nop
 800b992:	e7fe      	b.n	800b992 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	2b02      	cmp	r3, #2
 800b998:	d103      	bne.n	800b9a2 <xQueueGenericSend+0x6e>
 800b99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d101      	bne.n	800b9a6 <xQueueGenericSend+0x72>
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	e000      	b.n	800b9a8 <xQueueGenericSend+0x74>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d10a      	bne.n	800b9c2 <xQueueGenericSend+0x8e>
	__asm volatile
 800b9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b0:	f383 8811 	msr	BASEPRI, r3
 800b9b4:	f3bf 8f6f 	isb	sy
 800b9b8:	f3bf 8f4f 	dsb	sy
 800b9bc:	623b      	str	r3, [r7, #32]
}
 800b9be:	bf00      	nop
 800b9c0:	e7fe      	b.n	800b9c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9c2:	f001 f9b1 	bl	800cd28 <xTaskGetSchedulerState>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d102      	bne.n	800b9d2 <xQueueGenericSend+0x9e>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d101      	bne.n	800b9d6 <xQueueGenericSend+0xa2>
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	e000      	b.n	800b9d8 <xQueueGenericSend+0xa4>
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d10a      	bne.n	800b9f2 <xQueueGenericSend+0xbe>
	__asm volatile
 800b9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e0:	f383 8811 	msr	BASEPRI, r3
 800b9e4:	f3bf 8f6f 	isb	sy
 800b9e8:	f3bf 8f4f 	dsb	sy
 800b9ec:	61fb      	str	r3, [r7, #28]
}
 800b9ee:	bf00      	nop
 800b9f0:	e7fe      	b.n	800b9f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9f2:	f001 fbcf 	bl	800d194 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d302      	bcc.n	800ba08 <xQueueGenericSend+0xd4>
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d129      	bne.n	800ba5c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba08:	683a      	ldr	r2, [r7, #0]
 800ba0a:	68b9      	ldr	r1, [r7, #8]
 800ba0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba0e:	f000 fa8b 	bl	800bf28 <prvCopyDataToQueue>
 800ba12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d010      	beq.n	800ba3e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba1e:	3324      	adds	r3, #36	; 0x24
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 ffc1 	bl	800c9a8 <xTaskRemoveFromEventList>
 800ba26:	4603      	mov	r3, r0
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d013      	beq.n	800ba54 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba2c:	4b3f      	ldr	r3, [pc, #252]	; (800bb2c <xQueueGenericSend+0x1f8>)
 800ba2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba32:	601a      	str	r2, [r3, #0]
 800ba34:	f3bf 8f4f 	dsb	sy
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	e00a      	b.n	800ba54 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d007      	beq.n	800ba54 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba44:	4b39      	ldr	r3, [pc, #228]	; (800bb2c <xQueueGenericSend+0x1f8>)
 800ba46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba4a:	601a      	str	r2, [r3, #0]
 800ba4c:	f3bf 8f4f 	dsb	sy
 800ba50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba54:	f001 fbce 	bl	800d1f4 <vPortExitCritical>
				return pdPASS;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	e063      	b.n	800bb24 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d103      	bne.n	800ba6a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba62:	f001 fbc7 	bl	800d1f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba66:	2300      	movs	r3, #0
 800ba68:	e05c      	b.n	800bb24 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d106      	bne.n	800ba7e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba70:	f107 0314 	add.w	r3, r7, #20
 800ba74:	4618      	mov	r0, r3
 800ba76:	f000 fff9 	bl	800ca6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba7e:	f001 fbb9 	bl	800d1f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba82:	f000 fda9 	bl	800c5d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba86:	f001 fb85 	bl	800d194 <vPortEnterCritical>
 800ba8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba90:	b25b      	sxtb	r3, r3
 800ba92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba96:	d103      	bne.n	800baa0 <xQueueGenericSend+0x16c>
 800ba98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800baa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800baa6:	b25b      	sxtb	r3, r3
 800baa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baac:	d103      	bne.n	800bab6 <xQueueGenericSend+0x182>
 800baae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab0:	2200      	movs	r2, #0
 800bab2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bab6:	f001 fb9d 	bl	800d1f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800baba:	1d3a      	adds	r2, r7, #4
 800babc:	f107 0314 	add.w	r3, r7, #20
 800bac0:	4611      	mov	r1, r2
 800bac2:	4618      	mov	r0, r3
 800bac4:	f000 ffe8 	bl	800ca98 <xTaskCheckForTimeOut>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d124      	bne.n	800bb18 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bace:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bad0:	f000 fb22 	bl	800c118 <prvIsQueueFull>
 800bad4:	4603      	mov	r3, r0
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d018      	beq.n	800bb0c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800badc:	3310      	adds	r3, #16
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	4611      	mov	r1, r2
 800bae2:	4618      	mov	r0, r3
 800bae4:	f000 ff3c 	bl	800c960 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bae8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baea:	f000 faad 	bl	800c048 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800baee:	f000 fd81 	bl	800c5f4 <xTaskResumeAll>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	f47f af7c 	bne.w	800b9f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bafa:	4b0c      	ldr	r3, [pc, #48]	; (800bb2c <xQueueGenericSend+0x1f8>)
 800bafc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb00:	601a      	str	r2, [r3, #0]
 800bb02:	f3bf 8f4f 	dsb	sy
 800bb06:	f3bf 8f6f 	isb	sy
 800bb0a:	e772      	b.n	800b9f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb0e:	f000 fa9b 	bl	800c048 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb12:	f000 fd6f 	bl	800c5f4 <xTaskResumeAll>
 800bb16:	e76c      	b.n	800b9f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb1a:	f000 fa95 	bl	800c048 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb1e:	f000 fd69 	bl	800c5f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	3738      	adds	r7, #56	; 0x38
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}
 800bb2c:	e000ed04 	.word	0xe000ed04

0800bb30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b090      	sub	sp, #64	; 0x40
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
 800bb3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d10a      	bne.n	800bb5e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4c:	f383 8811 	msr	BASEPRI, r3
 800bb50:	f3bf 8f6f 	isb	sy
 800bb54:	f3bf 8f4f 	dsb	sy
 800bb58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb5a:	bf00      	nop
 800bb5c:	e7fe      	b.n	800bb5c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d103      	bne.n	800bb6c <xQueueGenericSendFromISR+0x3c>
 800bb64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d101      	bne.n	800bb70 <xQueueGenericSendFromISR+0x40>
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e000      	b.n	800bb72 <xQueueGenericSendFromISR+0x42>
 800bb70:	2300      	movs	r3, #0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d10a      	bne.n	800bb8c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bb76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb7a:	f383 8811 	msr	BASEPRI, r3
 800bb7e:	f3bf 8f6f 	isb	sy
 800bb82:	f3bf 8f4f 	dsb	sy
 800bb86:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb88:	bf00      	nop
 800bb8a:	e7fe      	b.n	800bb8a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	d103      	bne.n	800bb9a <xQueueGenericSendFromISR+0x6a>
 800bb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb96:	2b01      	cmp	r3, #1
 800bb98:	d101      	bne.n	800bb9e <xQueueGenericSendFromISR+0x6e>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	e000      	b.n	800bba0 <xQueueGenericSendFromISR+0x70>
 800bb9e:	2300      	movs	r3, #0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10a      	bne.n	800bbba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba8:	f383 8811 	msr	BASEPRI, r3
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f3bf 8f4f 	dsb	sy
 800bbb4:	623b      	str	r3, [r7, #32]
}
 800bbb6:	bf00      	nop
 800bbb8:	e7fe      	b.n	800bbb8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbba:	f001 fbcd 	bl	800d358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bbbe:	f3ef 8211 	mrs	r2, BASEPRI
 800bbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	61fa      	str	r2, [r7, #28]
 800bbd4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bbd6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbd8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d302      	bcc.n	800bbec <xQueueGenericSendFromISR+0xbc>
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	2b02      	cmp	r3, #2
 800bbea:	d12f      	bne.n	800bc4c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bbf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbfa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbfc:	683a      	ldr	r2, [r7, #0]
 800bbfe:	68b9      	ldr	r1, [r7, #8]
 800bc00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bc02:	f000 f991 	bl	800bf28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bc06:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bc0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc0e:	d112      	bne.n	800bc36 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d016      	beq.n	800bc46 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc1a:	3324      	adds	r3, #36	; 0x24
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f000 fec3 	bl	800c9a8 <xTaskRemoveFromEventList>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00e      	beq.n	800bc46 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d00b      	beq.n	800bc46 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2201      	movs	r2, #1
 800bc32:	601a      	str	r2, [r3, #0]
 800bc34:	e007      	b.n	800bc46 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc36:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	b25a      	sxtb	r2, r3
 800bc40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc46:	2301      	movs	r3, #1
 800bc48:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc4a:	e001      	b.n	800bc50 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc52:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3740      	adds	r7, #64	; 0x40
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
	...

0800bc68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08c      	sub	sp, #48	; 0x30
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc74:	2300      	movs	r3, #0
 800bc76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bc7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10a      	bne.n	800bc98 <xQueueReceive+0x30>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	623b      	str	r3, [r7, #32]
}
 800bc94:	bf00      	nop
 800bc96:	e7fe      	b.n	800bc96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d103      	bne.n	800bca6 <xQueueReceive+0x3e>
 800bc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d101      	bne.n	800bcaa <xQueueReceive+0x42>
 800bca6:	2301      	movs	r3, #1
 800bca8:	e000      	b.n	800bcac <xQueueReceive+0x44>
 800bcaa:	2300      	movs	r3, #0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d10a      	bne.n	800bcc6 <xQueueReceive+0x5e>
	__asm volatile
 800bcb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb4:	f383 8811 	msr	BASEPRI, r3
 800bcb8:	f3bf 8f6f 	isb	sy
 800bcbc:	f3bf 8f4f 	dsb	sy
 800bcc0:	61fb      	str	r3, [r7, #28]
}
 800bcc2:	bf00      	nop
 800bcc4:	e7fe      	b.n	800bcc4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcc6:	f001 f82f 	bl	800cd28 <xTaskGetSchedulerState>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d102      	bne.n	800bcd6 <xQueueReceive+0x6e>
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d101      	bne.n	800bcda <xQueueReceive+0x72>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e000      	b.n	800bcdc <xQueueReceive+0x74>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d10a      	bne.n	800bcf6 <xQueueReceive+0x8e>
	__asm volatile
 800bce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce4:	f383 8811 	msr	BASEPRI, r3
 800bce8:	f3bf 8f6f 	isb	sy
 800bcec:	f3bf 8f4f 	dsb	sy
 800bcf0:	61bb      	str	r3, [r7, #24]
}
 800bcf2:	bf00      	nop
 800bcf4:	e7fe      	b.n	800bcf4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bcf6:	f001 fa4d 	bl	800d194 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcfe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d01f      	beq.n	800bd46 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd0a:	f000 f977 	bl	800bffc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bd0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd10:	1e5a      	subs	r2, r3, #1
 800bd12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd14:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd18:	691b      	ldr	r3, [r3, #16]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d00f      	beq.n	800bd3e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd20:	3310      	adds	r3, #16
 800bd22:	4618      	mov	r0, r3
 800bd24:	f000 fe40 	bl	800c9a8 <xTaskRemoveFromEventList>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d007      	beq.n	800bd3e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd2e:	4b3d      	ldr	r3, [pc, #244]	; (800be24 <xQueueReceive+0x1bc>)
 800bd30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd34:	601a      	str	r2, [r3, #0]
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd3e:	f001 fa59 	bl	800d1f4 <vPortExitCritical>
				return pdPASS;
 800bd42:	2301      	movs	r3, #1
 800bd44:	e069      	b.n	800be1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d103      	bne.n	800bd54 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd4c:	f001 fa52 	bl	800d1f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd50:	2300      	movs	r3, #0
 800bd52:	e062      	b.n	800be1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d106      	bne.n	800bd68 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd5a:	f107 0310 	add.w	r3, r7, #16
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f000 fe84 	bl	800ca6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd64:	2301      	movs	r3, #1
 800bd66:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd68:	f001 fa44 	bl	800d1f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd6c:	f000 fc34 	bl	800c5d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd70:	f001 fa10 	bl	800d194 <vPortEnterCritical>
 800bd74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd7a:	b25b      	sxtb	r3, r3
 800bd7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd80:	d103      	bne.n	800bd8a <xQueueReceive+0x122>
 800bd82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd84:	2200      	movs	r2, #0
 800bd86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd90:	b25b      	sxtb	r3, r3
 800bd92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd96:	d103      	bne.n	800bda0 <xQueueReceive+0x138>
 800bd98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bda0:	f001 fa28 	bl	800d1f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bda4:	1d3a      	adds	r2, r7, #4
 800bda6:	f107 0310 	add.w	r3, r7, #16
 800bdaa:	4611      	mov	r1, r2
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 fe73 	bl	800ca98 <xTaskCheckForTimeOut>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d123      	bne.n	800be00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bdb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdba:	f000 f997 	bl	800c0ec <prvIsQueueEmpty>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d017      	beq.n	800bdf4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bdc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc6:	3324      	adds	r3, #36	; 0x24
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	4611      	mov	r1, r2
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f000 fdc7 	bl	800c960 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bdd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdd4:	f000 f938 	bl	800c048 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bdd8:	f000 fc0c 	bl	800c5f4 <xTaskResumeAll>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d189      	bne.n	800bcf6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bde2:	4b10      	ldr	r3, [pc, #64]	; (800be24 <xQueueReceive+0x1bc>)
 800bde4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bde8:	601a      	str	r2, [r3, #0]
 800bdea:	f3bf 8f4f 	dsb	sy
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	e780      	b.n	800bcf6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bdf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdf6:	f000 f927 	bl	800c048 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdfa:	f000 fbfb 	bl	800c5f4 <xTaskResumeAll>
 800bdfe:	e77a      	b.n	800bcf6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800be00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be02:	f000 f921 	bl	800c048 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be06:	f000 fbf5 	bl	800c5f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be0c:	f000 f96e 	bl	800c0ec <prvIsQueueEmpty>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	f43f af6f 	beq.w	800bcf6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800be18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3730      	adds	r7, #48	; 0x30
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}
 800be22:	bf00      	nop
 800be24:	e000ed04 	.word	0xe000ed04

0800be28 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b08e      	sub	sp, #56	; 0x38
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800be38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d10a      	bne.n	800be54 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800be3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	623b      	str	r3, [r7, #32]
}
 800be50:	bf00      	nop
 800be52:	e7fe      	b.n	800be52 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d103      	bne.n	800be62 <xQueueReceiveFromISR+0x3a>
 800be5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d101      	bne.n	800be66 <xQueueReceiveFromISR+0x3e>
 800be62:	2301      	movs	r3, #1
 800be64:	e000      	b.n	800be68 <xQueueReceiveFromISR+0x40>
 800be66:	2300      	movs	r3, #0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10a      	bne.n	800be82 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800be6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be70:	f383 8811 	msr	BASEPRI, r3
 800be74:	f3bf 8f6f 	isb	sy
 800be78:	f3bf 8f4f 	dsb	sy
 800be7c:	61fb      	str	r3, [r7, #28]
}
 800be7e:	bf00      	nop
 800be80:	e7fe      	b.n	800be80 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be82:	f001 fa69 	bl	800d358 <vPortValidateInterruptPriority>
	__asm volatile
 800be86:	f3ef 8211 	mrs	r2, BASEPRI
 800be8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8e:	f383 8811 	msr	BASEPRI, r3
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	61ba      	str	r2, [r7, #24]
 800be9c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800be9e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bea0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d02f      	beq.n	800bf0e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800beae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800beb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800beb8:	68b9      	ldr	r1, [r7, #8]
 800beba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bebc:	f000 f89e 	bl	800bffc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec2:	1e5a      	subs	r2, r3, #1
 800bec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800bec8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800becc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed0:	d112      	bne.n	800bef8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed4:	691b      	ldr	r3, [r3, #16]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d016      	beq.n	800bf08 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800beda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bedc:	3310      	adds	r3, #16
 800bede:	4618      	mov	r0, r3
 800bee0:	f000 fd62 	bl	800c9a8 <xTaskRemoveFromEventList>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00e      	beq.n	800bf08 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d00b      	beq.n	800bf08 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	601a      	str	r2, [r3, #0]
 800bef6:	e007      	b.n	800bf08 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800bef8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800befc:	3301      	adds	r3, #1
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	b25a      	sxtb	r2, r3
 800bf02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	637b      	str	r3, [r7, #52]	; 0x34
 800bf0c:	e001      	b.n	800bf12 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	637b      	str	r3, [r7, #52]	; 0x34
 800bf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf14:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	f383 8811 	msr	BASEPRI, r3
}
 800bf1c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3738      	adds	r7, #56	; 0x38
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bf34:	2300      	movs	r3, #0
 800bf36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d10d      	bne.n	800bf62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d14d      	bne.n	800bfea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	689b      	ldr	r3, [r3, #8]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f000 ff06 	bl	800cd64 <xTaskPriorityDisinherit>
 800bf58:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	609a      	str	r2, [r3, #8]
 800bf60:	e043      	b.n	800bfea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d119      	bne.n	800bf9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	6858      	ldr	r0, [r3, #4]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf70:	461a      	mov	r2, r3
 800bf72:	68b9      	ldr	r1, [r7, #8]
 800bf74:	f001 ff58 	bl	800de28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	685a      	ldr	r2, [r3, #4]
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf80:	441a      	add	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	685a      	ldr	r2, [r3, #4]
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d32b      	bcc.n	800bfea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681a      	ldr	r2, [r3, #0]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	605a      	str	r2, [r3, #4]
 800bf9a:	e026      	b.n	800bfea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	68d8      	ldr	r0, [r3, #12]
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	68b9      	ldr	r1, [r7, #8]
 800bfa8:	f001 ff3e 	bl	800de28 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	68da      	ldr	r2, [r3, #12]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfb4:	425b      	negs	r3, r3
 800bfb6:	441a      	add	r2, r3
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	68da      	ldr	r2, [r3, #12]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d207      	bcs.n	800bfd8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	689a      	ldr	r2, [r3, #8]
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfd0:	425b      	negs	r3, r3
 800bfd2:	441a      	add	r2, r3
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b02      	cmp	r3, #2
 800bfdc:	d105      	bne.n	800bfea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d002      	beq.n	800bfea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	3b01      	subs	r3, #1
 800bfe8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	1c5a      	adds	r2, r3, #1
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bff2:	697b      	ldr	r3, [r7, #20]
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3718      	adds	r7, #24
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}

0800bffc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b082      	sub	sp, #8
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d018      	beq.n	800c040 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	68da      	ldr	r2, [r3, #12]
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c016:	441a      	add	r2, r3
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	68da      	ldr	r2, [r3, #12]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	689b      	ldr	r3, [r3, #8]
 800c024:	429a      	cmp	r2, r3
 800c026:	d303      	bcc.n	800c030 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	68d9      	ldr	r1, [r3, #12]
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c038:	461a      	mov	r2, r3
 800c03a:	6838      	ldr	r0, [r7, #0]
 800c03c:	f001 fef4 	bl	800de28 <memcpy>
	}
}
 800c040:	bf00      	nop
 800c042:	3708      	adds	r7, #8
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c050:	f001 f8a0 	bl	800d194 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c05a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c05c:	e011      	b.n	800c082 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c062:	2b00      	cmp	r3, #0
 800c064:	d012      	beq.n	800c08c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	3324      	adds	r3, #36	; 0x24
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 fc9c 	bl	800c9a8 <xTaskRemoveFromEventList>
 800c070:	4603      	mov	r3, r0
 800c072:	2b00      	cmp	r3, #0
 800c074:	d001      	beq.n	800c07a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c076:	f000 fd71 	bl	800cb5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c07a:	7bfb      	ldrb	r3, [r7, #15]
 800c07c:	3b01      	subs	r3, #1
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c086:	2b00      	cmp	r3, #0
 800c088:	dce9      	bgt.n	800c05e <prvUnlockQueue+0x16>
 800c08a:	e000      	b.n	800c08e <prvUnlockQueue+0x46>
					break;
 800c08c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	22ff      	movs	r2, #255	; 0xff
 800c092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c096:	f001 f8ad 	bl	800d1f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c09a:	f001 f87b 	bl	800d194 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c0a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0a6:	e011      	b.n	800c0cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	691b      	ldr	r3, [r3, #16]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d012      	beq.n	800c0d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	3310      	adds	r3, #16
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 fc77 	bl	800c9a8 <xTaskRemoveFromEventList>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d001      	beq.n	800c0c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c0c0:	f000 fd4c 	bl	800cb5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c0c4:	7bbb      	ldrb	r3, [r7, #14]
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	dce9      	bgt.n	800c0a8 <prvUnlockQueue+0x60>
 800c0d4:	e000      	b.n	800c0d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c0d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	22ff      	movs	r2, #255	; 0xff
 800c0dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c0e0:	f001 f888 	bl	800d1f4 <vPortExitCritical>
}
 800c0e4:	bf00      	nop
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c0f4:	f001 f84e 	bl	800d194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d102      	bne.n	800c106 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c100:	2301      	movs	r3, #1
 800c102:	60fb      	str	r3, [r7, #12]
 800c104:	e001      	b.n	800c10a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c106:	2300      	movs	r3, #0
 800c108:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c10a:	f001 f873 	bl	800d1f4 <vPortExitCritical>

	return xReturn;
 800c10e:	68fb      	ldr	r3, [r7, #12]
}
 800c110:	4618      	mov	r0, r3
 800c112:	3710      	adds	r7, #16
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c120:	f001 f838 	bl	800d194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d102      	bne.n	800c136 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c130:	2301      	movs	r3, #1
 800c132:	60fb      	str	r3, [r7, #12]
 800c134:	e001      	b.n	800c13a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c136:	2300      	movs	r3, #0
 800c138:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c13a:	f001 f85b 	bl	800d1f4 <vPortExitCritical>

	return xReturn;
 800c13e:	68fb      	ldr	r3, [r7, #12]
}
 800c140:	4618      	mov	r0, r3
 800c142:	3710      	adds	r7, #16
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}

0800c148 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08e      	sub	sp, #56	; 0x38
 800c14c:	af04      	add	r7, sp, #16
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d10a      	bne.n	800c172 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c160:	f383 8811 	msr	BASEPRI, r3
 800c164:	f3bf 8f6f 	isb	sy
 800c168:	f3bf 8f4f 	dsb	sy
 800c16c:	623b      	str	r3, [r7, #32]
}
 800c16e:	bf00      	nop
 800c170:	e7fe      	b.n	800c170 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10a      	bne.n	800c18e <xTaskCreateStatic+0x46>
	__asm volatile
 800c178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c17c:	f383 8811 	msr	BASEPRI, r3
 800c180:	f3bf 8f6f 	isb	sy
 800c184:	f3bf 8f4f 	dsb	sy
 800c188:	61fb      	str	r3, [r7, #28]
}
 800c18a:	bf00      	nop
 800c18c:	e7fe      	b.n	800c18c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c18e:	23b4      	movs	r3, #180	; 0xb4
 800c190:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	2bb4      	cmp	r3, #180	; 0xb4
 800c196:	d00a      	beq.n	800c1ae <xTaskCreateStatic+0x66>
	__asm volatile
 800c198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c19c:	f383 8811 	msr	BASEPRI, r3
 800c1a0:	f3bf 8f6f 	isb	sy
 800c1a4:	f3bf 8f4f 	dsb	sy
 800c1a8:	61bb      	str	r3, [r7, #24]
}
 800c1aa:	bf00      	nop
 800c1ac:	e7fe      	b.n	800c1ac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c1ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d01e      	beq.n	800c1f4 <xTaskCreateStatic+0xac>
 800c1b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d01b      	beq.n	800c1f4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c1c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c8:	2202      	movs	r2, #2
 800c1ca:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	9303      	str	r3, [sp, #12]
 800c1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d4:	9302      	str	r3, [sp, #8]
 800c1d6:	f107 0314 	add.w	r3, r7, #20
 800c1da:	9301      	str	r3, [sp, #4]
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	687a      	ldr	r2, [r7, #4]
 800c1e4:	68b9      	ldr	r1, [r7, #8]
 800c1e6:	68f8      	ldr	r0, [r7, #12]
 800c1e8:	f000 f850 	bl	800c28c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c1ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c1ee:	f000 f8eb 	bl	800c3c8 <prvAddNewTaskToReadyList>
 800c1f2:	e001      	b.n	800c1f8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c1f8:	697b      	ldr	r3, [r7, #20]
	}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3728      	adds	r7, #40	; 0x28
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}

0800c202 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c202:	b580      	push	{r7, lr}
 800c204:	b08c      	sub	sp, #48	; 0x30
 800c206:	af04      	add	r7, sp, #16
 800c208:	60f8      	str	r0, [r7, #12]
 800c20a:	60b9      	str	r1, [r7, #8]
 800c20c:	603b      	str	r3, [r7, #0]
 800c20e:	4613      	mov	r3, r2
 800c210:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c212:	88fb      	ldrh	r3, [r7, #6]
 800c214:	009b      	lsls	r3, r3, #2
 800c216:	4618      	mov	r0, r3
 800c218:	f001 f8de 	bl	800d3d8 <pvPortMalloc>
 800c21c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d00e      	beq.n	800c242 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c224:	20b4      	movs	r0, #180	; 0xb4
 800c226:	f001 f8d7 	bl	800d3d8 <pvPortMalloc>
 800c22a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d003      	beq.n	800c23a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c232:	69fb      	ldr	r3, [r7, #28]
 800c234:	697a      	ldr	r2, [r7, #20]
 800c236:	631a      	str	r2, [r3, #48]	; 0x30
 800c238:	e005      	b.n	800c246 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c23a:	6978      	ldr	r0, [r7, #20]
 800c23c:	f001 f998 	bl	800d570 <vPortFree>
 800c240:	e001      	b.n	800c246 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c242:	2300      	movs	r3, #0
 800c244:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c246:	69fb      	ldr	r3, [r7, #28]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d017      	beq.n	800c27c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c24c:	69fb      	ldr	r3, [r7, #28]
 800c24e:	2200      	movs	r2, #0
 800c250:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c254:	88fa      	ldrh	r2, [r7, #6]
 800c256:	2300      	movs	r3, #0
 800c258:	9303      	str	r3, [sp, #12]
 800c25a:	69fb      	ldr	r3, [r7, #28]
 800c25c:	9302      	str	r3, [sp, #8]
 800c25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c260:	9301      	str	r3, [sp, #4]
 800c262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c264:	9300      	str	r3, [sp, #0]
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	68b9      	ldr	r1, [r7, #8]
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	f000 f80e 	bl	800c28c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c270:	69f8      	ldr	r0, [r7, #28]
 800c272:	f000 f8a9 	bl	800c3c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c276:	2301      	movs	r3, #1
 800c278:	61bb      	str	r3, [r7, #24]
 800c27a:	e002      	b.n	800c282 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c27c:	f04f 33ff 	mov.w	r3, #4294967295
 800c280:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c282:	69bb      	ldr	r3, [r7, #24]
	}
 800c284:	4618      	mov	r0, r3
 800c286:	3720      	adds	r7, #32
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}

0800c28c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b088      	sub	sp, #32
 800c290:	af00      	add	r7, sp, #0
 800c292:	60f8      	str	r0, [r7, #12]
 800c294:	60b9      	str	r1, [r7, #8]
 800c296:	607a      	str	r2, [r7, #4]
 800c298:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c29a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c29c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c2a4:	3b01      	subs	r3, #1
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4413      	add	r3, r2
 800c2aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c2ac:	69bb      	ldr	r3, [r7, #24]
 800c2ae:	f023 0307 	bic.w	r3, r3, #7
 800c2b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c2b4:	69bb      	ldr	r3, [r7, #24]
 800c2b6:	f003 0307 	and.w	r3, r3, #7
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d00a      	beq.n	800c2d4 <prvInitialiseNewTask+0x48>
	__asm volatile
 800c2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c2:	f383 8811 	msr	BASEPRI, r3
 800c2c6:	f3bf 8f6f 	isb	sy
 800c2ca:	f3bf 8f4f 	dsb	sy
 800c2ce:	617b      	str	r3, [r7, #20]
}
 800c2d0:	bf00      	nop
 800c2d2:	e7fe      	b.n	800c2d2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d01f      	beq.n	800c31a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c2da:	2300      	movs	r3, #0
 800c2dc:	61fb      	str	r3, [r7, #28]
 800c2de:	e012      	b.n	800c306 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	69fb      	ldr	r3, [r7, #28]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	7819      	ldrb	r1, [r3, #0]
 800c2e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2ea:	69fb      	ldr	r3, [r7, #28]
 800c2ec:	4413      	add	r3, r2
 800c2ee:	3334      	adds	r3, #52	; 0x34
 800c2f0:	460a      	mov	r2, r1
 800c2f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c2f4:	68ba      	ldr	r2, [r7, #8]
 800c2f6:	69fb      	ldr	r3, [r7, #28]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d006      	beq.n	800c30e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c300:	69fb      	ldr	r3, [r7, #28]
 800c302:	3301      	adds	r3, #1
 800c304:	61fb      	str	r3, [r7, #28]
 800c306:	69fb      	ldr	r3, [r7, #28]
 800c308:	2b0f      	cmp	r3, #15
 800c30a:	d9e9      	bls.n	800c2e0 <prvInitialiseNewTask+0x54>
 800c30c:	e000      	b.n	800c310 <prvInitialiseNewTask+0x84>
			{
				break;
 800c30e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c312:	2200      	movs	r2, #0
 800c314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c318:	e003      	b.n	800c322 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c31c:	2200      	movs	r2, #0
 800c31e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c324:	2b06      	cmp	r3, #6
 800c326:	d901      	bls.n	800c32c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c328:	2306      	movs	r3, #6
 800c32a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c32c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c32e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c330:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c334:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c336:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c33a:	2200      	movs	r2, #0
 800c33c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c340:	3304      	adds	r3, #4
 800c342:	4618      	mov	r0, r3
 800c344:	f7ff f928 	bl	800b598 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34a:	3318      	adds	r3, #24
 800c34c:	4618      	mov	r0, r3
 800c34e:	f7ff f923 	bl	800b598 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c356:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c35a:	f1c3 0207 	rsb	r2, r3, #7
 800c35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c360:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c366:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c36a:	2200      	movs	r2, #0
 800c36c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c372:	2200      	movs	r2, #0
 800c374:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c37a:	334c      	adds	r3, #76	; 0x4c
 800c37c:	2260      	movs	r2, #96	; 0x60
 800c37e:	2100      	movs	r1, #0
 800c380:	4618      	mov	r0, r3
 800c382:	f001 fd5f 	bl	800de44 <memset>
 800c386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c388:	4a0c      	ldr	r2, [pc, #48]	; (800c3bc <prvInitialiseNewTask+0x130>)
 800c38a:	651a      	str	r2, [r3, #80]	; 0x50
 800c38c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c38e:	4a0c      	ldr	r2, [pc, #48]	; (800c3c0 <prvInitialiseNewTask+0x134>)
 800c390:	655a      	str	r2, [r3, #84]	; 0x54
 800c392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c394:	4a0b      	ldr	r2, [pc, #44]	; (800c3c4 <prvInitialiseNewTask+0x138>)
 800c396:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	68f9      	ldr	r1, [r7, #12]
 800c39c:	69b8      	ldr	r0, [r7, #24]
 800c39e:	f000 fdcd 	bl	800cf3c <pxPortInitialiseStack>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c3a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d002      	beq.n	800c3b4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3b4:	bf00      	nop
 800c3b6:	3720      	adds	r7, #32
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	0800e8c4 	.word	0x0800e8c4
 800c3c0:	0800e8e4 	.word	0x0800e8e4
 800c3c4:	0800e8a4 	.word	0x0800e8a4

0800c3c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c3d0:	f000 fee0 	bl	800d194 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c3d4:	4b2a      	ldr	r3, [pc, #168]	; (800c480 <prvAddNewTaskToReadyList+0xb8>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	4a29      	ldr	r2, [pc, #164]	; (800c480 <prvAddNewTaskToReadyList+0xb8>)
 800c3dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c3de:	4b29      	ldr	r3, [pc, #164]	; (800c484 <prvAddNewTaskToReadyList+0xbc>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d109      	bne.n	800c3fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c3e6:	4a27      	ldr	r2, [pc, #156]	; (800c484 <prvAddNewTaskToReadyList+0xbc>)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c3ec:	4b24      	ldr	r3, [pc, #144]	; (800c480 <prvAddNewTaskToReadyList+0xb8>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d110      	bne.n	800c416 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c3f4:	f000 fbd6 	bl	800cba4 <prvInitialiseTaskLists>
 800c3f8:	e00d      	b.n	800c416 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c3fa:	4b23      	ldr	r3, [pc, #140]	; (800c488 <prvAddNewTaskToReadyList+0xc0>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d109      	bne.n	800c416 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c402:	4b20      	ldr	r3, [pc, #128]	; (800c484 <prvAddNewTaskToReadyList+0xbc>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d802      	bhi.n	800c416 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c410:	4a1c      	ldr	r2, [pc, #112]	; (800c484 <prvAddNewTaskToReadyList+0xbc>)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c416:	4b1d      	ldr	r3, [pc, #116]	; (800c48c <prvAddNewTaskToReadyList+0xc4>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	3301      	adds	r3, #1
 800c41c:	4a1b      	ldr	r2, [pc, #108]	; (800c48c <prvAddNewTaskToReadyList+0xc4>)
 800c41e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c424:	2201      	movs	r2, #1
 800c426:	409a      	lsls	r2, r3
 800c428:	4b19      	ldr	r3, [pc, #100]	; (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	4313      	orrs	r3, r2
 800c42e:	4a18      	ldr	r2, [pc, #96]	; (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c430:	6013      	str	r3, [r2, #0]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c436:	4613      	mov	r3, r2
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	4413      	add	r3, r2
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	4a15      	ldr	r2, [pc, #84]	; (800c494 <prvAddNewTaskToReadyList+0xcc>)
 800c440:	441a      	add	r2, r3
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	3304      	adds	r3, #4
 800c446:	4619      	mov	r1, r3
 800c448:	4610      	mov	r0, r2
 800c44a:	f7ff f8b2 	bl	800b5b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c44e:	f000 fed1 	bl	800d1f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c452:	4b0d      	ldr	r3, [pc, #52]	; (800c488 <prvAddNewTaskToReadyList+0xc0>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d00e      	beq.n	800c478 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c45a:	4b0a      	ldr	r3, [pc, #40]	; (800c484 <prvAddNewTaskToReadyList+0xbc>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c464:	429a      	cmp	r2, r3
 800c466:	d207      	bcs.n	800c478 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c468:	4b0b      	ldr	r3, [pc, #44]	; (800c498 <prvAddNewTaskToReadyList+0xd0>)
 800c46a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c46e:	601a      	str	r2, [r3, #0]
 800c470:	f3bf 8f4f 	dsb	sy
 800c474:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c478:	bf00      	nop
 800c47a:	3708      	adds	r7, #8
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	20000468 	.word	0x20000468
 800c484:	20000368 	.word	0x20000368
 800c488:	20000474 	.word	0x20000474
 800c48c:	20000484 	.word	0x20000484
 800c490:	20000470 	.word	0x20000470
 800c494:	2000036c 	.word	0x2000036c
 800c498:	e000ed04 	.word	0xe000ed04

0800c49c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d017      	beq.n	800c4de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c4ae:	4b13      	ldr	r3, [pc, #76]	; (800c4fc <vTaskDelay+0x60>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d00a      	beq.n	800c4cc <vTaskDelay+0x30>
	__asm volatile
 800c4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ba:	f383 8811 	msr	BASEPRI, r3
 800c4be:	f3bf 8f6f 	isb	sy
 800c4c2:	f3bf 8f4f 	dsb	sy
 800c4c6:	60bb      	str	r3, [r7, #8]
}
 800c4c8:	bf00      	nop
 800c4ca:	e7fe      	b.n	800c4ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c4cc:	f000 f884 	bl	800c5d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	6878      	ldr	r0, [r7, #4]
 800c4d4:	f000 fccc 	bl	800ce70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c4d8:	f000 f88c 	bl	800c5f4 <xTaskResumeAll>
 800c4dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d107      	bne.n	800c4f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c4e4:	4b06      	ldr	r3, [pc, #24]	; (800c500 <vTaskDelay+0x64>)
 800c4e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ea:	601a      	str	r2, [r3, #0]
 800c4ec:	f3bf 8f4f 	dsb	sy
 800c4f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c4f4:	bf00      	nop
 800c4f6:	3710      	adds	r7, #16
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}
 800c4fc:	20000490 	.word	0x20000490
 800c500:	e000ed04 	.word	0xe000ed04

0800c504 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b08a      	sub	sp, #40	; 0x28
 800c508:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c50a:	2300      	movs	r3, #0
 800c50c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c50e:	2300      	movs	r3, #0
 800c510:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c512:	463a      	mov	r2, r7
 800c514:	1d39      	adds	r1, r7, #4
 800c516:	f107 0308 	add.w	r3, r7, #8
 800c51a:	4618      	mov	r0, r3
 800c51c:	f7f4 fb32 	bl	8000b84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c520:	6839      	ldr	r1, [r7, #0]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	68ba      	ldr	r2, [r7, #8]
 800c526:	9202      	str	r2, [sp, #8]
 800c528:	9301      	str	r3, [sp, #4]
 800c52a:	2300      	movs	r3, #0
 800c52c:	9300      	str	r3, [sp, #0]
 800c52e:	2300      	movs	r3, #0
 800c530:	460a      	mov	r2, r1
 800c532:	4921      	ldr	r1, [pc, #132]	; (800c5b8 <vTaskStartScheduler+0xb4>)
 800c534:	4821      	ldr	r0, [pc, #132]	; (800c5bc <vTaskStartScheduler+0xb8>)
 800c536:	f7ff fe07 	bl	800c148 <xTaskCreateStatic>
 800c53a:	4603      	mov	r3, r0
 800c53c:	4a20      	ldr	r2, [pc, #128]	; (800c5c0 <vTaskStartScheduler+0xbc>)
 800c53e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c540:	4b1f      	ldr	r3, [pc, #124]	; (800c5c0 <vTaskStartScheduler+0xbc>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d002      	beq.n	800c54e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c548:	2301      	movs	r3, #1
 800c54a:	617b      	str	r3, [r7, #20]
 800c54c:	e001      	b.n	800c552 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c54e:	2300      	movs	r3, #0
 800c550:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c552:	697b      	ldr	r3, [r7, #20]
 800c554:	2b01      	cmp	r3, #1
 800c556:	d11b      	bne.n	800c590 <vTaskStartScheduler+0x8c>
	__asm volatile
 800c558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c55c:	f383 8811 	msr	BASEPRI, r3
 800c560:	f3bf 8f6f 	isb	sy
 800c564:	f3bf 8f4f 	dsb	sy
 800c568:	613b      	str	r3, [r7, #16]
}
 800c56a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c56c:	4b15      	ldr	r3, [pc, #84]	; (800c5c4 <vTaskStartScheduler+0xc0>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	334c      	adds	r3, #76	; 0x4c
 800c572:	4a15      	ldr	r2, [pc, #84]	; (800c5c8 <vTaskStartScheduler+0xc4>)
 800c574:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c576:	4b15      	ldr	r3, [pc, #84]	; (800c5cc <vTaskStartScheduler+0xc8>)
 800c578:	f04f 32ff 	mov.w	r2, #4294967295
 800c57c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c57e:	4b14      	ldr	r3, [pc, #80]	; (800c5d0 <vTaskStartScheduler+0xcc>)
 800c580:	2201      	movs	r2, #1
 800c582:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c584:	4b13      	ldr	r3, [pc, #76]	; (800c5d4 <vTaskStartScheduler+0xd0>)
 800c586:	2200      	movs	r2, #0
 800c588:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c58a:	f000 fd61 	bl	800d050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c58e:	e00e      	b.n	800c5ae <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c596:	d10a      	bne.n	800c5ae <vTaskStartScheduler+0xaa>
	__asm volatile
 800c598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c59c:	f383 8811 	msr	BASEPRI, r3
 800c5a0:	f3bf 8f6f 	isb	sy
 800c5a4:	f3bf 8f4f 	dsb	sy
 800c5a8:	60fb      	str	r3, [r7, #12]
}
 800c5aa:	bf00      	nop
 800c5ac:	e7fe      	b.n	800c5ac <vTaskStartScheduler+0xa8>
}
 800c5ae:	bf00      	nop
 800c5b0:	3718      	adds	r7, #24
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
 800c5b6:	bf00      	nop
 800c5b8:	0800e87c 	.word	0x0800e87c
 800c5bc:	0800cb75 	.word	0x0800cb75
 800c5c0:	2000048c 	.word	0x2000048c
 800c5c4:	20000368 	.word	0x20000368
 800c5c8:	20000030 	.word	0x20000030
 800c5cc:	20000488 	.word	0x20000488
 800c5d0:	20000474 	.word	0x20000474
 800c5d4:	2000046c 	.word	0x2000046c

0800c5d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c5d8:	b480      	push	{r7}
 800c5da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c5dc:	4b04      	ldr	r3, [pc, #16]	; (800c5f0 <vTaskSuspendAll+0x18>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	4a03      	ldr	r2, [pc, #12]	; (800c5f0 <vTaskSuspendAll+0x18>)
 800c5e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c5e6:	bf00      	nop
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr
 800c5f0:	20000490 	.word	0x20000490

0800c5f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5fe:	2300      	movs	r3, #0
 800c600:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c602:	4b41      	ldr	r3, [pc, #260]	; (800c708 <xTaskResumeAll+0x114>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d10a      	bne.n	800c620 <xTaskResumeAll+0x2c>
	__asm volatile
 800c60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c60e:	f383 8811 	msr	BASEPRI, r3
 800c612:	f3bf 8f6f 	isb	sy
 800c616:	f3bf 8f4f 	dsb	sy
 800c61a:	603b      	str	r3, [r7, #0]
}
 800c61c:	bf00      	nop
 800c61e:	e7fe      	b.n	800c61e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c620:	f000 fdb8 	bl	800d194 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c624:	4b38      	ldr	r3, [pc, #224]	; (800c708 <xTaskResumeAll+0x114>)
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	3b01      	subs	r3, #1
 800c62a:	4a37      	ldr	r2, [pc, #220]	; (800c708 <xTaskResumeAll+0x114>)
 800c62c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c62e:	4b36      	ldr	r3, [pc, #216]	; (800c708 <xTaskResumeAll+0x114>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d161      	bne.n	800c6fa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c636:	4b35      	ldr	r3, [pc, #212]	; (800c70c <xTaskResumeAll+0x118>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d05d      	beq.n	800c6fa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c63e:	e02e      	b.n	800c69e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c640:	4b33      	ldr	r3, [pc, #204]	; (800c710 <xTaskResumeAll+0x11c>)
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	68db      	ldr	r3, [r3, #12]
 800c646:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	3318      	adds	r3, #24
 800c64c:	4618      	mov	r0, r3
 800c64e:	f7ff f80d 	bl	800b66c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	3304      	adds	r3, #4
 800c656:	4618      	mov	r0, r3
 800c658:	f7ff f808 	bl	800b66c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c660:	2201      	movs	r2, #1
 800c662:	409a      	lsls	r2, r3
 800c664:	4b2b      	ldr	r3, [pc, #172]	; (800c714 <xTaskResumeAll+0x120>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	4313      	orrs	r3, r2
 800c66a:	4a2a      	ldr	r2, [pc, #168]	; (800c714 <xTaskResumeAll+0x120>)
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c672:	4613      	mov	r3, r2
 800c674:	009b      	lsls	r3, r3, #2
 800c676:	4413      	add	r3, r2
 800c678:	009b      	lsls	r3, r3, #2
 800c67a:	4a27      	ldr	r2, [pc, #156]	; (800c718 <xTaskResumeAll+0x124>)
 800c67c:	441a      	add	r2, r3
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	3304      	adds	r3, #4
 800c682:	4619      	mov	r1, r3
 800c684:	4610      	mov	r0, r2
 800c686:	f7fe ff94 	bl	800b5b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c68e:	4b23      	ldr	r3, [pc, #140]	; (800c71c <xTaskResumeAll+0x128>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c694:	429a      	cmp	r2, r3
 800c696:	d302      	bcc.n	800c69e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c698:	4b21      	ldr	r3, [pc, #132]	; (800c720 <xTaskResumeAll+0x12c>)
 800c69a:	2201      	movs	r2, #1
 800c69c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c69e:	4b1c      	ldr	r3, [pc, #112]	; (800c710 <xTaskResumeAll+0x11c>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d1cc      	bne.n	800c640 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d001      	beq.n	800c6b0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c6ac:	f000 fb1c 	bl	800cce8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c6b0:	4b1c      	ldr	r3, [pc, #112]	; (800c724 <xTaskResumeAll+0x130>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d010      	beq.n	800c6de <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c6bc:	f000 f836 	bl	800c72c <xTaskIncrementTick>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d002      	beq.n	800c6cc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c6c6:	4b16      	ldr	r3, [pc, #88]	; (800c720 <xTaskResumeAll+0x12c>)
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d1f1      	bne.n	800c6bc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c6d8:	4b12      	ldr	r3, [pc, #72]	; (800c724 <xTaskResumeAll+0x130>)
 800c6da:	2200      	movs	r2, #0
 800c6dc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c6de:	4b10      	ldr	r3, [pc, #64]	; (800c720 <xTaskResumeAll+0x12c>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d009      	beq.n	800c6fa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6ea:	4b0f      	ldr	r3, [pc, #60]	; (800c728 <xTaskResumeAll+0x134>)
 800c6ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6f0:	601a      	str	r2, [r3, #0]
 800c6f2:	f3bf 8f4f 	dsb	sy
 800c6f6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6fa:	f000 fd7b 	bl	800d1f4 <vPortExitCritical>

	return xAlreadyYielded;
 800c6fe:	68bb      	ldr	r3, [r7, #8]
}
 800c700:	4618      	mov	r0, r3
 800c702:	3710      	adds	r7, #16
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}
 800c708:	20000490 	.word	0x20000490
 800c70c:	20000468 	.word	0x20000468
 800c710:	20000428 	.word	0x20000428
 800c714:	20000470 	.word	0x20000470
 800c718:	2000036c 	.word	0x2000036c
 800c71c:	20000368 	.word	0x20000368
 800c720:	2000047c 	.word	0x2000047c
 800c724:	20000478 	.word	0x20000478
 800c728:	e000ed04 	.word	0xe000ed04

0800c72c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b086      	sub	sp, #24
 800c730:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c732:	2300      	movs	r3, #0
 800c734:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c736:	4b4e      	ldr	r3, [pc, #312]	; (800c870 <xTaskIncrementTick+0x144>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f040 808e 	bne.w	800c85c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c740:	4b4c      	ldr	r3, [pc, #304]	; (800c874 <xTaskIncrementTick+0x148>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	3301      	adds	r3, #1
 800c746:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c748:	4a4a      	ldr	r2, [pc, #296]	; (800c874 <xTaskIncrementTick+0x148>)
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d120      	bne.n	800c796 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c754:	4b48      	ldr	r3, [pc, #288]	; (800c878 <xTaskIncrementTick+0x14c>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d00a      	beq.n	800c774 <xTaskIncrementTick+0x48>
	__asm volatile
 800c75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c762:	f383 8811 	msr	BASEPRI, r3
 800c766:	f3bf 8f6f 	isb	sy
 800c76a:	f3bf 8f4f 	dsb	sy
 800c76e:	603b      	str	r3, [r7, #0]
}
 800c770:	bf00      	nop
 800c772:	e7fe      	b.n	800c772 <xTaskIncrementTick+0x46>
 800c774:	4b40      	ldr	r3, [pc, #256]	; (800c878 <xTaskIncrementTick+0x14c>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	60fb      	str	r3, [r7, #12]
 800c77a:	4b40      	ldr	r3, [pc, #256]	; (800c87c <xTaskIncrementTick+0x150>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	4a3e      	ldr	r2, [pc, #248]	; (800c878 <xTaskIncrementTick+0x14c>)
 800c780:	6013      	str	r3, [r2, #0]
 800c782:	4a3e      	ldr	r2, [pc, #248]	; (800c87c <xTaskIncrementTick+0x150>)
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	6013      	str	r3, [r2, #0]
 800c788:	4b3d      	ldr	r3, [pc, #244]	; (800c880 <xTaskIncrementTick+0x154>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	3301      	adds	r3, #1
 800c78e:	4a3c      	ldr	r2, [pc, #240]	; (800c880 <xTaskIncrementTick+0x154>)
 800c790:	6013      	str	r3, [r2, #0]
 800c792:	f000 faa9 	bl	800cce8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c796:	4b3b      	ldr	r3, [pc, #236]	; (800c884 <xTaskIncrementTick+0x158>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	693a      	ldr	r2, [r7, #16]
 800c79c:	429a      	cmp	r2, r3
 800c79e:	d348      	bcc.n	800c832 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7a0:	4b35      	ldr	r3, [pc, #212]	; (800c878 <xTaskIncrementTick+0x14c>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d104      	bne.n	800c7b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7aa:	4b36      	ldr	r3, [pc, #216]	; (800c884 <xTaskIncrementTick+0x158>)
 800c7ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c7b0:	601a      	str	r2, [r3, #0]
					break;
 800c7b2:	e03e      	b.n	800c832 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7b4:	4b30      	ldr	r3, [pc, #192]	; (800c878 <xTaskIncrementTick+0x14c>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	68db      	ldr	r3, [r3, #12]
 800c7ba:	68db      	ldr	r3, [r3, #12]
 800c7bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7c4:	693a      	ldr	r2, [r7, #16]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d203      	bcs.n	800c7d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c7cc:	4a2d      	ldr	r2, [pc, #180]	; (800c884 <xTaskIncrementTick+0x158>)
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c7d2:	e02e      	b.n	800c832 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	3304      	adds	r3, #4
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f7fe ff47 	bl	800b66c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d004      	beq.n	800c7f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c7e6:	68bb      	ldr	r3, [r7, #8]
 800c7e8:	3318      	adds	r3, #24
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7fe ff3e 	bl	800b66c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	409a      	lsls	r2, r3
 800c7f8:	4b23      	ldr	r3, [pc, #140]	; (800c888 <xTaskIncrementTick+0x15c>)
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	4a22      	ldr	r2, [pc, #136]	; (800c888 <xTaskIncrementTick+0x15c>)
 800c800:	6013      	str	r3, [r2, #0]
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c806:	4613      	mov	r3, r2
 800c808:	009b      	lsls	r3, r3, #2
 800c80a:	4413      	add	r3, r2
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	4a1f      	ldr	r2, [pc, #124]	; (800c88c <xTaskIncrementTick+0x160>)
 800c810:	441a      	add	r2, r3
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	3304      	adds	r3, #4
 800c816:	4619      	mov	r1, r3
 800c818:	4610      	mov	r0, r2
 800c81a:	f7fe feca 	bl	800b5b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c822:	4b1b      	ldr	r3, [pc, #108]	; (800c890 <xTaskIncrementTick+0x164>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c828:	429a      	cmp	r2, r3
 800c82a:	d3b9      	bcc.n	800c7a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c82c:	2301      	movs	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c830:	e7b6      	b.n	800c7a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c832:	4b17      	ldr	r3, [pc, #92]	; (800c890 <xTaskIncrementTick+0x164>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c838:	4914      	ldr	r1, [pc, #80]	; (800c88c <xTaskIncrementTick+0x160>)
 800c83a:	4613      	mov	r3, r2
 800c83c:	009b      	lsls	r3, r3, #2
 800c83e:	4413      	add	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	440b      	add	r3, r1
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	2b01      	cmp	r3, #1
 800c848:	d901      	bls.n	800c84e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c84a:	2301      	movs	r3, #1
 800c84c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c84e:	4b11      	ldr	r3, [pc, #68]	; (800c894 <xTaskIncrementTick+0x168>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d007      	beq.n	800c866 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c856:	2301      	movs	r3, #1
 800c858:	617b      	str	r3, [r7, #20]
 800c85a:	e004      	b.n	800c866 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c85c:	4b0e      	ldr	r3, [pc, #56]	; (800c898 <xTaskIncrementTick+0x16c>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	3301      	adds	r3, #1
 800c862:	4a0d      	ldr	r2, [pc, #52]	; (800c898 <xTaskIncrementTick+0x16c>)
 800c864:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c866:	697b      	ldr	r3, [r7, #20]
}
 800c868:	4618      	mov	r0, r3
 800c86a:	3718      	adds	r7, #24
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}
 800c870:	20000490 	.word	0x20000490
 800c874:	2000046c 	.word	0x2000046c
 800c878:	20000420 	.word	0x20000420
 800c87c:	20000424 	.word	0x20000424
 800c880:	20000480 	.word	0x20000480
 800c884:	20000488 	.word	0x20000488
 800c888:	20000470 	.word	0x20000470
 800c88c:	2000036c 	.word	0x2000036c
 800c890:	20000368 	.word	0x20000368
 800c894:	2000047c 	.word	0x2000047c
 800c898:	20000478 	.word	0x20000478

0800c89c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c89c:	b480      	push	{r7}
 800c89e:	b087      	sub	sp, #28
 800c8a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c8a2:	4b29      	ldr	r3, [pc, #164]	; (800c948 <vTaskSwitchContext+0xac>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d003      	beq.n	800c8b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c8aa:	4b28      	ldr	r3, [pc, #160]	; (800c94c <vTaskSwitchContext+0xb0>)
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c8b0:	e044      	b.n	800c93c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800c8b2:	4b26      	ldr	r3, [pc, #152]	; (800c94c <vTaskSwitchContext+0xb0>)
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8b8:	4b25      	ldr	r3, [pc, #148]	; (800c950 <vTaskSwitchContext+0xb4>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	fab3 f383 	clz	r3, r3
 800c8c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c8c6:	7afb      	ldrb	r3, [r7, #11]
 800c8c8:	f1c3 031f 	rsb	r3, r3, #31
 800c8cc:	617b      	str	r3, [r7, #20]
 800c8ce:	4921      	ldr	r1, [pc, #132]	; (800c954 <vTaskSwitchContext+0xb8>)
 800c8d0:	697a      	ldr	r2, [r7, #20]
 800c8d2:	4613      	mov	r3, r2
 800c8d4:	009b      	lsls	r3, r3, #2
 800c8d6:	4413      	add	r3, r2
 800c8d8:	009b      	lsls	r3, r3, #2
 800c8da:	440b      	add	r3, r1
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d10a      	bne.n	800c8f8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800c8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8e6:	f383 8811 	msr	BASEPRI, r3
 800c8ea:	f3bf 8f6f 	isb	sy
 800c8ee:	f3bf 8f4f 	dsb	sy
 800c8f2:	607b      	str	r3, [r7, #4]
}
 800c8f4:	bf00      	nop
 800c8f6:	e7fe      	b.n	800c8f6 <vTaskSwitchContext+0x5a>
 800c8f8:	697a      	ldr	r2, [r7, #20]
 800c8fa:	4613      	mov	r3, r2
 800c8fc:	009b      	lsls	r3, r3, #2
 800c8fe:	4413      	add	r3, r2
 800c900:	009b      	lsls	r3, r3, #2
 800c902:	4a14      	ldr	r2, [pc, #80]	; (800c954 <vTaskSwitchContext+0xb8>)
 800c904:	4413      	add	r3, r2
 800c906:	613b      	str	r3, [r7, #16]
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	685b      	ldr	r3, [r3, #4]
 800c90c:	685a      	ldr	r2, [r3, #4]
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	605a      	str	r2, [r3, #4]
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	685a      	ldr	r2, [r3, #4]
 800c916:	693b      	ldr	r3, [r7, #16]
 800c918:	3308      	adds	r3, #8
 800c91a:	429a      	cmp	r2, r3
 800c91c:	d104      	bne.n	800c928 <vTaskSwitchContext+0x8c>
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	685b      	ldr	r3, [r3, #4]
 800c922:	685a      	ldr	r2, [r3, #4]
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	605a      	str	r2, [r3, #4]
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	685b      	ldr	r3, [r3, #4]
 800c92c:	68db      	ldr	r3, [r3, #12]
 800c92e:	4a0a      	ldr	r2, [pc, #40]	; (800c958 <vTaskSwitchContext+0xbc>)
 800c930:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c932:	4b09      	ldr	r3, [pc, #36]	; (800c958 <vTaskSwitchContext+0xbc>)
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	334c      	adds	r3, #76	; 0x4c
 800c938:	4a08      	ldr	r2, [pc, #32]	; (800c95c <vTaskSwitchContext+0xc0>)
 800c93a:	6013      	str	r3, [r2, #0]
}
 800c93c:	bf00      	nop
 800c93e:	371c      	adds	r7, #28
 800c940:	46bd      	mov	sp, r7
 800c942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c946:	4770      	bx	lr
 800c948:	20000490 	.word	0x20000490
 800c94c:	2000047c 	.word	0x2000047c
 800c950:	20000470 	.word	0x20000470
 800c954:	2000036c 	.word	0x2000036c
 800c958:	20000368 	.word	0x20000368
 800c95c:	20000030 	.word	0x20000030

0800c960 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b084      	sub	sp, #16
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d10a      	bne.n	800c986 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c974:	f383 8811 	msr	BASEPRI, r3
 800c978:	f3bf 8f6f 	isb	sy
 800c97c:	f3bf 8f4f 	dsb	sy
 800c980:	60fb      	str	r3, [r7, #12]
}
 800c982:	bf00      	nop
 800c984:	e7fe      	b.n	800c984 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c986:	4b07      	ldr	r3, [pc, #28]	; (800c9a4 <vTaskPlaceOnEventList+0x44>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	3318      	adds	r3, #24
 800c98c:	4619      	mov	r1, r3
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f7fe fe33 	bl	800b5fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c994:	2101      	movs	r1, #1
 800c996:	6838      	ldr	r0, [r7, #0]
 800c998:	f000 fa6a 	bl	800ce70 <prvAddCurrentTaskToDelayedList>
}
 800c99c:	bf00      	nop
 800c99e:	3710      	adds	r7, #16
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}
 800c9a4:	20000368 	.word	0x20000368

0800c9a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b086      	sub	sp, #24
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	68db      	ldr	r3, [r3, #12]
 800c9b4:	68db      	ldr	r3, [r3, #12]
 800c9b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d10a      	bne.n	800c9d4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c2:	f383 8811 	msr	BASEPRI, r3
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	f3bf 8f4f 	dsb	sy
 800c9ce:	60fb      	str	r3, [r7, #12]
}
 800c9d0:	bf00      	nop
 800c9d2:	e7fe      	b.n	800c9d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	3318      	adds	r3, #24
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f7fe fe47 	bl	800b66c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9de:	4b1d      	ldr	r3, [pc, #116]	; (800ca54 <xTaskRemoveFromEventList+0xac>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d11c      	bne.n	800ca20 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	3304      	adds	r3, #4
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7fe fe3e 	bl	800b66c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	409a      	lsls	r2, r3
 800c9f8:	4b17      	ldr	r3, [pc, #92]	; (800ca58 <xTaskRemoveFromEventList+0xb0>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	4a16      	ldr	r2, [pc, #88]	; (800ca58 <xTaskRemoveFromEventList+0xb0>)
 800ca00:	6013      	str	r3, [r2, #0]
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca06:	4613      	mov	r3, r2
 800ca08:	009b      	lsls	r3, r3, #2
 800ca0a:	4413      	add	r3, r2
 800ca0c:	009b      	lsls	r3, r3, #2
 800ca0e:	4a13      	ldr	r2, [pc, #76]	; (800ca5c <xTaskRemoveFromEventList+0xb4>)
 800ca10:	441a      	add	r2, r3
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	3304      	adds	r3, #4
 800ca16:	4619      	mov	r1, r3
 800ca18:	4610      	mov	r0, r2
 800ca1a:	f7fe fdca 	bl	800b5b2 <vListInsertEnd>
 800ca1e:	e005      	b.n	800ca2c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	3318      	adds	r3, #24
 800ca24:	4619      	mov	r1, r3
 800ca26:	480e      	ldr	r0, [pc, #56]	; (800ca60 <xTaskRemoveFromEventList+0xb8>)
 800ca28:	f7fe fdc3 	bl	800b5b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca30:	4b0c      	ldr	r3, [pc, #48]	; (800ca64 <xTaskRemoveFromEventList+0xbc>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d905      	bls.n	800ca46 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ca3e:	4b0a      	ldr	r3, [pc, #40]	; (800ca68 <xTaskRemoveFromEventList+0xc0>)
 800ca40:	2201      	movs	r2, #1
 800ca42:	601a      	str	r2, [r3, #0]
 800ca44:	e001      	b.n	800ca4a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ca46:	2300      	movs	r3, #0
 800ca48:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ca4a:	697b      	ldr	r3, [r7, #20]
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3718      	adds	r7, #24
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	20000490 	.word	0x20000490
 800ca58:	20000470 	.word	0x20000470
 800ca5c:	2000036c 	.word	0x2000036c
 800ca60:	20000428 	.word	0x20000428
 800ca64:	20000368 	.word	0x20000368
 800ca68:	2000047c 	.word	0x2000047c

0800ca6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b083      	sub	sp, #12
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ca74:	4b06      	ldr	r3, [pc, #24]	; (800ca90 <vTaskInternalSetTimeOutState+0x24>)
 800ca76:	681a      	ldr	r2, [r3, #0]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ca7c:	4b05      	ldr	r3, [pc, #20]	; (800ca94 <vTaskInternalSetTimeOutState+0x28>)
 800ca7e:	681a      	ldr	r2, [r3, #0]
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	605a      	str	r2, [r3, #4]
}
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr
 800ca90:	20000480 	.word	0x20000480
 800ca94:	2000046c 	.word	0x2000046c

0800ca98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b088      	sub	sp, #32
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d10a      	bne.n	800cabe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800caa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caac:	f383 8811 	msr	BASEPRI, r3
 800cab0:	f3bf 8f6f 	isb	sy
 800cab4:	f3bf 8f4f 	dsb	sy
 800cab8:	613b      	str	r3, [r7, #16]
}
 800caba:	bf00      	nop
 800cabc:	e7fe      	b.n	800cabc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10a      	bne.n	800cada <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac8:	f383 8811 	msr	BASEPRI, r3
 800cacc:	f3bf 8f6f 	isb	sy
 800cad0:	f3bf 8f4f 	dsb	sy
 800cad4:	60fb      	str	r3, [r7, #12]
}
 800cad6:	bf00      	nop
 800cad8:	e7fe      	b.n	800cad8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cada:	f000 fb5b 	bl	800d194 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cade:	4b1d      	ldr	r3, [pc, #116]	; (800cb54 <xTaskCheckForTimeOut+0xbc>)
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	685b      	ldr	r3, [r3, #4]
 800cae8:	69ba      	ldr	r2, [r7, #24]
 800caea:	1ad3      	subs	r3, r2, r3
 800caec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caf6:	d102      	bne.n	800cafe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800caf8:	2300      	movs	r3, #0
 800cafa:	61fb      	str	r3, [r7, #28]
 800cafc:	e023      	b.n	800cb46 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681a      	ldr	r2, [r3, #0]
 800cb02:	4b15      	ldr	r3, [pc, #84]	; (800cb58 <xTaskCheckForTimeOut+0xc0>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d007      	beq.n	800cb1a <xTaskCheckForTimeOut+0x82>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	685b      	ldr	r3, [r3, #4]
 800cb0e:	69ba      	ldr	r2, [r7, #24]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d302      	bcc.n	800cb1a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb14:	2301      	movs	r3, #1
 800cb16:	61fb      	str	r3, [r7, #28]
 800cb18:	e015      	b.n	800cb46 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	697a      	ldr	r2, [r7, #20]
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d20b      	bcs.n	800cb3c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	681a      	ldr	r2, [r3, #0]
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	1ad2      	subs	r2, r2, r3
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f7ff ff9b 	bl	800ca6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cb36:	2300      	movs	r3, #0
 800cb38:	61fb      	str	r3, [r7, #28]
 800cb3a:	e004      	b.n	800cb46 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cb42:	2301      	movs	r3, #1
 800cb44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cb46:	f000 fb55 	bl	800d1f4 <vPortExitCritical>

	return xReturn;
 800cb4a:	69fb      	ldr	r3, [r7, #28]
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3720      	adds	r7, #32
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}
 800cb54:	2000046c 	.word	0x2000046c
 800cb58:	20000480 	.word	0x20000480

0800cb5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cb60:	4b03      	ldr	r3, [pc, #12]	; (800cb70 <vTaskMissedYield+0x14>)
 800cb62:	2201      	movs	r2, #1
 800cb64:	601a      	str	r2, [r3, #0]
}
 800cb66:	bf00      	nop
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6e:	4770      	bx	lr
 800cb70:	2000047c 	.word	0x2000047c

0800cb74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b082      	sub	sp, #8
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cb7c:	f000 f852 	bl	800cc24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cb80:	4b06      	ldr	r3, [pc, #24]	; (800cb9c <prvIdleTask+0x28>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d9f9      	bls.n	800cb7c <prvIdleTask+0x8>
			{
				taskYIELD();
 800cb88:	4b05      	ldr	r3, [pc, #20]	; (800cba0 <prvIdleTask+0x2c>)
 800cb8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb8e:	601a      	str	r2, [r3, #0]
 800cb90:	f3bf 8f4f 	dsb	sy
 800cb94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cb98:	e7f0      	b.n	800cb7c <prvIdleTask+0x8>
 800cb9a:	bf00      	nop
 800cb9c:	2000036c 	.word	0x2000036c
 800cba0:	e000ed04 	.word	0xe000ed04

0800cba4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b082      	sub	sp, #8
 800cba8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbaa:	2300      	movs	r3, #0
 800cbac:	607b      	str	r3, [r7, #4]
 800cbae:	e00c      	b.n	800cbca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	4413      	add	r3, r2
 800cbb8:	009b      	lsls	r3, r3, #2
 800cbba:	4a12      	ldr	r2, [pc, #72]	; (800cc04 <prvInitialiseTaskLists+0x60>)
 800cbbc:	4413      	add	r3, r2
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f7fe fcca 	bl	800b558 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	607b      	str	r3, [r7, #4]
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2b06      	cmp	r3, #6
 800cbce:	d9ef      	bls.n	800cbb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cbd0:	480d      	ldr	r0, [pc, #52]	; (800cc08 <prvInitialiseTaskLists+0x64>)
 800cbd2:	f7fe fcc1 	bl	800b558 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cbd6:	480d      	ldr	r0, [pc, #52]	; (800cc0c <prvInitialiseTaskLists+0x68>)
 800cbd8:	f7fe fcbe 	bl	800b558 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cbdc:	480c      	ldr	r0, [pc, #48]	; (800cc10 <prvInitialiseTaskLists+0x6c>)
 800cbde:	f7fe fcbb 	bl	800b558 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cbe2:	480c      	ldr	r0, [pc, #48]	; (800cc14 <prvInitialiseTaskLists+0x70>)
 800cbe4:	f7fe fcb8 	bl	800b558 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cbe8:	480b      	ldr	r0, [pc, #44]	; (800cc18 <prvInitialiseTaskLists+0x74>)
 800cbea:	f7fe fcb5 	bl	800b558 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cbee:	4b0b      	ldr	r3, [pc, #44]	; (800cc1c <prvInitialiseTaskLists+0x78>)
 800cbf0:	4a05      	ldr	r2, [pc, #20]	; (800cc08 <prvInitialiseTaskLists+0x64>)
 800cbf2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cbf4:	4b0a      	ldr	r3, [pc, #40]	; (800cc20 <prvInitialiseTaskLists+0x7c>)
 800cbf6:	4a05      	ldr	r2, [pc, #20]	; (800cc0c <prvInitialiseTaskLists+0x68>)
 800cbf8:	601a      	str	r2, [r3, #0]
}
 800cbfa:	bf00      	nop
 800cbfc:	3708      	adds	r7, #8
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop
 800cc04:	2000036c 	.word	0x2000036c
 800cc08:	200003f8 	.word	0x200003f8
 800cc0c:	2000040c 	.word	0x2000040c
 800cc10:	20000428 	.word	0x20000428
 800cc14:	2000043c 	.word	0x2000043c
 800cc18:	20000454 	.word	0x20000454
 800cc1c:	20000420 	.word	0x20000420
 800cc20:	20000424 	.word	0x20000424

0800cc24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b082      	sub	sp, #8
 800cc28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc2a:	e019      	b.n	800cc60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cc2c:	f000 fab2 	bl	800d194 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc30:	4b10      	ldr	r3, [pc, #64]	; (800cc74 <prvCheckTasksWaitingTermination+0x50>)
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	68db      	ldr	r3, [r3, #12]
 800cc36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	3304      	adds	r3, #4
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f7fe fd15 	bl	800b66c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cc42:	4b0d      	ldr	r3, [pc, #52]	; (800cc78 <prvCheckTasksWaitingTermination+0x54>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	3b01      	subs	r3, #1
 800cc48:	4a0b      	ldr	r2, [pc, #44]	; (800cc78 <prvCheckTasksWaitingTermination+0x54>)
 800cc4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cc4c:	4b0b      	ldr	r3, [pc, #44]	; (800cc7c <prvCheckTasksWaitingTermination+0x58>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	3b01      	subs	r3, #1
 800cc52:	4a0a      	ldr	r2, [pc, #40]	; (800cc7c <prvCheckTasksWaitingTermination+0x58>)
 800cc54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cc56:	f000 facd 	bl	800d1f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f000 f810 	bl	800cc80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc60:	4b06      	ldr	r3, [pc, #24]	; (800cc7c <prvCheckTasksWaitingTermination+0x58>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d1e1      	bne.n	800cc2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cc68:	bf00      	nop
 800cc6a:	bf00      	nop
 800cc6c:	3708      	adds	r7, #8
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
 800cc72:	bf00      	nop
 800cc74:	2000043c 	.word	0x2000043c
 800cc78:	20000468 	.word	0x20000468
 800cc7c:	20000450 	.word	0x20000450

0800cc80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	334c      	adds	r3, #76	; 0x4c
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f001 f999 	bl	800dfc4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d108      	bne.n	800ccae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cca0:	4618      	mov	r0, r3
 800cca2:	f000 fc65 	bl	800d570 <vPortFree>
				vPortFree( pxTCB );
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 fc62 	bl	800d570 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ccac:	e018      	b.n	800cce0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d103      	bne.n	800ccc0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f000 fc59 	bl	800d570 <vPortFree>
	}
 800ccbe:	e00f      	b.n	800cce0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ccc6:	2b02      	cmp	r3, #2
 800ccc8:	d00a      	beq.n	800cce0 <prvDeleteTCB+0x60>
	__asm volatile
 800ccca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccce:	f383 8811 	msr	BASEPRI, r3
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	f3bf 8f4f 	dsb	sy
 800ccda:	60fb      	str	r3, [r7, #12]
}
 800ccdc:	bf00      	nop
 800ccde:	e7fe      	b.n	800ccde <prvDeleteTCB+0x5e>
	}
 800cce0:	bf00      	nop
 800cce2:	3710      	adds	r7, #16
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cce8:	b480      	push	{r7}
 800ccea:	b083      	sub	sp, #12
 800ccec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccee:	4b0c      	ldr	r3, [pc, #48]	; (800cd20 <prvResetNextTaskUnblockTime+0x38>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d104      	bne.n	800cd02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ccf8:	4b0a      	ldr	r3, [pc, #40]	; (800cd24 <prvResetNextTaskUnblockTime+0x3c>)
 800ccfa:	f04f 32ff 	mov.w	r2, #4294967295
 800ccfe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd00:	e008      	b.n	800cd14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd02:	4b07      	ldr	r3, [pc, #28]	; (800cd20 <prvResetNextTaskUnblockTime+0x38>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	68db      	ldr	r3, [r3, #12]
 800cd08:	68db      	ldr	r3, [r3, #12]
 800cd0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	685b      	ldr	r3, [r3, #4]
 800cd10:	4a04      	ldr	r2, [pc, #16]	; (800cd24 <prvResetNextTaskUnblockTime+0x3c>)
 800cd12:	6013      	str	r3, [r2, #0]
}
 800cd14:	bf00      	nop
 800cd16:	370c      	adds	r7, #12
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1e:	4770      	bx	lr
 800cd20:	20000420 	.word	0x20000420
 800cd24:	20000488 	.word	0x20000488

0800cd28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cd28:	b480      	push	{r7}
 800cd2a:	b083      	sub	sp, #12
 800cd2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cd2e:	4b0b      	ldr	r3, [pc, #44]	; (800cd5c <xTaskGetSchedulerState+0x34>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d102      	bne.n	800cd3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cd36:	2301      	movs	r3, #1
 800cd38:	607b      	str	r3, [r7, #4]
 800cd3a:	e008      	b.n	800cd4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd3c:	4b08      	ldr	r3, [pc, #32]	; (800cd60 <xTaskGetSchedulerState+0x38>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d102      	bne.n	800cd4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cd44:	2302      	movs	r3, #2
 800cd46:	607b      	str	r3, [r7, #4]
 800cd48:	e001      	b.n	800cd4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cd4e:	687b      	ldr	r3, [r7, #4]
	}
 800cd50:	4618      	mov	r0, r3
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr
 800cd5c:	20000474 	.word	0x20000474
 800cd60:	20000490 	.word	0x20000490

0800cd64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cd64:	b580      	push	{r7, lr}
 800cd66:	b086      	sub	sp, #24
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cd70:	2300      	movs	r3, #0
 800cd72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d06e      	beq.n	800ce58 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cd7a:	4b3a      	ldr	r3, [pc, #232]	; (800ce64 <xTaskPriorityDisinherit+0x100>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	693a      	ldr	r2, [r7, #16]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d00a      	beq.n	800cd9a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cd84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd88:	f383 8811 	msr	BASEPRI, r3
 800cd8c:	f3bf 8f6f 	isb	sy
 800cd90:	f3bf 8f4f 	dsb	sy
 800cd94:	60fb      	str	r3, [r7, #12]
}
 800cd96:	bf00      	nop
 800cd98:	e7fe      	b.n	800cd98 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d10a      	bne.n	800cdb8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda6:	f383 8811 	msr	BASEPRI, r3
 800cdaa:	f3bf 8f6f 	isb	sy
 800cdae:	f3bf 8f4f 	dsb	sy
 800cdb2:	60bb      	str	r3, [r7, #8]
}
 800cdb4:	bf00      	nop
 800cdb6:	e7fe      	b.n	800cdb6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdbc:	1e5a      	subs	r2, r3, #1
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d044      	beq.n	800ce58 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d140      	bne.n	800ce58 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	3304      	adds	r3, #4
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7fe fc46 	bl	800b66c <uxListRemove>
 800cde0:	4603      	mov	r3, r0
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d115      	bne.n	800ce12 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdea:	491f      	ldr	r1, [pc, #124]	; (800ce68 <xTaskPriorityDisinherit+0x104>)
 800cdec:	4613      	mov	r3, r2
 800cdee:	009b      	lsls	r3, r3, #2
 800cdf0:	4413      	add	r3, r2
 800cdf2:	009b      	lsls	r3, r3, #2
 800cdf4:	440b      	add	r3, r1
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d10a      	bne.n	800ce12 <xTaskPriorityDisinherit+0xae>
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce00:	2201      	movs	r2, #1
 800ce02:	fa02 f303 	lsl.w	r3, r2, r3
 800ce06:	43da      	mvns	r2, r3
 800ce08:	4b18      	ldr	r3, [pc, #96]	; (800ce6c <xTaskPriorityDisinherit+0x108>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	4a17      	ldr	r2, [pc, #92]	; (800ce6c <xTaskPriorityDisinherit+0x108>)
 800ce10:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce1e:	f1c3 0207 	rsb	r2, r3, #7
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	409a      	lsls	r2, r3
 800ce2e:	4b0f      	ldr	r3, [pc, #60]	; (800ce6c <xTaskPriorityDisinherit+0x108>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4313      	orrs	r3, r2
 800ce34:	4a0d      	ldr	r2, [pc, #52]	; (800ce6c <xTaskPriorityDisinherit+0x108>)
 800ce36:	6013      	str	r3, [r2, #0]
 800ce38:	693b      	ldr	r3, [r7, #16]
 800ce3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce3c:	4613      	mov	r3, r2
 800ce3e:	009b      	lsls	r3, r3, #2
 800ce40:	4413      	add	r3, r2
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	4a08      	ldr	r2, [pc, #32]	; (800ce68 <xTaskPriorityDisinherit+0x104>)
 800ce46:	441a      	add	r2, r3
 800ce48:	693b      	ldr	r3, [r7, #16]
 800ce4a:	3304      	adds	r3, #4
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	4610      	mov	r0, r2
 800ce50:	f7fe fbaf 	bl	800b5b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ce54:	2301      	movs	r3, #1
 800ce56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce58:	697b      	ldr	r3, [r7, #20]
	}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3718      	adds	r7, #24
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	20000368 	.word	0x20000368
 800ce68:	2000036c 	.word	0x2000036c
 800ce6c:	20000470 	.word	0x20000470

0800ce70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ce7a:	4b29      	ldr	r3, [pc, #164]	; (800cf20 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce80:	4b28      	ldr	r3, [pc, #160]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	3304      	adds	r3, #4
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7fe fbf0 	bl	800b66c <uxListRemove>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d10b      	bne.n	800ceaa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ce92:	4b24      	ldr	r3, [pc, #144]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce98:	2201      	movs	r2, #1
 800ce9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce9e:	43da      	mvns	r2, r3
 800cea0:	4b21      	ldr	r3, [pc, #132]	; (800cf28 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	4013      	ands	r3, r2
 800cea6:	4a20      	ldr	r2, [pc, #128]	; (800cf28 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cea8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceb0:	d10a      	bne.n	800cec8 <prvAddCurrentTaskToDelayedList+0x58>
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d007      	beq.n	800cec8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ceb8:	4b1a      	ldr	r3, [pc, #104]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	3304      	adds	r3, #4
 800cebe:	4619      	mov	r1, r3
 800cec0:	481a      	ldr	r0, [pc, #104]	; (800cf2c <prvAddCurrentTaskToDelayedList+0xbc>)
 800cec2:	f7fe fb76 	bl	800b5b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cec6:	e026      	b.n	800cf16 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cec8:	68fa      	ldr	r2, [r7, #12]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	4413      	add	r3, r2
 800cece:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ced0:	4b14      	ldr	r3, [pc, #80]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	68ba      	ldr	r2, [r7, #8]
 800ced6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ced8:	68ba      	ldr	r2, [r7, #8]
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	429a      	cmp	r2, r3
 800cede:	d209      	bcs.n	800cef4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cee0:	4b13      	ldr	r3, [pc, #76]	; (800cf30 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cee2:	681a      	ldr	r2, [r3, #0]
 800cee4:	4b0f      	ldr	r3, [pc, #60]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	3304      	adds	r3, #4
 800ceea:	4619      	mov	r1, r3
 800ceec:	4610      	mov	r0, r2
 800ceee:	f7fe fb84 	bl	800b5fa <vListInsert>
}
 800cef2:	e010      	b.n	800cf16 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cef4:	4b0f      	ldr	r3, [pc, #60]	; (800cf34 <prvAddCurrentTaskToDelayedList+0xc4>)
 800cef6:	681a      	ldr	r2, [r3, #0]
 800cef8:	4b0a      	ldr	r3, [pc, #40]	; (800cf24 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	3304      	adds	r3, #4
 800cefe:	4619      	mov	r1, r3
 800cf00:	4610      	mov	r0, r2
 800cf02:	f7fe fb7a 	bl	800b5fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf06:	4b0c      	ldr	r3, [pc, #48]	; (800cf38 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	68ba      	ldr	r2, [r7, #8]
 800cf0c:	429a      	cmp	r2, r3
 800cf0e:	d202      	bcs.n	800cf16 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cf10:	4a09      	ldr	r2, [pc, #36]	; (800cf38 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	6013      	str	r3, [r2, #0]
}
 800cf16:	bf00      	nop
 800cf18:	3710      	adds	r7, #16
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	2000046c 	.word	0x2000046c
 800cf24:	20000368 	.word	0x20000368
 800cf28:	20000470 	.word	0x20000470
 800cf2c:	20000454 	.word	0x20000454
 800cf30:	20000424 	.word	0x20000424
 800cf34:	20000420 	.word	0x20000420
 800cf38:	20000488 	.word	0x20000488

0800cf3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b085      	sub	sp, #20
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	3b04      	subs	r3, #4
 800cf4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cf54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	3b04      	subs	r3, #4
 800cf5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	f023 0201 	bic.w	r2, r3, #1
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	3b04      	subs	r3, #4
 800cf6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cf6c:	4a0c      	ldr	r2, [pc, #48]	; (800cfa0 <pxPortInitialiseStack+0x64>)
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	3b14      	subs	r3, #20
 800cf76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	3b04      	subs	r3, #4
 800cf82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f06f 0202 	mvn.w	r2, #2
 800cf8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	3b20      	subs	r3, #32
 800cf90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cf92:	68fb      	ldr	r3, [r7, #12]
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	3714      	adds	r7, #20
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9e:	4770      	bx	lr
 800cfa0:	0800cfa5 	.word	0x0800cfa5

0800cfa4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b085      	sub	sp, #20
 800cfa8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cfae:	4b12      	ldr	r3, [pc, #72]	; (800cff8 <prvTaskExitError+0x54>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfb6:	d00a      	beq.n	800cfce <prvTaskExitError+0x2a>
	__asm volatile
 800cfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfbc:	f383 8811 	msr	BASEPRI, r3
 800cfc0:	f3bf 8f6f 	isb	sy
 800cfc4:	f3bf 8f4f 	dsb	sy
 800cfc8:	60fb      	str	r3, [r7, #12]
}
 800cfca:	bf00      	nop
 800cfcc:	e7fe      	b.n	800cfcc <prvTaskExitError+0x28>
	__asm volatile
 800cfce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd2:	f383 8811 	msr	BASEPRI, r3
 800cfd6:	f3bf 8f6f 	isb	sy
 800cfda:	f3bf 8f4f 	dsb	sy
 800cfde:	60bb      	str	r3, [r7, #8]
}
 800cfe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cfe2:	bf00      	nop
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d0fc      	beq.n	800cfe4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cfea:	bf00      	nop
 800cfec:	bf00      	nop
 800cfee:	3714      	adds	r7, #20
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	2000002c 	.word	0x2000002c
 800cffc:	00000000 	.word	0x00000000

0800d000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d000:	4b07      	ldr	r3, [pc, #28]	; (800d020 <pxCurrentTCBConst2>)
 800d002:	6819      	ldr	r1, [r3, #0]
 800d004:	6808      	ldr	r0, [r1, #0]
 800d006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d00a:	f380 8809 	msr	PSP, r0
 800d00e:	f3bf 8f6f 	isb	sy
 800d012:	f04f 0000 	mov.w	r0, #0
 800d016:	f380 8811 	msr	BASEPRI, r0
 800d01a:	4770      	bx	lr
 800d01c:	f3af 8000 	nop.w

0800d020 <pxCurrentTCBConst2>:
 800d020:	20000368 	.word	0x20000368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d024:	bf00      	nop
 800d026:	bf00      	nop

0800d028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d028:	4808      	ldr	r0, [pc, #32]	; (800d04c <prvPortStartFirstTask+0x24>)
 800d02a:	6800      	ldr	r0, [r0, #0]
 800d02c:	6800      	ldr	r0, [r0, #0]
 800d02e:	f380 8808 	msr	MSP, r0
 800d032:	f04f 0000 	mov.w	r0, #0
 800d036:	f380 8814 	msr	CONTROL, r0
 800d03a:	b662      	cpsie	i
 800d03c:	b661      	cpsie	f
 800d03e:	f3bf 8f4f 	dsb	sy
 800d042:	f3bf 8f6f 	isb	sy
 800d046:	df00      	svc	0
 800d048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d04a:	bf00      	nop
 800d04c:	e000ed08 	.word	0xe000ed08

0800d050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b086      	sub	sp, #24
 800d054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d056:	4b46      	ldr	r3, [pc, #280]	; (800d170 <xPortStartScheduler+0x120>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4a46      	ldr	r2, [pc, #280]	; (800d174 <xPortStartScheduler+0x124>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d10a      	bne.n	800d076 <xPortStartScheduler+0x26>
	__asm volatile
 800d060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d064:	f383 8811 	msr	BASEPRI, r3
 800d068:	f3bf 8f6f 	isb	sy
 800d06c:	f3bf 8f4f 	dsb	sy
 800d070:	613b      	str	r3, [r7, #16]
}
 800d072:	bf00      	nop
 800d074:	e7fe      	b.n	800d074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d076:	4b3e      	ldr	r3, [pc, #248]	; (800d170 <xPortStartScheduler+0x120>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4a3f      	ldr	r2, [pc, #252]	; (800d178 <xPortStartScheduler+0x128>)
 800d07c:	4293      	cmp	r3, r2
 800d07e:	d10a      	bne.n	800d096 <xPortStartScheduler+0x46>
	__asm volatile
 800d080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d084:	f383 8811 	msr	BASEPRI, r3
 800d088:	f3bf 8f6f 	isb	sy
 800d08c:	f3bf 8f4f 	dsb	sy
 800d090:	60fb      	str	r3, [r7, #12]
}
 800d092:	bf00      	nop
 800d094:	e7fe      	b.n	800d094 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d096:	4b39      	ldr	r3, [pc, #228]	; (800d17c <xPortStartScheduler+0x12c>)
 800d098:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	b2db      	uxtb	r3, r3
 800d0a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	22ff      	movs	r2, #255	; 0xff
 800d0a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d0a8:	697b      	ldr	r3, [r7, #20]
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	b2db      	uxtb	r3, r3
 800d0ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d0b0:	78fb      	ldrb	r3, [r7, #3]
 800d0b2:	b2db      	uxtb	r3, r3
 800d0b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d0b8:	b2da      	uxtb	r2, r3
 800d0ba:	4b31      	ldr	r3, [pc, #196]	; (800d180 <xPortStartScheduler+0x130>)
 800d0bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d0be:	4b31      	ldr	r3, [pc, #196]	; (800d184 <xPortStartScheduler+0x134>)
 800d0c0:	2207      	movs	r2, #7
 800d0c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d0c4:	e009      	b.n	800d0da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d0c6:	4b2f      	ldr	r3, [pc, #188]	; (800d184 <xPortStartScheduler+0x134>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	3b01      	subs	r3, #1
 800d0cc:	4a2d      	ldr	r2, [pc, #180]	; (800d184 <xPortStartScheduler+0x134>)
 800d0ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d0d0:	78fb      	ldrb	r3, [r7, #3]
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	005b      	lsls	r3, r3, #1
 800d0d6:	b2db      	uxtb	r3, r3
 800d0d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d0da:	78fb      	ldrb	r3, [r7, #3]
 800d0dc:	b2db      	uxtb	r3, r3
 800d0de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0e2:	2b80      	cmp	r3, #128	; 0x80
 800d0e4:	d0ef      	beq.n	800d0c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d0e6:	4b27      	ldr	r3, [pc, #156]	; (800d184 <xPortStartScheduler+0x134>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f1c3 0307 	rsb	r3, r3, #7
 800d0ee:	2b04      	cmp	r3, #4
 800d0f0:	d00a      	beq.n	800d108 <xPortStartScheduler+0xb8>
	__asm volatile
 800d0f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0f6:	f383 8811 	msr	BASEPRI, r3
 800d0fa:	f3bf 8f6f 	isb	sy
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	60bb      	str	r3, [r7, #8]
}
 800d104:	bf00      	nop
 800d106:	e7fe      	b.n	800d106 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d108:	4b1e      	ldr	r3, [pc, #120]	; (800d184 <xPortStartScheduler+0x134>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	021b      	lsls	r3, r3, #8
 800d10e:	4a1d      	ldr	r2, [pc, #116]	; (800d184 <xPortStartScheduler+0x134>)
 800d110:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d112:	4b1c      	ldr	r3, [pc, #112]	; (800d184 <xPortStartScheduler+0x134>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d11a:	4a1a      	ldr	r2, [pc, #104]	; (800d184 <xPortStartScheduler+0x134>)
 800d11c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	b2da      	uxtb	r2, r3
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d126:	4b18      	ldr	r3, [pc, #96]	; (800d188 <xPortStartScheduler+0x138>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	4a17      	ldr	r2, [pc, #92]	; (800d188 <xPortStartScheduler+0x138>)
 800d12c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d130:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d132:	4b15      	ldr	r3, [pc, #84]	; (800d188 <xPortStartScheduler+0x138>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	4a14      	ldr	r2, [pc, #80]	; (800d188 <xPortStartScheduler+0x138>)
 800d138:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d13c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d13e:	f000 f8dd 	bl	800d2fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d142:	4b12      	ldr	r3, [pc, #72]	; (800d18c <xPortStartScheduler+0x13c>)
 800d144:	2200      	movs	r2, #0
 800d146:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d148:	f000 f8fc 	bl	800d344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d14c:	4b10      	ldr	r3, [pc, #64]	; (800d190 <xPortStartScheduler+0x140>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4a0f      	ldr	r2, [pc, #60]	; (800d190 <xPortStartScheduler+0x140>)
 800d152:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d156:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d158:	f7ff ff66 	bl	800d028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d15c:	f7ff fb9e 	bl	800c89c <vTaskSwitchContext>
	prvTaskExitError();
 800d160:	f7ff ff20 	bl	800cfa4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3718      	adds	r7, #24
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
 800d16e:	bf00      	nop
 800d170:	e000ed00 	.word	0xe000ed00
 800d174:	410fc271 	.word	0x410fc271
 800d178:	410fc270 	.word	0x410fc270
 800d17c:	e000e400 	.word	0xe000e400
 800d180:	20000494 	.word	0x20000494
 800d184:	20000498 	.word	0x20000498
 800d188:	e000ed20 	.word	0xe000ed20
 800d18c:	2000002c 	.word	0x2000002c
 800d190:	e000ef34 	.word	0xe000ef34

0800d194 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d194:	b480      	push	{r7}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
	__asm volatile
 800d19a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d19e:	f383 8811 	msr	BASEPRI, r3
 800d1a2:	f3bf 8f6f 	isb	sy
 800d1a6:	f3bf 8f4f 	dsb	sy
 800d1aa:	607b      	str	r3, [r7, #4]
}
 800d1ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d1ae:	4b0f      	ldr	r3, [pc, #60]	; (800d1ec <vPortEnterCritical+0x58>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	4a0d      	ldr	r2, [pc, #52]	; (800d1ec <vPortEnterCritical+0x58>)
 800d1b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d1b8:	4b0c      	ldr	r3, [pc, #48]	; (800d1ec <vPortEnterCritical+0x58>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d10f      	bne.n	800d1e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d1c0:	4b0b      	ldr	r3, [pc, #44]	; (800d1f0 <vPortEnterCritical+0x5c>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d00a      	beq.n	800d1e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ce:	f383 8811 	msr	BASEPRI, r3
 800d1d2:	f3bf 8f6f 	isb	sy
 800d1d6:	f3bf 8f4f 	dsb	sy
 800d1da:	603b      	str	r3, [r7, #0]
}
 800d1dc:	bf00      	nop
 800d1de:	e7fe      	b.n	800d1de <vPortEnterCritical+0x4a>
	}
}
 800d1e0:	bf00      	nop
 800d1e2:	370c      	adds	r7, #12
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr
 800d1ec:	2000002c 	.word	0x2000002c
 800d1f0:	e000ed04 	.word	0xe000ed04

0800d1f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d1fa:	4b12      	ldr	r3, [pc, #72]	; (800d244 <vPortExitCritical+0x50>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d10a      	bne.n	800d218 <vPortExitCritical+0x24>
	__asm volatile
 800d202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d206:	f383 8811 	msr	BASEPRI, r3
 800d20a:	f3bf 8f6f 	isb	sy
 800d20e:	f3bf 8f4f 	dsb	sy
 800d212:	607b      	str	r3, [r7, #4]
}
 800d214:	bf00      	nop
 800d216:	e7fe      	b.n	800d216 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d218:	4b0a      	ldr	r3, [pc, #40]	; (800d244 <vPortExitCritical+0x50>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	3b01      	subs	r3, #1
 800d21e:	4a09      	ldr	r2, [pc, #36]	; (800d244 <vPortExitCritical+0x50>)
 800d220:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d222:	4b08      	ldr	r3, [pc, #32]	; (800d244 <vPortExitCritical+0x50>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d105      	bne.n	800d236 <vPortExitCritical+0x42>
 800d22a:	2300      	movs	r3, #0
 800d22c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	f383 8811 	msr	BASEPRI, r3
}
 800d234:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d236:	bf00      	nop
 800d238:	370c      	adds	r7, #12
 800d23a:	46bd      	mov	sp, r7
 800d23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d240:	4770      	bx	lr
 800d242:	bf00      	nop
 800d244:	2000002c 	.word	0x2000002c
	...

0800d250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d250:	f3ef 8009 	mrs	r0, PSP
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	4b15      	ldr	r3, [pc, #84]	; (800d2b0 <pxCurrentTCBConst>)
 800d25a:	681a      	ldr	r2, [r3, #0]
 800d25c:	f01e 0f10 	tst.w	lr, #16
 800d260:	bf08      	it	eq
 800d262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d26a:	6010      	str	r0, [r2, #0]
 800d26c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d270:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d274:	f380 8811 	msr	BASEPRI, r0
 800d278:	f3bf 8f4f 	dsb	sy
 800d27c:	f3bf 8f6f 	isb	sy
 800d280:	f7ff fb0c 	bl	800c89c <vTaskSwitchContext>
 800d284:	f04f 0000 	mov.w	r0, #0
 800d288:	f380 8811 	msr	BASEPRI, r0
 800d28c:	bc09      	pop	{r0, r3}
 800d28e:	6819      	ldr	r1, [r3, #0]
 800d290:	6808      	ldr	r0, [r1, #0]
 800d292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d296:	f01e 0f10 	tst.w	lr, #16
 800d29a:	bf08      	it	eq
 800d29c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d2a0:	f380 8809 	msr	PSP, r0
 800d2a4:	f3bf 8f6f 	isb	sy
 800d2a8:	4770      	bx	lr
 800d2aa:	bf00      	nop
 800d2ac:	f3af 8000 	nop.w

0800d2b0 <pxCurrentTCBConst>:
 800d2b0:	20000368 	.word	0x20000368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d2b4:	bf00      	nop
 800d2b6:	bf00      	nop

0800d2b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b082      	sub	sp, #8
 800d2bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c2:	f383 8811 	msr	BASEPRI, r3
 800d2c6:	f3bf 8f6f 	isb	sy
 800d2ca:	f3bf 8f4f 	dsb	sy
 800d2ce:	607b      	str	r3, [r7, #4]
}
 800d2d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d2d2:	f7ff fa2b 	bl	800c72c <xTaskIncrementTick>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d003      	beq.n	800d2e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d2dc:	4b06      	ldr	r3, [pc, #24]	; (800d2f8 <SysTick_Handler+0x40>)
 800d2de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2e2:	601a      	str	r2, [r3, #0]
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	f383 8811 	msr	BASEPRI, r3
}
 800d2ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d2f0:	bf00      	nop
 800d2f2:	3708      	adds	r7, #8
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}
 800d2f8:	e000ed04 	.word	0xe000ed04

0800d2fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d300:	4b0b      	ldr	r3, [pc, #44]	; (800d330 <vPortSetupTimerInterrupt+0x34>)
 800d302:	2200      	movs	r2, #0
 800d304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d306:	4b0b      	ldr	r3, [pc, #44]	; (800d334 <vPortSetupTimerInterrupt+0x38>)
 800d308:	2200      	movs	r2, #0
 800d30a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d30c:	4b0a      	ldr	r3, [pc, #40]	; (800d338 <vPortSetupTimerInterrupt+0x3c>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	4a0a      	ldr	r2, [pc, #40]	; (800d33c <vPortSetupTimerInterrupt+0x40>)
 800d312:	fba2 2303 	umull	r2, r3, r2, r3
 800d316:	099b      	lsrs	r3, r3, #6
 800d318:	4a09      	ldr	r2, [pc, #36]	; (800d340 <vPortSetupTimerInterrupt+0x44>)
 800d31a:	3b01      	subs	r3, #1
 800d31c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d31e:	4b04      	ldr	r3, [pc, #16]	; (800d330 <vPortSetupTimerInterrupt+0x34>)
 800d320:	2207      	movs	r2, #7
 800d322:	601a      	str	r2, [r3, #0]
}
 800d324:	bf00      	nop
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr
 800d32e:	bf00      	nop
 800d330:	e000e010 	.word	0xe000e010
 800d334:	e000e018 	.word	0xe000e018
 800d338:	20000000 	.word	0x20000000
 800d33c:	10624dd3 	.word	0x10624dd3
 800d340:	e000e014 	.word	0xe000e014

0800d344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d354 <vPortEnableVFP+0x10>
 800d348:	6801      	ldr	r1, [r0, #0]
 800d34a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d34e:	6001      	str	r1, [r0, #0]
 800d350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d352:	bf00      	nop
 800d354:	e000ed88 	.word	0xe000ed88

0800d358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d358:	b480      	push	{r7}
 800d35a:	b085      	sub	sp, #20
 800d35c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d35e:	f3ef 8305 	mrs	r3, IPSR
 800d362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2b0f      	cmp	r3, #15
 800d368:	d914      	bls.n	800d394 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d36a:	4a17      	ldr	r2, [pc, #92]	; (800d3c8 <vPortValidateInterruptPriority+0x70>)
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	4413      	add	r3, r2
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d374:	4b15      	ldr	r3, [pc, #84]	; (800d3cc <vPortValidateInterruptPriority+0x74>)
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	7afa      	ldrb	r2, [r7, #11]
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d20a      	bcs.n	800d394 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d382:	f383 8811 	msr	BASEPRI, r3
 800d386:	f3bf 8f6f 	isb	sy
 800d38a:	f3bf 8f4f 	dsb	sy
 800d38e:	607b      	str	r3, [r7, #4]
}
 800d390:	bf00      	nop
 800d392:	e7fe      	b.n	800d392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d394:	4b0e      	ldr	r3, [pc, #56]	; (800d3d0 <vPortValidateInterruptPriority+0x78>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d39c:	4b0d      	ldr	r3, [pc, #52]	; (800d3d4 <vPortValidateInterruptPriority+0x7c>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d90a      	bls.n	800d3ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a8:	f383 8811 	msr	BASEPRI, r3
 800d3ac:	f3bf 8f6f 	isb	sy
 800d3b0:	f3bf 8f4f 	dsb	sy
 800d3b4:	603b      	str	r3, [r7, #0]
}
 800d3b6:	bf00      	nop
 800d3b8:	e7fe      	b.n	800d3b8 <vPortValidateInterruptPriority+0x60>
	}
 800d3ba:	bf00      	nop
 800d3bc:	3714      	adds	r7, #20
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c4:	4770      	bx	lr
 800d3c6:	bf00      	nop
 800d3c8:	e000e3f0 	.word	0xe000e3f0
 800d3cc:	20000494 	.word	0x20000494
 800d3d0:	e000ed0c 	.word	0xe000ed0c
 800d3d4:	20000498 	.word	0x20000498

0800d3d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b08a      	sub	sp, #40	; 0x28
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d3e4:	f7ff f8f8 	bl	800c5d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d3e8:	4b5b      	ldr	r3, [pc, #364]	; (800d558 <pvPortMalloc+0x180>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d101      	bne.n	800d3f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d3f0:	f000 f920 	bl	800d634 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d3f4:	4b59      	ldr	r3, [pc, #356]	; (800d55c <pvPortMalloc+0x184>)
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	4013      	ands	r3, r2
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f040 8093 	bne.w	800d528 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d01d      	beq.n	800d444 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d408:	2208      	movs	r2, #8
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	4413      	add	r3, r2
 800d40e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f003 0307 	and.w	r3, r3, #7
 800d416:	2b00      	cmp	r3, #0
 800d418:	d014      	beq.n	800d444 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f023 0307 	bic.w	r3, r3, #7
 800d420:	3308      	adds	r3, #8
 800d422:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	f003 0307 	and.w	r3, r3, #7
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d00a      	beq.n	800d444 <pvPortMalloc+0x6c>
	__asm volatile
 800d42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d432:	f383 8811 	msr	BASEPRI, r3
 800d436:	f3bf 8f6f 	isb	sy
 800d43a:	f3bf 8f4f 	dsb	sy
 800d43e:	617b      	str	r3, [r7, #20]
}
 800d440:	bf00      	nop
 800d442:	e7fe      	b.n	800d442 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d06e      	beq.n	800d528 <pvPortMalloc+0x150>
 800d44a:	4b45      	ldr	r3, [pc, #276]	; (800d560 <pvPortMalloc+0x188>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	429a      	cmp	r2, r3
 800d452:	d869      	bhi.n	800d528 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d454:	4b43      	ldr	r3, [pc, #268]	; (800d564 <pvPortMalloc+0x18c>)
 800d456:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d458:	4b42      	ldr	r3, [pc, #264]	; (800d564 <pvPortMalloc+0x18c>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d45e:	e004      	b.n	800d46a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d462:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	429a      	cmp	r2, r3
 800d472:	d903      	bls.n	800d47c <pvPortMalloc+0xa4>
 800d474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1f1      	bne.n	800d460 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d47c:	4b36      	ldr	r3, [pc, #216]	; (800d558 <pvPortMalloc+0x180>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d482:	429a      	cmp	r2, r3
 800d484:	d050      	beq.n	800d528 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d486:	6a3b      	ldr	r3, [r7, #32]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	2208      	movs	r2, #8
 800d48c:	4413      	add	r3, r2
 800d48e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d492:	681a      	ldr	r2, [r3, #0]
 800d494:	6a3b      	ldr	r3, [r7, #32]
 800d496:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d49a:	685a      	ldr	r2, [r3, #4]
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	1ad2      	subs	r2, r2, r3
 800d4a0:	2308      	movs	r3, #8
 800d4a2:	005b      	lsls	r3, r3, #1
 800d4a4:	429a      	cmp	r2, r3
 800d4a6:	d91f      	bls.n	800d4e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d4a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	4413      	add	r3, r2
 800d4ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d4b0:	69bb      	ldr	r3, [r7, #24]
 800d4b2:	f003 0307 	and.w	r3, r3, #7
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d00a      	beq.n	800d4d0 <pvPortMalloc+0xf8>
	__asm volatile
 800d4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4be:	f383 8811 	msr	BASEPRI, r3
 800d4c2:	f3bf 8f6f 	isb	sy
 800d4c6:	f3bf 8f4f 	dsb	sy
 800d4ca:	613b      	str	r3, [r7, #16]
}
 800d4cc:	bf00      	nop
 800d4ce:	e7fe      	b.n	800d4ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d2:	685a      	ldr	r2, [r3, #4]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	1ad2      	subs	r2, r2, r3
 800d4d8:	69bb      	ldr	r3, [r7, #24]
 800d4da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d4dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4de:	687a      	ldr	r2, [r7, #4]
 800d4e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d4e2:	69b8      	ldr	r0, [r7, #24]
 800d4e4:	f000 f908 	bl	800d6f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d4e8:	4b1d      	ldr	r3, [pc, #116]	; (800d560 <pvPortMalloc+0x188>)
 800d4ea:	681a      	ldr	r2, [r3, #0]
 800d4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4ee:	685b      	ldr	r3, [r3, #4]
 800d4f0:	1ad3      	subs	r3, r2, r3
 800d4f2:	4a1b      	ldr	r2, [pc, #108]	; (800d560 <pvPortMalloc+0x188>)
 800d4f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d4f6:	4b1a      	ldr	r3, [pc, #104]	; (800d560 <pvPortMalloc+0x188>)
 800d4f8:	681a      	ldr	r2, [r3, #0]
 800d4fa:	4b1b      	ldr	r3, [pc, #108]	; (800d568 <pvPortMalloc+0x190>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d203      	bcs.n	800d50a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d502:	4b17      	ldr	r3, [pc, #92]	; (800d560 <pvPortMalloc+0x188>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	4a18      	ldr	r2, [pc, #96]	; (800d568 <pvPortMalloc+0x190>)
 800d508:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d50a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d50c:	685a      	ldr	r2, [r3, #4]
 800d50e:	4b13      	ldr	r3, [pc, #76]	; (800d55c <pvPortMalloc+0x184>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	431a      	orrs	r2, r3
 800d514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d516:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d51a:	2200      	movs	r2, #0
 800d51c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d51e:	4b13      	ldr	r3, [pc, #76]	; (800d56c <pvPortMalloc+0x194>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	3301      	adds	r3, #1
 800d524:	4a11      	ldr	r2, [pc, #68]	; (800d56c <pvPortMalloc+0x194>)
 800d526:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d528:	f7ff f864 	bl	800c5f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	f003 0307 	and.w	r3, r3, #7
 800d532:	2b00      	cmp	r3, #0
 800d534:	d00a      	beq.n	800d54c <pvPortMalloc+0x174>
	__asm volatile
 800d536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53a:	f383 8811 	msr	BASEPRI, r3
 800d53e:	f3bf 8f6f 	isb	sy
 800d542:	f3bf 8f4f 	dsb	sy
 800d546:	60fb      	str	r3, [r7, #12]
}
 800d548:	bf00      	nop
 800d54a:	e7fe      	b.n	800d54a <pvPortMalloc+0x172>
	return pvReturn;
 800d54c:	69fb      	ldr	r3, [r7, #28]
}
 800d54e:	4618      	mov	r0, r3
 800d550:	3728      	adds	r7, #40	; 0x28
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}
 800d556:	bf00      	nop
 800d558:	200040a4 	.word	0x200040a4
 800d55c:	200040b8 	.word	0x200040b8
 800d560:	200040a8 	.word	0x200040a8
 800d564:	2000409c 	.word	0x2000409c
 800d568:	200040ac 	.word	0x200040ac
 800d56c:	200040b0 	.word	0x200040b0

0800d570 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b086      	sub	sp, #24
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d04d      	beq.n	800d61e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d582:	2308      	movs	r3, #8
 800d584:	425b      	negs	r3, r3
 800d586:	697a      	ldr	r2, [r7, #20]
 800d588:	4413      	add	r3, r2
 800d58a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	685a      	ldr	r2, [r3, #4]
 800d594:	4b24      	ldr	r3, [pc, #144]	; (800d628 <vPortFree+0xb8>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4013      	ands	r3, r2
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d10a      	bne.n	800d5b4 <vPortFree+0x44>
	__asm volatile
 800d59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5a2:	f383 8811 	msr	BASEPRI, r3
 800d5a6:	f3bf 8f6f 	isb	sy
 800d5aa:	f3bf 8f4f 	dsb	sy
 800d5ae:	60fb      	str	r3, [r7, #12]
}
 800d5b0:	bf00      	nop
 800d5b2:	e7fe      	b.n	800d5b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d5b4:	693b      	ldr	r3, [r7, #16]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00a      	beq.n	800d5d2 <vPortFree+0x62>
	__asm volatile
 800d5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c0:	f383 8811 	msr	BASEPRI, r3
 800d5c4:	f3bf 8f6f 	isb	sy
 800d5c8:	f3bf 8f4f 	dsb	sy
 800d5cc:	60bb      	str	r3, [r7, #8]
}
 800d5ce:	bf00      	nop
 800d5d0:	e7fe      	b.n	800d5d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	685a      	ldr	r2, [r3, #4]
 800d5d6:	4b14      	ldr	r3, [pc, #80]	; (800d628 <vPortFree+0xb8>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	4013      	ands	r3, r2
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d01e      	beq.n	800d61e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d11a      	bne.n	800d61e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	685a      	ldr	r2, [r3, #4]
 800d5ec:	4b0e      	ldr	r3, [pc, #56]	; (800d628 <vPortFree+0xb8>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	43db      	mvns	r3, r3
 800d5f2:	401a      	ands	r2, r3
 800d5f4:	693b      	ldr	r3, [r7, #16]
 800d5f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d5f8:	f7fe ffee 	bl	800c5d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d5fc:	693b      	ldr	r3, [r7, #16]
 800d5fe:	685a      	ldr	r2, [r3, #4]
 800d600:	4b0a      	ldr	r3, [pc, #40]	; (800d62c <vPortFree+0xbc>)
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	4413      	add	r3, r2
 800d606:	4a09      	ldr	r2, [pc, #36]	; (800d62c <vPortFree+0xbc>)
 800d608:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d60a:	6938      	ldr	r0, [r7, #16]
 800d60c:	f000 f874 	bl	800d6f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d610:	4b07      	ldr	r3, [pc, #28]	; (800d630 <vPortFree+0xc0>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	3301      	adds	r3, #1
 800d616:	4a06      	ldr	r2, [pc, #24]	; (800d630 <vPortFree+0xc0>)
 800d618:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d61a:	f7fe ffeb 	bl	800c5f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d61e:	bf00      	nop
 800d620:	3718      	adds	r7, #24
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	200040b8 	.word	0x200040b8
 800d62c:	200040a8 	.word	0x200040a8
 800d630:	200040b4 	.word	0x200040b4

0800d634 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d634:	b480      	push	{r7}
 800d636:	b085      	sub	sp, #20
 800d638:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d63a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d63e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d640:	4b27      	ldr	r3, [pc, #156]	; (800d6e0 <prvHeapInit+0xac>)
 800d642:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f003 0307 	and.w	r3, r3, #7
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00c      	beq.n	800d668 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	3307      	adds	r3, #7
 800d652:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f023 0307 	bic.w	r3, r3, #7
 800d65a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d65c:	68ba      	ldr	r2, [r7, #8]
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	1ad3      	subs	r3, r2, r3
 800d662:	4a1f      	ldr	r2, [pc, #124]	; (800d6e0 <prvHeapInit+0xac>)
 800d664:	4413      	add	r3, r2
 800d666:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d66c:	4a1d      	ldr	r2, [pc, #116]	; (800d6e4 <prvHeapInit+0xb0>)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d672:	4b1c      	ldr	r3, [pc, #112]	; (800d6e4 <prvHeapInit+0xb0>)
 800d674:	2200      	movs	r2, #0
 800d676:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	68ba      	ldr	r2, [r7, #8]
 800d67c:	4413      	add	r3, r2
 800d67e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d680:	2208      	movs	r2, #8
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	1a9b      	subs	r3, r3, r2
 800d686:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f023 0307 	bic.w	r3, r3, #7
 800d68e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	4a15      	ldr	r2, [pc, #84]	; (800d6e8 <prvHeapInit+0xb4>)
 800d694:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d696:	4b14      	ldr	r3, [pc, #80]	; (800d6e8 <prvHeapInit+0xb4>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	2200      	movs	r2, #0
 800d69c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d69e:	4b12      	ldr	r3, [pc, #72]	; (800d6e8 <prvHeapInit+0xb4>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	68fa      	ldr	r2, [r7, #12]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d6b4:	4b0c      	ldr	r3, [pc, #48]	; (800d6e8 <prvHeapInit+0xb4>)
 800d6b6:	681a      	ldr	r2, [r3, #0]
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	4a0a      	ldr	r2, [pc, #40]	; (800d6ec <prvHeapInit+0xb8>)
 800d6c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	685b      	ldr	r3, [r3, #4]
 800d6c8:	4a09      	ldr	r2, [pc, #36]	; (800d6f0 <prvHeapInit+0xbc>)
 800d6ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d6cc:	4b09      	ldr	r3, [pc, #36]	; (800d6f4 <prvHeapInit+0xc0>)
 800d6ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d6d2:	601a      	str	r2, [r3, #0]
}
 800d6d4:	bf00      	nop
 800d6d6:	3714      	adds	r7, #20
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6de:	4770      	bx	lr
 800d6e0:	2000049c 	.word	0x2000049c
 800d6e4:	2000409c 	.word	0x2000409c
 800d6e8:	200040a4 	.word	0x200040a4
 800d6ec:	200040ac 	.word	0x200040ac
 800d6f0:	200040a8 	.word	0x200040a8
 800d6f4:	200040b8 	.word	0x200040b8

0800d6f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b085      	sub	sp, #20
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d700:	4b28      	ldr	r3, [pc, #160]	; (800d7a4 <prvInsertBlockIntoFreeList+0xac>)
 800d702:	60fb      	str	r3, [r7, #12]
 800d704:	e002      	b.n	800d70c <prvInsertBlockIntoFreeList+0x14>
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	60fb      	str	r3, [r7, #12]
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	429a      	cmp	r2, r3
 800d714:	d8f7      	bhi.n	800d706 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	685b      	ldr	r3, [r3, #4]
 800d71e:	68ba      	ldr	r2, [r7, #8]
 800d720:	4413      	add	r3, r2
 800d722:	687a      	ldr	r2, [r7, #4]
 800d724:	429a      	cmp	r2, r3
 800d726:	d108      	bne.n	800d73a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	685a      	ldr	r2, [r3, #4]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	685b      	ldr	r3, [r3, #4]
 800d730:	441a      	add	r2, r3
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	685b      	ldr	r3, [r3, #4]
 800d742:	68ba      	ldr	r2, [r7, #8]
 800d744:	441a      	add	r2, r3
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	429a      	cmp	r2, r3
 800d74c:	d118      	bne.n	800d780 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681a      	ldr	r2, [r3, #0]
 800d752:	4b15      	ldr	r3, [pc, #84]	; (800d7a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	429a      	cmp	r2, r3
 800d758:	d00d      	beq.n	800d776 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	685a      	ldr	r2, [r3, #4]
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	685b      	ldr	r3, [r3, #4]
 800d764:	441a      	add	r2, r3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	681a      	ldr	r2, [r3, #0]
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	601a      	str	r2, [r3, #0]
 800d774:	e008      	b.n	800d788 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d776:	4b0c      	ldr	r3, [pc, #48]	; (800d7a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d778:	681a      	ldr	r2, [r3, #0]
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	601a      	str	r2, [r3, #0]
 800d77e:	e003      	b.n	800d788 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	681a      	ldr	r2, [r3, #0]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	d002      	beq.n	800d796 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d796:	bf00      	nop
 800d798:	3714      	adds	r7, #20
 800d79a:	46bd      	mov	sp, r7
 800d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	2000409c 	.word	0x2000409c
 800d7a8:	200040a4 	.word	0x200040a4

0800d7ac <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	490e      	ldr	r1, [pc, #56]	; (800d7ec <MX_USB_HOST_Init+0x40>)
 800d7b4:	480e      	ldr	r0, [pc, #56]	; (800d7f0 <MX_USB_HOST_Init+0x44>)
 800d7b6:	f7fb ffd5 	bl	8009764 <USBH_Init>
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d001      	beq.n	800d7c4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d7c0:	f7f3 ff42 	bl	8001648 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d7c4:	490b      	ldr	r1, [pc, #44]	; (800d7f4 <MX_USB_HOST_Init+0x48>)
 800d7c6:	480a      	ldr	r0, [pc, #40]	; (800d7f0 <MX_USB_HOST_Init+0x44>)
 800d7c8:	f7fc f882 	bl	80098d0 <USBH_RegisterClass>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d001      	beq.n	800d7d6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d7d2:	f7f3 ff39 	bl	8001648 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d7d6:	4806      	ldr	r0, [pc, #24]	; (800d7f0 <MX_USB_HOST_Init+0x44>)
 800d7d8:	f7fc f906 	bl	80099e8 <USBH_Start>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d001      	beq.n	800d7e6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d7e2:	f7f3 ff31 	bl	8001648 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d7e6:	bf00      	nop
 800d7e8:	bd80      	pop	{r7, pc}
 800d7ea:	bf00      	nop
 800d7ec:	0800d7f9 	.word	0x0800d7f9
 800d7f0:	200044d4 	.word	0x200044d4
 800d7f4:	2000000c 	.word	0x2000000c

0800d7f8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b083      	sub	sp, #12
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
 800d800:	460b      	mov	r3, r1
 800d802:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d804:	78fb      	ldrb	r3, [r7, #3]
 800d806:	3b01      	subs	r3, #1
 800d808:	2b04      	cmp	r3, #4
 800d80a:	d819      	bhi.n	800d840 <USBH_UserProcess+0x48>
 800d80c:	a201      	add	r2, pc, #4	; (adr r2, 800d814 <USBH_UserProcess+0x1c>)
 800d80e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d812:	bf00      	nop
 800d814:	0800d841 	.word	0x0800d841
 800d818:	0800d831 	.word	0x0800d831
 800d81c:	0800d841 	.word	0x0800d841
 800d820:	0800d839 	.word	0x0800d839
 800d824:	0800d829 	.word	0x0800d829
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d828:	4b09      	ldr	r3, [pc, #36]	; (800d850 <USBH_UserProcess+0x58>)
 800d82a:	2203      	movs	r2, #3
 800d82c:	701a      	strb	r2, [r3, #0]
  break;
 800d82e:	e008      	b.n	800d842 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d830:	4b07      	ldr	r3, [pc, #28]	; (800d850 <USBH_UserProcess+0x58>)
 800d832:	2202      	movs	r2, #2
 800d834:	701a      	strb	r2, [r3, #0]
  break;
 800d836:	e004      	b.n	800d842 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d838:	4b05      	ldr	r3, [pc, #20]	; (800d850 <USBH_UserProcess+0x58>)
 800d83a:	2201      	movs	r2, #1
 800d83c:	701a      	strb	r2, [r3, #0]
  break;
 800d83e:	e000      	b.n	800d842 <USBH_UserProcess+0x4a>

  default:
  break;
 800d840:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d842:	bf00      	nop
 800d844:	370c      	adds	r7, #12
 800d846:	46bd      	mov	sp, r7
 800d848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84c:	4770      	bx	lr
 800d84e:	bf00      	nop
 800d850:	200040bc 	.word	0x200040bc

0800d854 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b08a      	sub	sp, #40	; 0x28
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d85c:	f107 0314 	add.w	r3, r7, #20
 800d860:	2200      	movs	r2, #0
 800d862:	601a      	str	r2, [r3, #0]
 800d864:	605a      	str	r2, [r3, #4]
 800d866:	609a      	str	r2, [r3, #8]
 800d868:	60da      	str	r2, [r3, #12]
 800d86a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d874:	d147      	bne.n	800d906 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d876:	2300      	movs	r3, #0
 800d878:	613b      	str	r3, [r7, #16]
 800d87a:	4b25      	ldr	r3, [pc, #148]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d87c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d87e:	4a24      	ldr	r2, [pc, #144]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d880:	f043 0301 	orr.w	r3, r3, #1
 800d884:	6313      	str	r3, [r2, #48]	; 0x30
 800d886:	4b22      	ldr	r3, [pc, #136]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d88a:	f003 0301 	and.w	r3, r3, #1
 800d88e:	613b      	str	r3, [r7, #16]
 800d890:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d892:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d898:	2300      	movs	r3, #0
 800d89a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d89c:	2300      	movs	r3, #0
 800d89e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d8a0:	f107 0314 	add.w	r3, r7, #20
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	481b      	ldr	r0, [pc, #108]	; (800d914 <HAL_HCD_MspInit+0xc0>)
 800d8a8:	f7f6 fa70 	bl	8003d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d8ac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d8b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8b2:	2302      	movs	r3, #2
 800d8b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d8be:	230a      	movs	r3, #10
 800d8c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d8c2:	f107 0314 	add.w	r3, r7, #20
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	4812      	ldr	r0, [pc, #72]	; (800d914 <HAL_HCD_MspInit+0xc0>)
 800d8ca:	f7f6 fa5f 	bl	8003d8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d8ce:	4b10      	ldr	r3, [pc, #64]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d8d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8d2:	4a0f      	ldr	r2, [pc, #60]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8d8:	6353      	str	r3, [r2, #52]	; 0x34
 800d8da:	2300      	movs	r3, #0
 800d8dc:	60fb      	str	r3, [r7, #12]
 800d8de:	4b0c      	ldr	r3, [pc, #48]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d8e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8e2:	4a0b      	ldr	r2, [pc, #44]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d8e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d8e8:	6453      	str	r3, [r2, #68]	; 0x44
 800d8ea:	4b09      	ldr	r3, [pc, #36]	; (800d910 <HAL_HCD_MspInit+0xbc>)
 800d8ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d8f2:	60fb      	str	r3, [r7, #12]
 800d8f4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	2105      	movs	r1, #5
 800d8fa:	2043      	movs	r0, #67	; 0x43
 800d8fc:	f7f5 feac 	bl	8003658 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d900:	2043      	movs	r0, #67	; 0x43
 800d902:	f7f5 fec5 	bl	8003690 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d906:	bf00      	nop
 800d908:	3728      	adds	r7, #40	; 0x28
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}
 800d90e:	bf00      	nop
 800d910:	40023800 	.word	0x40023800
 800d914:	40020000 	.word	0x40020000

0800d918 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b082      	sub	sp, #8
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d926:	4618      	mov	r0, r3
 800d928:	f7fc fd0b 	bl	800a342 <USBH_LL_IncTimer>
}
 800d92c:	bf00      	nop
 800d92e:	3708      	adds	r7, #8
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b082      	sub	sp, #8
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d942:	4618      	mov	r0, r3
 800d944:	f7fc fd4f 	bl	800a3e6 <USBH_LL_Connect>
}
 800d948:	bf00      	nop
 800d94a:	3708      	adds	r7, #8
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}

0800d950 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d95e:	4618      	mov	r0, r3
 800d960:	f7fc fd64 	bl	800a42c <USBH_LL_Disconnect>
}
 800d964:	bf00      	nop
 800d966:	3708      	adds	r7, #8
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b082      	sub	sp, #8
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	460b      	mov	r3, r1
 800d976:	70fb      	strb	r3, [r7, #3]
 800d978:	4613      	mov	r3, r2
 800d97a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d982:	4618      	mov	r0, r3
 800d984:	f7fc fd99 	bl	800a4ba <USBH_LL_NotifyURBChange>
#endif
}
 800d988:	bf00      	nop
 800d98a:	3708      	adds	r7, #8
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b082      	sub	sp, #8
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7fc fcf9 	bl	800a396 <USBH_LL_PortEnabled>
}
 800d9a4:	bf00      	nop
 800d9a6:	3708      	adds	r7, #8
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7fc fd05 	bl	800a3ca <USBH_LL_PortDisabled>
}
 800d9c0:	bf00      	nop
 800d9c2:	3708      	adds	r7, #8
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}

0800d9c8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d12a      	bne.n	800da30 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d9da:	4a18      	ldr	r2, [pc, #96]	; (800da3c <USBH_LL_Init+0x74>)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	4a15      	ldr	r2, [pc, #84]	; (800da3c <USBH_LL_Init+0x74>)
 800d9e6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d9ea:	4b14      	ldr	r3, [pc, #80]	; (800da3c <USBH_LL_Init+0x74>)
 800d9ec:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d9f0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d9f2:	4b12      	ldr	r3, [pc, #72]	; (800da3c <USBH_LL_Init+0x74>)
 800d9f4:	2208      	movs	r2, #8
 800d9f6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d9f8:	4b10      	ldr	r3, [pc, #64]	; (800da3c <USBH_LL_Init+0x74>)
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d9fe:	4b0f      	ldr	r3, [pc, #60]	; (800da3c <USBH_LL_Init+0x74>)
 800da00:	2200      	movs	r2, #0
 800da02:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800da04:	4b0d      	ldr	r3, [pc, #52]	; (800da3c <USBH_LL_Init+0x74>)
 800da06:	2202      	movs	r2, #2
 800da08:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800da0a:	4b0c      	ldr	r3, [pc, #48]	; (800da3c <USBH_LL_Init+0x74>)
 800da0c:	2200      	movs	r2, #0
 800da0e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800da10:	480a      	ldr	r0, [pc, #40]	; (800da3c <USBH_LL_Init+0x74>)
 800da12:	f7f6 fba2 	bl	800415a <HAL_HCD_Init>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d001      	beq.n	800da20 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800da1c:	f7f3 fe14 	bl	8001648 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800da20:	4806      	ldr	r0, [pc, #24]	; (800da3c <USBH_LL_Init+0x74>)
 800da22:	f7f6 ff86 	bl	8004932 <HAL_HCD_GetCurrentFrame>
 800da26:	4603      	mov	r3, r0
 800da28:	4619      	mov	r1, r3
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f7fc fc7a 	bl	800a324 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800da30:	2300      	movs	r3, #0
}
 800da32:	4618      	mov	r0, r3
 800da34:	3708      	adds	r7, #8
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	200048b8 	.word	0x200048b8

0800da40 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b084      	sub	sp, #16
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da48:	2300      	movs	r3, #0
 800da4a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da4c:	2300      	movs	r3, #0
 800da4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800da56:	4618      	mov	r0, r3
 800da58:	f7f6 fef5 	bl	8004846 <HAL_HCD_Start>
 800da5c:	4603      	mov	r3, r0
 800da5e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800da60:	7bfb      	ldrb	r3, [r7, #15]
 800da62:	4618      	mov	r0, r3
 800da64:	f000 f95c 	bl	800dd20 <USBH_Get_USB_Status>
 800da68:	4603      	mov	r3, r0
 800da6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3710      	adds	r7, #16
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}

0800da76 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800da76:	b580      	push	{r7, lr}
 800da78:	b084      	sub	sp, #16
 800da7a:	af00      	add	r7, sp, #0
 800da7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da7e:	2300      	movs	r3, #0
 800da80:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da82:	2300      	movs	r3, #0
 800da84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7f6 fefd 	bl	800488c <HAL_HCD_Stop>
 800da92:	4603      	mov	r3, r0
 800da94:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800da96:	7bfb      	ldrb	r3, [r7, #15]
 800da98:	4618      	mov	r0, r3
 800da9a:	f000 f941 	bl	800dd20 <USBH_Get_USB_Status>
 800da9e:	4603      	mov	r3, r0
 800daa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daa2:	7bbb      	ldrb	r3, [r7, #14]
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	3710      	adds	r7, #16
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}

0800daac <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b084      	sub	sp, #16
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800dab4:	2301      	movs	r3, #1
 800dab6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7f6 ff45 	bl	800494e <HAL_HCD_GetCurrentSpeed>
 800dac4:	4603      	mov	r3, r0
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	d00c      	beq.n	800dae4 <USBH_LL_GetSpeed+0x38>
 800daca:	2b02      	cmp	r3, #2
 800dacc:	d80d      	bhi.n	800daea <USBH_LL_GetSpeed+0x3e>
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d002      	beq.n	800dad8 <USBH_LL_GetSpeed+0x2c>
 800dad2:	2b01      	cmp	r3, #1
 800dad4:	d003      	beq.n	800dade <USBH_LL_GetSpeed+0x32>
 800dad6:	e008      	b.n	800daea <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800dad8:	2300      	movs	r3, #0
 800dada:	73fb      	strb	r3, [r7, #15]
    break;
 800dadc:	e008      	b.n	800daf0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800dade:	2301      	movs	r3, #1
 800dae0:	73fb      	strb	r3, [r7, #15]
    break;
 800dae2:	e005      	b.n	800daf0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800dae4:	2302      	movs	r3, #2
 800dae6:	73fb      	strb	r3, [r7, #15]
    break;
 800dae8:	e002      	b.n	800daf0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800daea:	2301      	movs	r3, #1
 800daec:	73fb      	strb	r3, [r7, #15]
    break;
 800daee:	bf00      	nop
  }
  return  speed;
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3710      	adds	r7, #16
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}

0800dafa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b084      	sub	sp, #16
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db02:	2300      	movs	r3, #0
 800db04:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800db06:	2300      	movs	r3, #0
 800db08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800db10:	4618      	mov	r0, r3
 800db12:	f7f6 fed8 	bl	80048c6 <HAL_HCD_ResetPort>
 800db16:	4603      	mov	r3, r0
 800db18:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800db1a:	7bfb      	ldrb	r3, [r7, #15]
 800db1c:	4618      	mov	r0, r3
 800db1e:	f000 f8ff 	bl	800dd20 <USBH_Get_USB_Status>
 800db22:	4603      	mov	r3, r0
 800db24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db26:	7bbb      	ldrb	r3, [r7, #14]
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3710      	adds	r7, #16
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b082      	sub	sp, #8
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	460b      	mov	r3, r1
 800db3a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800db42:	78fa      	ldrb	r2, [r7, #3]
 800db44:	4611      	mov	r1, r2
 800db46:	4618      	mov	r0, r3
 800db48:	f7f6 fedf 	bl	800490a <HAL_HCD_HC_GetXferCount>
 800db4c:	4603      	mov	r3, r0
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3708      	adds	r7, #8
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}

0800db56 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800db56:	b590      	push	{r4, r7, lr}
 800db58:	b089      	sub	sp, #36	; 0x24
 800db5a:	af04      	add	r7, sp, #16
 800db5c:	6078      	str	r0, [r7, #4]
 800db5e:	4608      	mov	r0, r1
 800db60:	4611      	mov	r1, r2
 800db62:	461a      	mov	r2, r3
 800db64:	4603      	mov	r3, r0
 800db66:	70fb      	strb	r3, [r7, #3]
 800db68:	460b      	mov	r3, r1
 800db6a:	70bb      	strb	r3, [r7, #2]
 800db6c:	4613      	mov	r3, r2
 800db6e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db70:	2300      	movs	r3, #0
 800db72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800db74:	2300      	movs	r3, #0
 800db76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800db7e:	787c      	ldrb	r4, [r7, #1]
 800db80:	78ba      	ldrb	r2, [r7, #2]
 800db82:	78f9      	ldrb	r1, [r7, #3]
 800db84:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800db86:	9302      	str	r3, [sp, #8]
 800db88:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800db8c:	9301      	str	r3, [sp, #4]
 800db8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db92:	9300      	str	r3, [sp, #0]
 800db94:	4623      	mov	r3, r4
 800db96:	f7f6 fb42 	bl	800421e <HAL_HCD_HC_Init>
 800db9a:	4603      	mov	r3, r0
 800db9c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800db9e:	7bfb      	ldrb	r3, [r7, #15]
 800dba0:	4618      	mov	r0, r3
 800dba2:	f000 f8bd 	bl	800dd20 <USBH_Get_USB_Status>
 800dba6:	4603      	mov	r3, r0
 800dba8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3714      	adds	r7, #20
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	bd90      	pop	{r4, r7, pc}

0800dbb4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b084      	sub	sp, #16
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
 800dbbc:	460b      	mov	r3, r1
 800dbbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dbce:	78fa      	ldrb	r2, [r7, #3]
 800dbd0:	4611      	mov	r1, r2
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f7f6 fbb2 	bl	800433c <HAL_HCD_HC_Halt>
 800dbd8:	4603      	mov	r3, r0
 800dbda:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800dbdc:	7bfb      	ldrb	r3, [r7, #15]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f000 f89e 	bl	800dd20 <USBH_Get_USB_Status>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbe8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3710      	adds	r7, #16
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}

0800dbf2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800dbf2:	b590      	push	{r4, r7, lr}
 800dbf4:	b089      	sub	sp, #36	; 0x24
 800dbf6:	af04      	add	r7, sp, #16
 800dbf8:	6078      	str	r0, [r7, #4]
 800dbfa:	4608      	mov	r0, r1
 800dbfc:	4611      	mov	r1, r2
 800dbfe:	461a      	mov	r2, r3
 800dc00:	4603      	mov	r3, r0
 800dc02:	70fb      	strb	r3, [r7, #3]
 800dc04:	460b      	mov	r3, r1
 800dc06:	70bb      	strb	r3, [r7, #2]
 800dc08:	4613      	mov	r3, r2
 800dc0a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dc10:	2300      	movs	r3, #0
 800dc12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800dc1a:	787c      	ldrb	r4, [r7, #1]
 800dc1c:	78ba      	ldrb	r2, [r7, #2]
 800dc1e:	78f9      	ldrb	r1, [r7, #3]
 800dc20:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dc24:	9303      	str	r3, [sp, #12]
 800dc26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800dc28:	9302      	str	r3, [sp, #8]
 800dc2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc2c:	9301      	str	r3, [sp, #4]
 800dc2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dc32:	9300      	str	r3, [sp, #0]
 800dc34:	4623      	mov	r3, r4
 800dc36:	f7f6 fba5 	bl	8004384 <HAL_HCD_HC_SubmitRequest>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800dc3e:	7bfb      	ldrb	r3, [r7, #15]
 800dc40:	4618      	mov	r0, r3
 800dc42:	f000 f86d 	bl	800dd20 <USBH_Get_USB_Status>
 800dc46:	4603      	mov	r3, r0
 800dc48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	3714      	adds	r7, #20
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd90      	pop	{r4, r7, pc}

0800dc54 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b082      	sub	sp, #8
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	460b      	mov	r3, r1
 800dc5e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dc66:	78fa      	ldrb	r2, [r7, #3]
 800dc68:	4611      	mov	r1, r2
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f7f6 fe39 	bl	80048e2 <HAL_HCD_HC_GetURBState>
 800dc70:	4603      	mov	r3, r0
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3708      	adds	r7, #8
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}

0800dc7a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800dc7a:	b580      	push	{r7, lr}
 800dc7c:	b082      	sub	sp, #8
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	6078      	str	r0, [r7, #4]
 800dc82:	460b      	mov	r3, r1
 800dc84:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800dc8c:	2b01      	cmp	r3, #1
 800dc8e:	d103      	bne.n	800dc98 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800dc90:	78fb      	ldrb	r3, [r7, #3]
 800dc92:	4618      	mov	r0, r3
 800dc94:	f000 f870 	bl	800dd78 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800dc98:	20c8      	movs	r0, #200	; 0xc8
 800dc9a:	f7f4 f98d 	bl	8001fb8 <HAL_Delay>
  return USBH_OK;
 800dc9e:	2300      	movs	r3, #0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	3708      	adds	r7, #8
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}

0800dca8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800dca8:	b480      	push	{r7}
 800dcaa:	b085      	sub	sp, #20
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	70fb      	strb	r3, [r7, #3]
 800dcb4:	4613      	mov	r3, r2
 800dcb6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dcbe:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800dcc0:	78fb      	ldrb	r3, [r7, #3]
 800dcc2:	68fa      	ldr	r2, [r7, #12]
 800dcc4:	212c      	movs	r1, #44	; 0x2c
 800dcc6:	fb01 f303 	mul.w	r3, r1, r3
 800dcca:	4413      	add	r3, r2
 800dccc:	333b      	adds	r3, #59	; 0x3b
 800dcce:	781b      	ldrb	r3, [r3, #0]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d009      	beq.n	800dce8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800dcd4:	78fb      	ldrb	r3, [r7, #3]
 800dcd6:	68fa      	ldr	r2, [r7, #12]
 800dcd8:	212c      	movs	r1, #44	; 0x2c
 800dcda:	fb01 f303 	mul.w	r3, r1, r3
 800dcde:	4413      	add	r3, r2
 800dce0:	3354      	adds	r3, #84	; 0x54
 800dce2:	78ba      	ldrb	r2, [r7, #2]
 800dce4:	701a      	strb	r2, [r3, #0]
 800dce6:	e008      	b.n	800dcfa <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800dce8:	78fb      	ldrb	r3, [r7, #3]
 800dcea:	68fa      	ldr	r2, [r7, #12]
 800dcec:	212c      	movs	r1, #44	; 0x2c
 800dcee:	fb01 f303 	mul.w	r3, r1, r3
 800dcf2:	4413      	add	r3, r2
 800dcf4:	3355      	adds	r3, #85	; 0x55
 800dcf6:	78ba      	ldrb	r2, [r7, #2]
 800dcf8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800dcfa:	2300      	movs	r3, #0
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3714      	adds	r7, #20
 800dd00:	46bd      	mov	sp, r7
 800dd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd06:	4770      	bx	lr

0800dd08 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b082      	sub	sp, #8
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800dd10:	6878      	ldr	r0, [r7, #4]
 800dd12:	f7f4 f951 	bl	8001fb8 <HAL_Delay>
}
 800dd16:	bf00      	nop
 800dd18:	3708      	adds	r7, #8
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}
	...

0800dd20 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b085      	sub	sp, #20
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	4603      	mov	r3, r0
 800dd28:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd2e:	79fb      	ldrb	r3, [r7, #7]
 800dd30:	2b03      	cmp	r3, #3
 800dd32:	d817      	bhi.n	800dd64 <USBH_Get_USB_Status+0x44>
 800dd34:	a201      	add	r2, pc, #4	; (adr r2, 800dd3c <USBH_Get_USB_Status+0x1c>)
 800dd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3a:	bf00      	nop
 800dd3c:	0800dd4d 	.word	0x0800dd4d
 800dd40:	0800dd53 	.word	0x0800dd53
 800dd44:	0800dd59 	.word	0x0800dd59
 800dd48:	0800dd5f 	.word	0x0800dd5f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd50:	e00b      	b.n	800dd6a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800dd52:	2302      	movs	r3, #2
 800dd54:	73fb      	strb	r3, [r7, #15]
    break;
 800dd56:	e008      	b.n	800dd6a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd5c:	e005      	b.n	800dd6a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800dd5e:	2302      	movs	r3, #2
 800dd60:	73fb      	strb	r3, [r7, #15]
    break;
 800dd62:	e002      	b.n	800dd6a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800dd64:	2302      	movs	r3, #2
 800dd66:	73fb      	strb	r3, [r7, #15]
    break;
 800dd68:	bf00      	nop
  }
  return usb_status;
 800dd6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3714      	adds	r7, #20
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	4603      	mov	r3, r0
 800dd80:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800dd82:	79fb      	ldrb	r3, [r7, #7]
 800dd84:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800dd86:	79fb      	ldrb	r3, [r7, #7]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d102      	bne.n	800dd92 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	73fb      	strb	r3, [r7, #15]
 800dd90:	e001      	b.n	800dd96 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800dd92:	2300      	movs	r3, #0
 800dd94:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800dd96:	7bfb      	ldrb	r3, [r7, #15]
 800dd98:	461a      	mov	r2, r3
 800dd9a:	2101      	movs	r1, #1
 800dd9c:	4803      	ldr	r0, [pc, #12]	; (800ddac <MX_DriverVbusFS+0x34>)
 800dd9e:	f7f6 f9a9 	bl	80040f4 <HAL_GPIO_WritePin>
}
 800dda2:	bf00      	nop
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	40020800 	.word	0x40020800

0800ddb0 <__errno>:
 800ddb0:	4b01      	ldr	r3, [pc, #4]	; (800ddb8 <__errno+0x8>)
 800ddb2:	6818      	ldr	r0, [r3, #0]
 800ddb4:	4770      	bx	lr
 800ddb6:	bf00      	nop
 800ddb8:	20000030 	.word	0x20000030

0800ddbc <__libc_init_array>:
 800ddbc:	b570      	push	{r4, r5, r6, lr}
 800ddbe:	4d0d      	ldr	r5, [pc, #52]	; (800ddf4 <__libc_init_array+0x38>)
 800ddc0:	4c0d      	ldr	r4, [pc, #52]	; (800ddf8 <__libc_init_array+0x3c>)
 800ddc2:	1b64      	subs	r4, r4, r5
 800ddc4:	10a4      	asrs	r4, r4, #2
 800ddc6:	2600      	movs	r6, #0
 800ddc8:	42a6      	cmp	r6, r4
 800ddca:	d109      	bne.n	800dde0 <__libc_init_array+0x24>
 800ddcc:	4d0b      	ldr	r5, [pc, #44]	; (800ddfc <__libc_init_array+0x40>)
 800ddce:	4c0c      	ldr	r4, [pc, #48]	; (800de00 <__libc_init_array+0x44>)
 800ddd0:	f000 fcc8 	bl	800e764 <_init>
 800ddd4:	1b64      	subs	r4, r4, r5
 800ddd6:	10a4      	asrs	r4, r4, #2
 800ddd8:	2600      	movs	r6, #0
 800ddda:	42a6      	cmp	r6, r4
 800dddc:	d105      	bne.n	800ddea <__libc_init_array+0x2e>
 800ddde:	bd70      	pop	{r4, r5, r6, pc}
 800dde0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dde4:	4798      	blx	r3
 800dde6:	3601      	adds	r6, #1
 800dde8:	e7ee      	b.n	800ddc8 <__libc_init_array+0xc>
 800ddea:	f855 3b04 	ldr.w	r3, [r5], #4
 800ddee:	4798      	blx	r3
 800ddf0:	3601      	adds	r6, #1
 800ddf2:	e7f2      	b.n	800ddda <__libc_init_array+0x1e>
 800ddf4:	0800e940 	.word	0x0800e940
 800ddf8:	0800e940 	.word	0x0800e940
 800ddfc:	0800e940 	.word	0x0800e940
 800de00:	0800e944 	.word	0x0800e944

0800de04 <__retarget_lock_acquire_recursive>:
 800de04:	4770      	bx	lr

0800de06 <__retarget_lock_release_recursive>:
 800de06:	4770      	bx	lr

0800de08 <malloc>:
 800de08:	4b02      	ldr	r3, [pc, #8]	; (800de14 <malloc+0xc>)
 800de0a:	4601      	mov	r1, r0
 800de0c:	6818      	ldr	r0, [r3, #0]
 800de0e:	f000 b871 	b.w	800def4 <_malloc_r>
 800de12:	bf00      	nop
 800de14:	20000030 	.word	0x20000030

0800de18 <free>:
 800de18:	4b02      	ldr	r3, [pc, #8]	; (800de24 <free+0xc>)
 800de1a:	4601      	mov	r1, r0
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	f000 b819 	b.w	800de54 <_free_r>
 800de22:	bf00      	nop
 800de24:	20000030 	.word	0x20000030

0800de28 <memcpy>:
 800de28:	440a      	add	r2, r1
 800de2a:	4291      	cmp	r1, r2
 800de2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800de30:	d100      	bne.n	800de34 <memcpy+0xc>
 800de32:	4770      	bx	lr
 800de34:	b510      	push	{r4, lr}
 800de36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de3e:	4291      	cmp	r1, r2
 800de40:	d1f9      	bne.n	800de36 <memcpy+0xe>
 800de42:	bd10      	pop	{r4, pc}

0800de44 <memset>:
 800de44:	4402      	add	r2, r0
 800de46:	4603      	mov	r3, r0
 800de48:	4293      	cmp	r3, r2
 800de4a:	d100      	bne.n	800de4e <memset+0xa>
 800de4c:	4770      	bx	lr
 800de4e:	f803 1b01 	strb.w	r1, [r3], #1
 800de52:	e7f9      	b.n	800de48 <memset+0x4>

0800de54 <_free_r>:
 800de54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de56:	2900      	cmp	r1, #0
 800de58:	d048      	beq.n	800deec <_free_r+0x98>
 800de5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de5e:	9001      	str	r0, [sp, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	f1a1 0404 	sub.w	r4, r1, #4
 800de66:	bfb8      	it	lt
 800de68:	18e4      	addlt	r4, r4, r3
 800de6a:	f000 f937 	bl	800e0dc <__malloc_lock>
 800de6e:	4a20      	ldr	r2, [pc, #128]	; (800def0 <_free_r+0x9c>)
 800de70:	9801      	ldr	r0, [sp, #4]
 800de72:	6813      	ldr	r3, [r2, #0]
 800de74:	4615      	mov	r5, r2
 800de76:	b933      	cbnz	r3, 800de86 <_free_r+0x32>
 800de78:	6063      	str	r3, [r4, #4]
 800de7a:	6014      	str	r4, [r2, #0]
 800de7c:	b003      	add	sp, #12
 800de7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de82:	f000 b931 	b.w	800e0e8 <__malloc_unlock>
 800de86:	42a3      	cmp	r3, r4
 800de88:	d90b      	bls.n	800dea2 <_free_r+0x4e>
 800de8a:	6821      	ldr	r1, [r4, #0]
 800de8c:	1862      	adds	r2, r4, r1
 800de8e:	4293      	cmp	r3, r2
 800de90:	bf04      	itt	eq
 800de92:	681a      	ldreq	r2, [r3, #0]
 800de94:	685b      	ldreq	r3, [r3, #4]
 800de96:	6063      	str	r3, [r4, #4]
 800de98:	bf04      	itt	eq
 800de9a:	1852      	addeq	r2, r2, r1
 800de9c:	6022      	streq	r2, [r4, #0]
 800de9e:	602c      	str	r4, [r5, #0]
 800dea0:	e7ec      	b.n	800de7c <_free_r+0x28>
 800dea2:	461a      	mov	r2, r3
 800dea4:	685b      	ldr	r3, [r3, #4]
 800dea6:	b10b      	cbz	r3, 800deac <_free_r+0x58>
 800dea8:	42a3      	cmp	r3, r4
 800deaa:	d9fa      	bls.n	800dea2 <_free_r+0x4e>
 800deac:	6811      	ldr	r1, [r2, #0]
 800deae:	1855      	adds	r5, r2, r1
 800deb0:	42a5      	cmp	r5, r4
 800deb2:	d10b      	bne.n	800decc <_free_r+0x78>
 800deb4:	6824      	ldr	r4, [r4, #0]
 800deb6:	4421      	add	r1, r4
 800deb8:	1854      	adds	r4, r2, r1
 800deba:	42a3      	cmp	r3, r4
 800debc:	6011      	str	r1, [r2, #0]
 800debe:	d1dd      	bne.n	800de7c <_free_r+0x28>
 800dec0:	681c      	ldr	r4, [r3, #0]
 800dec2:	685b      	ldr	r3, [r3, #4]
 800dec4:	6053      	str	r3, [r2, #4]
 800dec6:	4421      	add	r1, r4
 800dec8:	6011      	str	r1, [r2, #0]
 800deca:	e7d7      	b.n	800de7c <_free_r+0x28>
 800decc:	d902      	bls.n	800ded4 <_free_r+0x80>
 800dece:	230c      	movs	r3, #12
 800ded0:	6003      	str	r3, [r0, #0]
 800ded2:	e7d3      	b.n	800de7c <_free_r+0x28>
 800ded4:	6825      	ldr	r5, [r4, #0]
 800ded6:	1961      	adds	r1, r4, r5
 800ded8:	428b      	cmp	r3, r1
 800deda:	bf04      	itt	eq
 800dedc:	6819      	ldreq	r1, [r3, #0]
 800dede:	685b      	ldreq	r3, [r3, #4]
 800dee0:	6063      	str	r3, [r4, #4]
 800dee2:	bf04      	itt	eq
 800dee4:	1949      	addeq	r1, r1, r5
 800dee6:	6021      	streq	r1, [r4, #0]
 800dee8:	6054      	str	r4, [r2, #4]
 800deea:	e7c7      	b.n	800de7c <_free_r+0x28>
 800deec:	b003      	add	sp, #12
 800deee:	bd30      	pop	{r4, r5, pc}
 800def0:	200040c0 	.word	0x200040c0

0800def4 <_malloc_r>:
 800def4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800def6:	1ccd      	adds	r5, r1, #3
 800def8:	f025 0503 	bic.w	r5, r5, #3
 800defc:	3508      	adds	r5, #8
 800defe:	2d0c      	cmp	r5, #12
 800df00:	bf38      	it	cc
 800df02:	250c      	movcc	r5, #12
 800df04:	2d00      	cmp	r5, #0
 800df06:	4606      	mov	r6, r0
 800df08:	db01      	blt.n	800df0e <_malloc_r+0x1a>
 800df0a:	42a9      	cmp	r1, r5
 800df0c:	d903      	bls.n	800df16 <_malloc_r+0x22>
 800df0e:	230c      	movs	r3, #12
 800df10:	6033      	str	r3, [r6, #0]
 800df12:	2000      	movs	r0, #0
 800df14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df16:	f000 f8e1 	bl	800e0dc <__malloc_lock>
 800df1a:	4921      	ldr	r1, [pc, #132]	; (800dfa0 <_malloc_r+0xac>)
 800df1c:	680a      	ldr	r2, [r1, #0]
 800df1e:	4614      	mov	r4, r2
 800df20:	b99c      	cbnz	r4, 800df4a <_malloc_r+0x56>
 800df22:	4f20      	ldr	r7, [pc, #128]	; (800dfa4 <_malloc_r+0xb0>)
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	b923      	cbnz	r3, 800df32 <_malloc_r+0x3e>
 800df28:	4621      	mov	r1, r4
 800df2a:	4630      	mov	r0, r6
 800df2c:	f000 f8a6 	bl	800e07c <_sbrk_r>
 800df30:	6038      	str	r0, [r7, #0]
 800df32:	4629      	mov	r1, r5
 800df34:	4630      	mov	r0, r6
 800df36:	f000 f8a1 	bl	800e07c <_sbrk_r>
 800df3a:	1c43      	adds	r3, r0, #1
 800df3c:	d123      	bne.n	800df86 <_malloc_r+0x92>
 800df3e:	230c      	movs	r3, #12
 800df40:	6033      	str	r3, [r6, #0]
 800df42:	4630      	mov	r0, r6
 800df44:	f000 f8d0 	bl	800e0e8 <__malloc_unlock>
 800df48:	e7e3      	b.n	800df12 <_malloc_r+0x1e>
 800df4a:	6823      	ldr	r3, [r4, #0]
 800df4c:	1b5b      	subs	r3, r3, r5
 800df4e:	d417      	bmi.n	800df80 <_malloc_r+0x8c>
 800df50:	2b0b      	cmp	r3, #11
 800df52:	d903      	bls.n	800df5c <_malloc_r+0x68>
 800df54:	6023      	str	r3, [r4, #0]
 800df56:	441c      	add	r4, r3
 800df58:	6025      	str	r5, [r4, #0]
 800df5a:	e004      	b.n	800df66 <_malloc_r+0x72>
 800df5c:	6863      	ldr	r3, [r4, #4]
 800df5e:	42a2      	cmp	r2, r4
 800df60:	bf0c      	ite	eq
 800df62:	600b      	streq	r3, [r1, #0]
 800df64:	6053      	strne	r3, [r2, #4]
 800df66:	4630      	mov	r0, r6
 800df68:	f000 f8be 	bl	800e0e8 <__malloc_unlock>
 800df6c:	f104 000b 	add.w	r0, r4, #11
 800df70:	1d23      	adds	r3, r4, #4
 800df72:	f020 0007 	bic.w	r0, r0, #7
 800df76:	1ac2      	subs	r2, r0, r3
 800df78:	d0cc      	beq.n	800df14 <_malloc_r+0x20>
 800df7a:	1a1b      	subs	r3, r3, r0
 800df7c:	50a3      	str	r3, [r4, r2]
 800df7e:	e7c9      	b.n	800df14 <_malloc_r+0x20>
 800df80:	4622      	mov	r2, r4
 800df82:	6864      	ldr	r4, [r4, #4]
 800df84:	e7cc      	b.n	800df20 <_malloc_r+0x2c>
 800df86:	1cc4      	adds	r4, r0, #3
 800df88:	f024 0403 	bic.w	r4, r4, #3
 800df8c:	42a0      	cmp	r0, r4
 800df8e:	d0e3      	beq.n	800df58 <_malloc_r+0x64>
 800df90:	1a21      	subs	r1, r4, r0
 800df92:	4630      	mov	r0, r6
 800df94:	f000 f872 	bl	800e07c <_sbrk_r>
 800df98:	3001      	adds	r0, #1
 800df9a:	d1dd      	bne.n	800df58 <_malloc_r+0x64>
 800df9c:	e7cf      	b.n	800df3e <_malloc_r+0x4a>
 800df9e:	bf00      	nop
 800dfa0:	200040c0 	.word	0x200040c0
 800dfa4:	200040c4 	.word	0x200040c4

0800dfa8 <cleanup_glue>:
 800dfa8:	b538      	push	{r3, r4, r5, lr}
 800dfaa:	460c      	mov	r4, r1
 800dfac:	6809      	ldr	r1, [r1, #0]
 800dfae:	4605      	mov	r5, r0
 800dfb0:	b109      	cbz	r1, 800dfb6 <cleanup_glue+0xe>
 800dfb2:	f7ff fff9 	bl	800dfa8 <cleanup_glue>
 800dfb6:	4621      	mov	r1, r4
 800dfb8:	4628      	mov	r0, r5
 800dfba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfbe:	f7ff bf49 	b.w	800de54 <_free_r>
	...

0800dfc4 <_reclaim_reent>:
 800dfc4:	4b2c      	ldr	r3, [pc, #176]	; (800e078 <_reclaim_reent+0xb4>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	4283      	cmp	r3, r0
 800dfca:	b570      	push	{r4, r5, r6, lr}
 800dfcc:	4604      	mov	r4, r0
 800dfce:	d051      	beq.n	800e074 <_reclaim_reent+0xb0>
 800dfd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dfd2:	b143      	cbz	r3, 800dfe6 <_reclaim_reent+0x22>
 800dfd4:	68db      	ldr	r3, [r3, #12]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d14a      	bne.n	800e070 <_reclaim_reent+0xac>
 800dfda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfdc:	6819      	ldr	r1, [r3, #0]
 800dfde:	b111      	cbz	r1, 800dfe6 <_reclaim_reent+0x22>
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	f7ff ff37 	bl	800de54 <_free_r>
 800dfe6:	6961      	ldr	r1, [r4, #20]
 800dfe8:	b111      	cbz	r1, 800dff0 <_reclaim_reent+0x2c>
 800dfea:	4620      	mov	r0, r4
 800dfec:	f7ff ff32 	bl	800de54 <_free_r>
 800dff0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dff2:	b111      	cbz	r1, 800dffa <_reclaim_reent+0x36>
 800dff4:	4620      	mov	r0, r4
 800dff6:	f7ff ff2d 	bl	800de54 <_free_r>
 800dffa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dffc:	b111      	cbz	r1, 800e004 <_reclaim_reent+0x40>
 800dffe:	4620      	mov	r0, r4
 800e000:	f7ff ff28 	bl	800de54 <_free_r>
 800e004:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e006:	b111      	cbz	r1, 800e00e <_reclaim_reent+0x4a>
 800e008:	4620      	mov	r0, r4
 800e00a:	f7ff ff23 	bl	800de54 <_free_r>
 800e00e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e010:	b111      	cbz	r1, 800e018 <_reclaim_reent+0x54>
 800e012:	4620      	mov	r0, r4
 800e014:	f7ff ff1e 	bl	800de54 <_free_r>
 800e018:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e01a:	b111      	cbz	r1, 800e022 <_reclaim_reent+0x5e>
 800e01c:	4620      	mov	r0, r4
 800e01e:	f7ff ff19 	bl	800de54 <_free_r>
 800e022:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e024:	b111      	cbz	r1, 800e02c <_reclaim_reent+0x68>
 800e026:	4620      	mov	r0, r4
 800e028:	f7ff ff14 	bl	800de54 <_free_r>
 800e02c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e02e:	b111      	cbz	r1, 800e036 <_reclaim_reent+0x72>
 800e030:	4620      	mov	r0, r4
 800e032:	f7ff ff0f 	bl	800de54 <_free_r>
 800e036:	69a3      	ldr	r3, [r4, #24]
 800e038:	b1e3      	cbz	r3, 800e074 <_reclaim_reent+0xb0>
 800e03a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e03c:	4620      	mov	r0, r4
 800e03e:	4798      	blx	r3
 800e040:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e042:	b1b9      	cbz	r1, 800e074 <_reclaim_reent+0xb0>
 800e044:	4620      	mov	r0, r4
 800e046:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e04a:	f7ff bfad 	b.w	800dfa8 <cleanup_glue>
 800e04e:	5949      	ldr	r1, [r1, r5]
 800e050:	b941      	cbnz	r1, 800e064 <_reclaim_reent+0xa0>
 800e052:	3504      	adds	r5, #4
 800e054:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e056:	2d80      	cmp	r5, #128	; 0x80
 800e058:	68d9      	ldr	r1, [r3, #12]
 800e05a:	d1f8      	bne.n	800e04e <_reclaim_reent+0x8a>
 800e05c:	4620      	mov	r0, r4
 800e05e:	f7ff fef9 	bl	800de54 <_free_r>
 800e062:	e7ba      	b.n	800dfda <_reclaim_reent+0x16>
 800e064:	680e      	ldr	r6, [r1, #0]
 800e066:	4620      	mov	r0, r4
 800e068:	f7ff fef4 	bl	800de54 <_free_r>
 800e06c:	4631      	mov	r1, r6
 800e06e:	e7ef      	b.n	800e050 <_reclaim_reent+0x8c>
 800e070:	2500      	movs	r5, #0
 800e072:	e7ef      	b.n	800e054 <_reclaim_reent+0x90>
 800e074:	bd70      	pop	{r4, r5, r6, pc}
 800e076:	bf00      	nop
 800e078:	20000030 	.word	0x20000030

0800e07c <_sbrk_r>:
 800e07c:	b538      	push	{r3, r4, r5, lr}
 800e07e:	4d06      	ldr	r5, [pc, #24]	; (800e098 <_sbrk_r+0x1c>)
 800e080:	2300      	movs	r3, #0
 800e082:	4604      	mov	r4, r0
 800e084:	4608      	mov	r0, r1
 800e086:	602b      	str	r3, [r5, #0]
 800e088:	f7f3 fee2 	bl	8001e50 <_sbrk>
 800e08c:	1c43      	adds	r3, r0, #1
 800e08e:	d102      	bne.n	800e096 <_sbrk_r+0x1a>
 800e090:	682b      	ldr	r3, [r5, #0]
 800e092:	b103      	cbz	r3, 800e096 <_sbrk_r+0x1a>
 800e094:	6023      	str	r3, [r4, #0]
 800e096:	bd38      	pop	{r3, r4, r5, pc}
 800e098:	20004bc8 	.word	0x20004bc8

0800e09c <siprintf>:
 800e09c:	b40e      	push	{r1, r2, r3}
 800e09e:	b500      	push	{lr}
 800e0a0:	b09c      	sub	sp, #112	; 0x70
 800e0a2:	ab1d      	add	r3, sp, #116	; 0x74
 800e0a4:	9002      	str	r0, [sp, #8]
 800e0a6:	9006      	str	r0, [sp, #24]
 800e0a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e0ac:	4809      	ldr	r0, [pc, #36]	; (800e0d4 <siprintf+0x38>)
 800e0ae:	9107      	str	r1, [sp, #28]
 800e0b0:	9104      	str	r1, [sp, #16]
 800e0b2:	4909      	ldr	r1, [pc, #36]	; (800e0d8 <siprintf+0x3c>)
 800e0b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0b8:	9105      	str	r1, [sp, #20]
 800e0ba:	6800      	ldr	r0, [r0, #0]
 800e0bc:	9301      	str	r3, [sp, #4]
 800e0be:	a902      	add	r1, sp, #8
 800e0c0:	f000 f874 	bl	800e1ac <_svfiprintf_r>
 800e0c4:	9b02      	ldr	r3, [sp, #8]
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	701a      	strb	r2, [r3, #0]
 800e0ca:	b01c      	add	sp, #112	; 0x70
 800e0cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0d0:	b003      	add	sp, #12
 800e0d2:	4770      	bx	lr
 800e0d4:	20000030 	.word	0x20000030
 800e0d8:	ffff0208 	.word	0xffff0208

0800e0dc <__malloc_lock>:
 800e0dc:	4801      	ldr	r0, [pc, #4]	; (800e0e4 <__malloc_lock+0x8>)
 800e0de:	f7ff be91 	b.w	800de04 <__retarget_lock_acquire_recursive>
 800e0e2:	bf00      	nop
 800e0e4:	20004bc0 	.word	0x20004bc0

0800e0e8 <__malloc_unlock>:
 800e0e8:	4801      	ldr	r0, [pc, #4]	; (800e0f0 <__malloc_unlock+0x8>)
 800e0ea:	f7ff be8c 	b.w	800de06 <__retarget_lock_release_recursive>
 800e0ee:	bf00      	nop
 800e0f0:	20004bc0 	.word	0x20004bc0

0800e0f4 <__ssputs_r>:
 800e0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0f8:	688e      	ldr	r6, [r1, #8]
 800e0fa:	429e      	cmp	r6, r3
 800e0fc:	4682      	mov	sl, r0
 800e0fe:	460c      	mov	r4, r1
 800e100:	4690      	mov	r8, r2
 800e102:	461f      	mov	r7, r3
 800e104:	d838      	bhi.n	800e178 <__ssputs_r+0x84>
 800e106:	898a      	ldrh	r2, [r1, #12]
 800e108:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e10c:	d032      	beq.n	800e174 <__ssputs_r+0x80>
 800e10e:	6825      	ldr	r5, [r4, #0]
 800e110:	6909      	ldr	r1, [r1, #16]
 800e112:	eba5 0901 	sub.w	r9, r5, r1
 800e116:	6965      	ldr	r5, [r4, #20]
 800e118:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e11c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e120:	3301      	adds	r3, #1
 800e122:	444b      	add	r3, r9
 800e124:	106d      	asrs	r5, r5, #1
 800e126:	429d      	cmp	r5, r3
 800e128:	bf38      	it	cc
 800e12a:	461d      	movcc	r5, r3
 800e12c:	0553      	lsls	r3, r2, #21
 800e12e:	d531      	bpl.n	800e194 <__ssputs_r+0xa0>
 800e130:	4629      	mov	r1, r5
 800e132:	f7ff fedf 	bl	800def4 <_malloc_r>
 800e136:	4606      	mov	r6, r0
 800e138:	b950      	cbnz	r0, 800e150 <__ssputs_r+0x5c>
 800e13a:	230c      	movs	r3, #12
 800e13c:	f8ca 3000 	str.w	r3, [sl]
 800e140:	89a3      	ldrh	r3, [r4, #12]
 800e142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e146:	81a3      	strh	r3, [r4, #12]
 800e148:	f04f 30ff 	mov.w	r0, #4294967295
 800e14c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e150:	6921      	ldr	r1, [r4, #16]
 800e152:	464a      	mov	r2, r9
 800e154:	f7ff fe68 	bl	800de28 <memcpy>
 800e158:	89a3      	ldrh	r3, [r4, #12]
 800e15a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e15e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e162:	81a3      	strh	r3, [r4, #12]
 800e164:	6126      	str	r6, [r4, #16]
 800e166:	6165      	str	r5, [r4, #20]
 800e168:	444e      	add	r6, r9
 800e16a:	eba5 0509 	sub.w	r5, r5, r9
 800e16e:	6026      	str	r6, [r4, #0]
 800e170:	60a5      	str	r5, [r4, #8]
 800e172:	463e      	mov	r6, r7
 800e174:	42be      	cmp	r6, r7
 800e176:	d900      	bls.n	800e17a <__ssputs_r+0x86>
 800e178:	463e      	mov	r6, r7
 800e17a:	4632      	mov	r2, r6
 800e17c:	6820      	ldr	r0, [r4, #0]
 800e17e:	4641      	mov	r1, r8
 800e180:	f000 faa8 	bl	800e6d4 <memmove>
 800e184:	68a3      	ldr	r3, [r4, #8]
 800e186:	6822      	ldr	r2, [r4, #0]
 800e188:	1b9b      	subs	r3, r3, r6
 800e18a:	4432      	add	r2, r6
 800e18c:	60a3      	str	r3, [r4, #8]
 800e18e:	6022      	str	r2, [r4, #0]
 800e190:	2000      	movs	r0, #0
 800e192:	e7db      	b.n	800e14c <__ssputs_r+0x58>
 800e194:	462a      	mov	r2, r5
 800e196:	f000 fab7 	bl	800e708 <_realloc_r>
 800e19a:	4606      	mov	r6, r0
 800e19c:	2800      	cmp	r0, #0
 800e19e:	d1e1      	bne.n	800e164 <__ssputs_r+0x70>
 800e1a0:	6921      	ldr	r1, [r4, #16]
 800e1a2:	4650      	mov	r0, sl
 800e1a4:	f7ff fe56 	bl	800de54 <_free_r>
 800e1a8:	e7c7      	b.n	800e13a <__ssputs_r+0x46>
	...

0800e1ac <_svfiprintf_r>:
 800e1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b0:	4698      	mov	r8, r3
 800e1b2:	898b      	ldrh	r3, [r1, #12]
 800e1b4:	061b      	lsls	r3, r3, #24
 800e1b6:	b09d      	sub	sp, #116	; 0x74
 800e1b8:	4607      	mov	r7, r0
 800e1ba:	460d      	mov	r5, r1
 800e1bc:	4614      	mov	r4, r2
 800e1be:	d50e      	bpl.n	800e1de <_svfiprintf_r+0x32>
 800e1c0:	690b      	ldr	r3, [r1, #16]
 800e1c2:	b963      	cbnz	r3, 800e1de <_svfiprintf_r+0x32>
 800e1c4:	2140      	movs	r1, #64	; 0x40
 800e1c6:	f7ff fe95 	bl	800def4 <_malloc_r>
 800e1ca:	6028      	str	r0, [r5, #0]
 800e1cc:	6128      	str	r0, [r5, #16]
 800e1ce:	b920      	cbnz	r0, 800e1da <_svfiprintf_r+0x2e>
 800e1d0:	230c      	movs	r3, #12
 800e1d2:	603b      	str	r3, [r7, #0]
 800e1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1d8:	e0d1      	b.n	800e37e <_svfiprintf_r+0x1d2>
 800e1da:	2340      	movs	r3, #64	; 0x40
 800e1dc:	616b      	str	r3, [r5, #20]
 800e1de:	2300      	movs	r3, #0
 800e1e0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1e2:	2320      	movs	r3, #32
 800e1e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1ec:	2330      	movs	r3, #48	; 0x30
 800e1ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e398 <_svfiprintf_r+0x1ec>
 800e1f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e1f6:	f04f 0901 	mov.w	r9, #1
 800e1fa:	4623      	mov	r3, r4
 800e1fc:	469a      	mov	sl, r3
 800e1fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e202:	b10a      	cbz	r2, 800e208 <_svfiprintf_r+0x5c>
 800e204:	2a25      	cmp	r2, #37	; 0x25
 800e206:	d1f9      	bne.n	800e1fc <_svfiprintf_r+0x50>
 800e208:	ebba 0b04 	subs.w	fp, sl, r4
 800e20c:	d00b      	beq.n	800e226 <_svfiprintf_r+0x7a>
 800e20e:	465b      	mov	r3, fp
 800e210:	4622      	mov	r2, r4
 800e212:	4629      	mov	r1, r5
 800e214:	4638      	mov	r0, r7
 800e216:	f7ff ff6d 	bl	800e0f4 <__ssputs_r>
 800e21a:	3001      	adds	r0, #1
 800e21c:	f000 80aa 	beq.w	800e374 <_svfiprintf_r+0x1c8>
 800e220:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e222:	445a      	add	r2, fp
 800e224:	9209      	str	r2, [sp, #36]	; 0x24
 800e226:	f89a 3000 	ldrb.w	r3, [sl]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	f000 80a2 	beq.w	800e374 <_svfiprintf_r+0x1c8>
 800e230:	2300      	movs	r3, #0
 800e232:	f04f 32ff 	mov.w	r2, #4294967295
 800e236:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e23a:	f10a 0a01 	add.w	sl, sl, #1
 800e23e:	9304      	str	r3, [sp, #16]
 800e240:	9307      	str	r3, [sp, #28]
 800e242:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e246:	931a      	str	r3, [sp, #104]	; 0x68
 800e248:	4654      	mov	r4, sl
 800e24a:	2205      	movs	r2, #5
 800e24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e250:	4851      	ldr	r0, [pc, #324]	; (800e398 <_svfiprintf_r+0x1ec>)
 800e252:	f7f1 ffc5 	bl	80001e0 <memchr>
 800e256:	9a04      	ldr	r2, [sp, #16]
 800e258:	b9d8      	cbnz	r0, 800e292 <_svfiprintf_r+0xe6>
 800e25a:	06d0      	lsls	r0, r2, #27
 800e25c:	bf44      	itt	mi
 800e25e:	2320      	movmi	r3, #32
 800e260:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e264:	0711      	lsls	r1, r2, #28
 800e266:	bf44      	itt	mi
 800e268:	232b      	movmi	r3, #43	; 0x2b
 800e26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e26e:	f89a 3000 	ldrb.w	r3, [sl]
 800e272:	2b2a      	cmp	r3, #42	; 0x2a
 800e274:	d015      	beq.n	800e2a2 <_svfiprintf_r+0xf6>
 800e276:	9a07      	ldr	r2, [sp, #28]
 800e278:	4654      	mov	r4, sl
 800e27a:	2000      	movs	r0, #0
 800e27c:	f04f 0c0a 	mov.w	ip, #10
 800e280:	4621      	mov	r1, r4
 800e282:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e286:	3b30      	subs	r3, #48	; 0x30
 800e288:	2b09      	cmp	r3, #9
 800e28a:	d94e      	bls.n	800e32a <_svfiprintf_r+0x17e>
 800e28c:	b1b0      	cbz	r0, 800e2bc <_svfiprintf_r+0x110>
 800e28e:	9207      	str	r2, [sp, #28]
 800e290:	e014      	b.n	800e2bc <_svfiprintf_r+0x110>
 800e292:	eba0 0308 	sub.w	r3, r0, r8
 800e296:	fa09 f303 	lsl.w	r3, r9, r3
 800e29a:	4313      	orrs	r3, r2
 800e29c:	9304      	str	r3, [sp, #16]
 800e29e:	46a2      	mov	sl, r4
 800e2a0:	e7d2      	b.n	800e248 <_svfiprintf_r+0x9c>
 800e2a2:	9b03      	ldr	r3, [sp, #12]
 800e2a4:	1d19      	adds	r1, r3, #4
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	9103      	str	r1, [sp, #12]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	bfbb      	ittet	lt
 800e2ae:	425b      	neglt	r3, r3
 800e2b0:	f042 0202 	orrlt.w	r2, r2, #2
 800e2b4:	9307      	strge	r3, [sp, #28]
 800e2b6:	9307      	strlt	r3, [sp, #28]
 800e2b8:	bfb8      	it	lt
 800e2ba:	9204      	strlt	r2, [sp, #16]
 800e2bc:	7823      	ldrb	r3, [r4, #0]
 800e2be:	2b2e      	cmp	r3, #46	; 0x2e
 800e2c0:	d10c      	bne.n	800e2dc <_svfiprintf_r+0x130>
 800e2c2:	7863      	ldrb	r3, [r4, #1]
 800e2c4:	2b2a      	cmp	r3, #42	; 0x2a
 800e2c6:	d135      	bne.n	800e334 <_svfiprintf_r+0x188>
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	1d1a      	adds	r2, r3, #4
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	9203      	str	r2, [sp, #12]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	bfb8      	it	lt
 800e2d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2d8:	3402      	adds	r4, #2
 800e2da:	9305      	str	r3, [sp, #20]
 800e2dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e3a8 <_svfiprintf_r+0x1fc>
 800e2e0:	7821      	ldrb	r1, [r4, #0]
 800e2e2:	2203      	movs	r2, #3
 800e2e4:	4650      	mov	r0, sl
 800e2e6:	f7f1 ff7b 	bl	80001e0 <memchr>
 800e2ea:	b140      	cbz	r0, 800e2fe <_svfiprintf_r+0x152>
 800e2ec:	2340      	movs	r3, #64	; 0x40
 800e2ee:	eba0 000a 	sub.w	r0, r0, sl
 800e2f2:	fa03 f000 	lsl.w	r0, r3, r0
 800e2f6:	9b04      	ldr	r3, [sp, #16]
 800e2f8:	4303      	orrs	r3, r0
 800e2fa:	3401      	adds	r4, #1
 800e2fc:	9304      	str	r3, [sp, #16]
 800e2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e302:	4826      	ldr	r0, [pc, #152]	; (800e39c <_svfiprintf_r+0x1f0>)
 800e304:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e308:	2206      	movs	r2, #6
 800e30a:	f7f1 ff69 	bl	80001e0 <memchr>
 800e30e:	2800      	cmp	r0, #0
 800e310:	d038      	beq.n	800e384 <_svfiprintf_r+0x1d8>
 800e312:	4b23      	ldr	r3, [pc, #140]	; (800e3a0 <_svfiprintf_r+0x1f4>)
 800e314:	bb1b      	cbnz	r3, 800e35e <_svfiprintf_r+0x1b2>
 800e316:	9b03      	ldr	r3, [sp, #12]
 800e318:	3307      	adds	r3, #7
 800e31a:	f023 0307 	bic.w	r3, r3, #7
 800e31e:	3308      	adds	r3, #8
 800e320:	9303      	str	r3, [sp, #12]
 800e322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e324:	4433      	add	r3, r6
 800e326:	9309      	str	r3, [sp, #36]	; 0x24
 800e328:	e767      	b.n	800e1fa <_svfiprintf_r+0x4e>
 800e32a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e32e:	460c      	mov	r4, r1
 800e330:	2001      	movs	r0, #1
 800e332:	e7a5      	b.n	800e280 <_svfiprintf_r+0xd4>
 800e334:	2300      	movs	r3, #0
 800e336:	3401      	adds	r4, #1
 800e338:	9305      	str	r3, [sp, #20]
 800e33a:	4619      	mov	r1, r3
 800e33c:	f04f 0c0a 	mov.w	ip, #10
 800e340:	4620      	mov	r0, r4
 800e342:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e346:	3a30      	subs	r2, #48	; 0x30
 800e348:	2a09      	cmp	r2, #9
 800e34a:	d903      	bls.n	800e354 <_svfiprintf_r+0x1a8>
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d0c5      	beq.n	800e2dc <_svfiprintf_r+0x130>
 800e350:	9105      	str	r1, [sp, #20]
 800e352:	e7c3      	b.n	800e2dc <_svfiprintf_r+0x130>
 800e354:	fb0c 2101 	mla	r1, ip, r1, r2
 800e358:	4604      	mov	r4, r0
 800e35a:	2301      	movs	r3, #1
 800e35c:	e7f0      	b.n	800e340 <_svfiprintf_r+0x194>
 800e35e:	ab03      	add	r3, sp, #12
 800e360:	9300      	str	r3, [sp, #0]
 800e362:	462a      	mov	r2, r5
 800e364:	4b0f      	ldr	r3, [pc, #60]	; (800e3a4 <_svfiprintf_r+0x1f8>)
 800e366:	a904      	add	r1, sp, #16
 800e368:	4638      	mov	r0, r7
 800e36a:	f3af 8000 	nop.w
 800e36e:	1c42      	adds	r2, r0, #1
 800e370:	4606      	mov	r6, r0
 800e372:	d1d6      	bne.n	800e322 <_svfiprintf_r+0x176>
 800e374:	89ab      	ldrh	r3, [r5, #12]
 800e376:	065b      	lsls	r3, r3, #25
 800e378:	f53f af2c 	bmi.w	800e1d4 <_svfiprintf_r+0x28>
 800e37c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e37e:	b01d      	add	sp, #116	; 0x74
 800e380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e384:	ab03      	add	r3, sp, #12
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	462a      	mov	r2, r5
 800e38a:	4b06      	ldr	r3, [pc, #24]	; (800e3a4 <_svfiprintf_r+0x1f8>)
 800e38c:	a904      	add	r1, sp, #16
 800e38e:	4638      	mov	r0, r7
 800e390:	f000 f87a 	bl	800e488 <_printf_i>
 800e394:	e7eb      	b.n	800e36e <_svfiprintf_r+0x1c2>
 800e396:	bf00      	nop
 800e398:	0800e904 	.word	0x0800e904
 800e39c:	0800e90e 	.word	0x0800e90e
 800e3a0:	00000000 	.word	0x00000000
 800e3a4:	0800e0f5 	.word	0x0800e0f5
 800e3a8:	0800e90a 	.word	0x0800e90a

0800e3ac <_printf_common>:
 800e3ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3b0:	4616      	mov	r6, r2
 800e3b2:	4699      	mov	r9, r3
 800e3b4:	688a      	ldr	r2, [r1, #8]
 800e3b6:	690b      	ldr	r3, [r1, #16]
 800e3b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e3bc:	4293      	cmp	r3, r2
 800e3be:	bfb8      	it	lt
 800e3c0:	4613      	movlt	r3, r2
 800e3c2:	6033      	str	r3, [r6, #0]
 800e3c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e3c8:	4607      	mov	r7, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	b10a      	cbz	r2, 800e3d2 <_printf_common+0x26>
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	6033      	str	r3, [r6, #0]
 800e3d2:	6823      	ldr	r3, [r4, #0]
 800e3d4:	0699      	lsls	r1, r3, #26
 800e3d6:	bf42      	ittt	mi
 800e3d8:	6833      	ldrmi	r3, [r6, #0]
 800e3da:	3302      	addmi	r3, #2
 800e3dc:	6033      	strmi	r3, [r6, #0]
 800e3de:	6825      	ldr	r5, [r4, #0]
 800e3e0:	f015 0506 	ands.w	r5, r5, #6
 800e3e4:	d106      	bne.n	800e3f4 <_printf_common+0x48>
 800e3e6:	f104 0a19 	add.w	sl, r4, #25
 800e3ea:	68e3      	ldr	r3, [r4, #12]
 800e3ec:	6832      	ldr	r2, [r6, #0]
 800e3ee:	1a9b      	subs	r3, r3, r2
 800e3f0:	42ab      	cmp	r3, r5
 800e3f2:	dc26      	bgt.n	800e442 <_printf_common+0x96>
 800e3f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e3f8:	1e13      	subs	r3, r2, #0
 800e3fa:	6822      	ldr	r2, [r4, #0]
 800e3fc:	bf18      	it	ne
 800e3fe:	2301      	movne	r3, #1
 800e400:	0692      	lsls	r2, r2, #26
 800e402:	d42b      	bmi.n	800e45c <_printf_common+0xb0>
 800e404:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e408:	4649      	mov	r1, r9
 800e40a:	4638      	mov	r0, r7
 800e40c:	47c0      	blx	r8
 800e40e:	3001      	adds	r0, #1
 800e410:	d01e      	beq.n	800e450 <_printf_common+0xa4>
 800e412:	6823      	ldr	r3, [r4, #0]
 800e414:	68e5      	ldr	r5, [r4, #12]
 800e416:	6832      	ldr	r2, [r6, #0]
 800e418:	f003 0306 	and.w	r3, r3, #6
 800e41c:	2b04      	cmp	r3, #4
 800e41e:	bf08      	it	eq
 800e420:	1aad      	subeq	r5, r5, r2
 800e422:	68a3      	ldr	r3, [r4, #8]
 800e424:	6922      	ldr	r2, [r4, #16]
 800e426:	bf0c      	ite	eq
 800e428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e42c:	2500      	movne	r5, #0
 800e42e:	4293      	cmp	r3, r2
 800e430:	bfc4      	itt	gt
 800e432:	1a9b      	subgt	r3, r3, r2
 800e434:	18ed      	addgt	r5, r5, r3
 800e436:	2600      	movs	r6, #0
 800e438:	341a      	adds	r4, #26
 800e43a:	42b5      	cmp	r5, r6
 800e43c:	d11a      	bne.n	800e474 <_printf_common+0xc8>
 800e43e:	2000      	movs	r0, #0
 800e440:	e008      	b.n	800e454 <_printf_common+0xa8>
 800e442:	2301      	movs	r3, #1
 800e444:	4652      	mov	r2, sl
 800e446:	4649      	mov	r1, r9
 800e448:	4638      	mov	r0, r7
 800e44a:	47c0      	blx	r8
 800e44c:	3001      	adds	r0, #1
 800e44e:	d103      	bne.n	800e458 <_printf_common+0xac>
 800e450:	f04f 30ff 	mov.w	r0, #4294967295
 800e454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e458:	3501      	adds	r5, #1
 800e45a:	e7c6      	b.n	800e3ea <_printf_common+0x3e>
 800e45c:	18e1      	adds	r1, r4, r3
 800e45e:	1c5a      	adds	r2, r3, #1
 800e460:	2030      	movs	r0, #48	; 0x30
 800e462:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e466:	4422      	add	r2, r4
 800e468:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e46c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e470:	3302      	adds	r3, #2
 800e472:	e7c7      	b.n	800e404 <_printf_common+0x58>
 800e474:	2301      	movs	r3, #1
 800e476:	4622      	mov	r2, r4
 800e478:	4649      	mov	r1, r9
 800e47a:	4638      	mov	r0, r7
 800e47c:	47c0      	blx	r8
 800e47e:	3001      	adds	r0, #1
 800e480:	d0e6      	beq.n	800e450 <_printf_common+0xa4>
 800e482:	3601      	adds	r6, #1
 800e484:	e7d9      	b.n	800e43a <_printf_common+0x8e>
	...

0800e488 <_printf_i>:
 800e488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e48c:	460c      	mov	r4, r1
 800e48e:	4691      	mov	r9, r2
 800e490:	7e27      	ldrb	r7, [r4, #24]
 800e492:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e494:	2f78      	cmp	r7, #120	; 0x78
 800e496:	4680      	mov	r8, r0
 800e498:	469a      	mov	sl, r3
 800e49a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e49e:	d807      	bhi.n	800e4b0 <_printf_i+0x28>
 800e4a0:	2f62      	cmp	r7, #98	; 0x62
 800e4a2:	d80a      	bhi.n	800e4ba <_printf_i+0x32>
 800e4a4:	2f00      	cmp	r7, #0
 800e4a6:	f000 80d8 	beq.w	800e65a <_printf_i+0x1d2>
 800e4aa:	2f58      	cmp	r7, #88	; 0x58
 800e4ac:	f000 80a3 	beq.w	800e5f6 <_printf_i+0x16e>
 800e4b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e4b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e4b8:	e03a      	b.n	800e530 <_printf_i+0xa8>
 800e4ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e4be:	2b15      	cmp	r3, #21
 800e4c0:	d8f6      	bhi.n	800e4b0 <_printf_i+0x28>
 800e4c2:	a001      	add	r0, pc, #4	; (adr r0, 800e4c8 <_printf_i+0x40>)
 800e4c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e4c8:	0800e521 	.word	0x0800e521
 800e4cc:	0800e535 	.word	0x0800e535
 800e4d0:	0800e4b1 	.word	0x0800e4b1
 800e4d4:	0800e4b1 	.word	0x0800e4b1
 800e4d8:	0800e4b1 	.word	0x0800e4b1
 800e4dc:	0800e4b1 	.word	0x0800e4b1
 800e4e0:	0800e535 	.word	0x0800e535
 800e4e4:	0800e4b1 	.word	0x0800e4b1
 800e4e8:	0800e4b1 	.word	0x0800e4b1
 800e4ec:	0800e4b1 	.word	0x0800e4b1
 800e4f0:	0800e4b1 	.word	0x0800e4b1
 800e4f4:	0800e641 	.word	0x0800e641
 800e4f8:	0800e565 	.word	0x0800e565
 800e4fc:	0800e623 	.word	0x0800e623
 800e500:	0800e4b1 	.word	0x0800e4b1
 800e504:	0800e4b1 	.word	0x0800e4b1
 800e508:	0800e663 	.word	0x0800e663
 800e50c:	0800e4b1 	.word	0x0800e4b1
 800e510:	0800e565 	.word	0x0800e565
 800e514:	0800e4b1 	.word	0x0800e4b1
 800e518:	0800e4b1 	.word	0x0800e4b1
 800e51c:	0800e62b 	.word	0x0800e62b
 800e520:	680b      	ldr	r3, [r1, #0]
 800e522:	1d1a      	adds	r2, r3, #4
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	600a      	str	r2, [r1, #0]
 800e528:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e52c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e530:	2301      	movs	r3, #1
 800e532:	e0a3      	b.n	800e67c <_printf_i+0x1f4>
 800e534:	6825      	ldr	r5, [r4, #0]
 800e536:	6808      	ldr	r0, [r1, #0]
 800e538:	062e      	lsls	r6, r5, #24
 800e53a:	f100 0304 	add.w	r3, r0, #4
 800e53e:	d50a      	bpl.n	800e556 <_printf_i+0xce>
 800e540:	6805      	ldr	r5, [r0, #0]
 800e542:	600b      	str	r3, [r1, #0]
 800e544:	2d00      	cmp	r5, #0
 800e546:	da03      	bge.n	800e550 <_printf_i+0xc8>
 800e548:	232d      	movs	r3, #45	; 0x2d
 800e54a:	426d      	negs	r5, r5
 800e54c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e550:	485e      	ldr	r0, [pc, #376]	; (800e6cc <_printf_i+0x244>)
 800e552:	230a      	movs	r3, #10
 800e554:	e019      	b.n	800e58a <_printf_i+0x102>
 800e556:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e55a:	6805      	ldr	r5, [r0, #0]
 800e55c:	600b      	str	r3, [r1, #0]
 800e55e:	bf18      	it	ne
 800e560:	b22d      	sxthne	r5, r5
 800e562:	e7ef      	b.n	800e544 <_printf_i+0xbc>
 800e564:	680b      	ldr	r3, [r1, #0]
 800e566:	6825      	ldr	r5, [r4, #0]
 800e568:	1d18      	adds	r0, r3, #4
 800e56a:	6008      	str	r0, [r1, #0]
 800e56c:	0628      	lsls	r0, r5, #24
 800e56e:	d501      	bpl.n	800e574 <_printf_i+0xec>
 800e570:	681d      	ldr	r5, [r3, #0]
 800e572:	e002      	b.n	800e57a <_printf_i+0xf2>
 800e574:	0669      	lsls	r1, r5, #25
 800e576:	d5fb      	bpl.n	800e570 <_printf_i+0xe8>
 800e578:	881d      	ldrh	r5, [r3, #0]
 800e57a:	4854      	ldr	r0, [pc, #336]	; (800e6cc <_printf_i+0x244>)
 800e57c:	2f6f      	cmp	r7, #111	; 0x6f
 800e57e:	bf0c      	ite	eq
 800e580:	2308      	moveq	r3, #8
 800e582:	230a      	movne	r3, #10
 800e584:	2100      	movs	r1, #0
 800e586:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e58a:	6866      	ldr	r6, [r4, #4]
 800e58c:	60a6      	str	r6, [r4, #8]
 800e58e:	2e00      	cmp	r6, #0
 800e590:	bfa2      	ittt	ge
 800e592:	6821      	ldrge	r1, [r4, #0]
 800e594:	f021 0104 	bicge.w	r1, r1, #4
 800e598:	6021      	strge	r1, [r4, #0]
 800e59a:	b90d      	cbnz	r5, 800e5a0 <_printf_i+0x118>
 800e59c:	2e00      	cmp	r6, #0
 800e59e:	d04d      	beq.n	800e63c <_printf_i+0x1b4>
 800e5a0:	4616      	mov	r6, r2
 800e5a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800e5a6:	fb03 5711 	mls	r7, r3, r1, r5
 800e5aa:	5dc7      	ldrb	r7, [r0, r7]
 800e5ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e5b0:	462f      	mov	r7, r5
 800e5b2:	42bb      	cmp	r3, r7
 800e5b4:	460d      	mov	r5, r1
 800e5b6:	d9f4      	bls.n	800e5a2 <_printf_i+0x11a>
 800e5b8:	2b08      	cmp	r3, #8
 800e5ba:	d10b      	bne.n	800e5d4 <_printf_i+0x14c>
 800e5bc:	6823      	ldr	r3, [r4, #0]
 800e5be:	07df      	lsls	r7, r3, #31
 800e5c0:	d508      	bpl.n	800e5d4 <_printf_i+0x14c>
 800e5c2:	6923      	ldr	r3, [r4, #16]
 800e5c4:	6861      	ldr	r1, [r4, #4]
 800e5c6:	4299      	cmp	r1, r3
 800e5c8:	bfde      	ittt	le
 800e5ca:	2330      	movle	r3, #48	; 0x30
 800e5cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e5d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e5d4:	1b92      	subs	r2, r2, r6
 800e5d6:	6122      	str	r2, [r4, #16]
 800e5d8:	f8cd a000 	str.w	sl, [sp]
 800e5dc:	464b      	mov	r3, r9
 800e5de:	aa03      	add	r2, sp, #12
 800e5e0:	4621      	mov	r1, r4
 800e5e2:	4640      	mov	r0, r8
 800e5e4:	f7ff fee2 	bl	800e3ac <_printf_common>
 800e5e8:	3001      	adds	r0, #1
 800e5ea:	d14c      	bne.n	800e686 <_printf_i+0x1fe>
 800e5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e5f0:	b004      	add	sp, #16
 800e5f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5f6:	4835      	ldr	r0, [pc, #212]	; (800e6cc <_printf_i+0x244>)
 800e5f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e5fc:	6823      	ldr	r3, [r4, #0]
 800e5fe:	680e      	ldr	r6, [r1, #0]
 800e600:	061f      	lsls	r7, r3, #24
 800e602:	f856 5b04 	ldr.w	r5, [r6], #4
 800e606:	600e      	str	r6, [r1, #0]
 800e608:	d514      	bpl.n	800e634 <_printf_i+0x1ac>
 800e60a:	07d9      	lsls	r1, r3, #31
 800e60c:	bf44      	itt	mi
 800e60e:	f043 0320 	orrmi.w	r3, r3, #32
 800e612:	6023      	strmi	r3, [r4, #0]
 800e614:	b91d      	cbnz	r5, 800e61e <_printf_i+0x196>
 800e616:	6823      	ldr	r3, [r4, #0]
 800e618:	f023 0320 	bic.w	r3, r3, #32
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	2310      	movs	r3, #16
 800e620:	e7b0      	b.n	800e584 <_printf_i+0xfc>
 800e622:	6823      	ldr	r3, [r4, #0]
 800e624:	f043 0320 	orr.w	r3, r3, #32
 800e628:	6023      	str	r3, [r4, #0]
 800e62a:	2378      	movs	r3, #120	; 0x78
 800e62c:	4828      	ldr	r0, [pc, #160]	; (800e6d0 <_printf_i+0x248>)
 800e62e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e632:	e7e3      	b.n	800e5fc <_printf_i+0x174>
 800e634:	065e      	lsls	r6, r3, #25
 800e636:	bf48      	it	mi
 800e638:	b2ad      	uxthmi	r5, r5
 800e63a:	e7e6      	b.n	800e60a <_printf_i+0x182>
 800e63c:	4616      	mov	r6, r2
 800e63e:	e7bb      	b.n	800e5b8 <_printf_i+0x130>
 800e640:	680b      	ldr	r3, [r1, #0]
 800e642:	6826      	ldr	r6, [r4, #0]
 800e644:	6960      	ldr	r0, [r4, #20]
 800e646:	1d1d      	adds	r5, r3, #4
 800e648:	600d      	str	r5, [r1, #0]
 800e64a:	0635      	lsls	r5, r6, #24
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	d501      	bpl.n	800e654 <_printf_i+0x1cc>
 800e650:	6018      	str	r0, [r3, #0]
 800e652:	e002      	b.n	800e65a <_printf_i+0x1d2>
 800e654:	0671      	lsls	r1, r6, #25
 800e656:	d5fb      	bpl.n	800e650 <_printf_i+0x1c8>
 800e658:	8018      	strh	r0, [r3, #0]
 800e65a:	2300      	movs	r3, #0
 800e65c:	6123      	str	r3, [r4, #16]
 800e65e:	4616      	mov	r6, r2
 800e660:	e7ba      	b.n	800e5d8 <_printf_i+0x150>
 800e662:	680b      	ldr	r3, [r1, #0]
 800e664:	1d1a      	adds	r2, r3, #4
 800e666:	600a      	str	r2, [r1, #0]
 800e668:	681e      	ldr	r6, [r3, #0]
 800e66a:	6862      	ldr	r2, [r4, #4]
 800e66c:	2100      	movs	r1, #0
 800e66e:	4630      	mov	r0, r6
 800e670:	f7f1 fdb6 	bl	80001e0 <memchr>
 800e674:	b108      	cbz	r0, 800e67a <_printf_i+0x1f2>
 800e676:	1b80      	subs	r0, r0, r6
 800e678:	6060      	str	r0, [r4, #4]
 800e67a:	6863      	ldr	r3, [r4, #4]
 800e67c:	6123      	str	r3, [r4, #16]
 800e67e:	2300      	movs	r3, #0
 800e680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e684:	e7a8      	b.n	800e5d8 <_printf_i+0x150>
 800e686:	6923      	ldr	r3, [r4, #16]
 800e688:	4632      	mov	r2, r6
 800e68a:	4649      	mov	r1, r9
 800e68c:	4640      	mov	r0, r8
 800e68e:	47d0      	blx	sl
 800e690:	3001      	adds	r0, #1
 800e692:	d0ab      	beq.n	800e5ec <_printf_i+0x164>
 800e694:	6823      	ldr	r3, [r4, #0]
 800e696:	079b      	lsls	r3, r3, #30
 800e698:	d413      	bmi.n	800e6c2 <_printf_i+0x23a>
 800e69a:	68e0      	ldr	r0, [r4, #12]
 800e69c:	9b03      	ldr	r3, [sp, #12]
 800e69e:	4298      	cmp	r0, r3
 800e6a0:	bfb8      	it	lt
 800e6a2:	4618      	movlt	r0, r3
 800e6a4:	e7a4      	b.n	800e5f0 <_printf_i+0x168>
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	4632      	mov	r2, r6
 800e6aa:	4649      	mov	r1, r9
 800e6ac:	4640      	mov	r0, r8
 800e6ae:	47d0      	blx	sl
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	d09b      	beq.n	800e5ec <_printf_i+0x164>
 800e6b4:	3501      	adds	r5, #1
 800e6b6:	68e3      	ldr	r3, [r4, #12]
 800e6b8:	9903      	ldr	r1, [sp, #12]
 800e6ba:	1a5b      	subs	r3, r3, r1
 800e6bc:	42ab      	cmp	r3, r5
 800e6be:	dcf2      	bgt.n	800e6a6 <_printf_i+0x21e>
 800e6c0:	e7eb      	b.n	800e69a <_printf_i+0x212>
 800e6c2:	2500      	movs	r5, #0
 800e6c4:	f104 0619 	add.w	r6, r4, #25
 800e6c8:	e7f5      	b.n	800e6b6 <_printf_i+0x22e>
 800e6ca:	bf00      	nop
 800e6cc:	0800e915 	.word	0x0800e915
 800e6d0:	0800e926 	.word	0x0800e926

0800e6d4 <memmove>:
 800e6d4:	4288      	cmp	r0, r1
 800e6d6:	b510      	push	{r4, lr}
 800e6d8:	eb01 0402 	add.w	r4, r1, r2
 800e6dc:	d902      	bls.n	800e6e4 <memmove+0x10>
 800e6de:	4284      	cmp	r4, r0
 800e6e0:	4623      	mov	r3, r4
 800e6e2:	d807      	bhi.n	800e6f4 <memmove+0x20>
 800e6e4:	1e43      	subs	r3, r0, #1
 800e6e6:	42a1      	cmp	r1, r4
 800e6e8:	d008      	beq.n	800e6fc <memmove+0x28>
 800e6ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6f2:	e7f8      	b.n	800e6e6 <memmove+0x12>
 800e6f4:	4402      	add	r2, r0
 800e6f6:	4601      	mov	r1, r0
 800e6f8:	428a      	cmp	r2, r1
 800e6fa:	d100      	bne.n	800e6fe <memmove+0x2a>
 800e6fc:	bd10      	pop	{r4, pc}
 800e6fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e702:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e706:	e7f7      	b.n	800e6f8 <memmove+0x24>

0800e708 <_realloc_r>:
 800e708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e70a:	4607      	mov	r7, r0
 800e70c:	4614      	mov	r4, r2
 800e70e:	460e      	mov	r6, r1
 800e710:	b921      	cbnz	r1, 800e71c <_realloc_r+0x14>
 800e712:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e716:	4611      	mov	r1, r2
 800e718:	f7ff bbec 	b.w	800def4 <_malloc_r>
 800e71c:	b922      	cbnz	r2, 800e728 <_realloc_r+0x20>
 800e71e:	f7ff fb99 	bl	800de54 <_free_r>
 800e722:	4625      	mov	r5, r4
 800e724:	4628      	mov	r0, r5
 800e726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e728:	f000 f814 	bl	800e754 <_malloc_usable_size_r>
 800e72c:	42a0      	cmp	r0, r4
 800e72e:	d20f      	bcs.n	800e750 <_realloc_r+0x48>
 800e730:	4621      	mov	r1, r4
 800e732:	4638      	mov	r0, r7
 800e734:	f7ff fbde 	bl	800def4 <_malloc_r>
 800e738:	4605      	mov	r5, r0
 800e73a:	2800      	cmp	r0, #0
 800e73c:	d0f2      	beq.n	800e724 <_realloc_r+0x1c>
 800e73e:	4631      	mov	r1, r6
 800e740:	4622      	mov	r2, r4
 800e742:	f7ff fb71 	bl	800de28 <memcpy>
 800e746:	4631      	mov	r1, r6
 800e748:	4638      	mov	r0, r7
 800e74a:	f7ff fb83 	bl	800de54 <_free_r>
 800e74e:	e7e9      	b.n	800e724 <_realloc_r+0x1c>
 800e750:	4635      	mov	r5, r6
 800e752:	e7e7      	b.n	800e724 <_realloc_r+0x1c>

0800e754 <_malloc_usable_size_r>:
 800e754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e758:	1f18      	subs	r0, r3, #4
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	bfbc      	itt	lt
 800e75e:	580b      	ldrlt	r3, [r1, r0]
 800e760:	18c0      	addlt	r0, r0, r3
 800e762:	4770      	bx	lr

0800e764 <_init>:
 800e764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e766:	bf00      	nop
 800e768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76a:	bc08      	pop	{r3}
 800e76c:	469e      	mov	lr, r3
 800e76e:	4770      	bx	lr

0800e770 <_fini>:
 800e770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e772:	bf00      	nop
 800e774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e776:	bc08      	pop	{r3}
 800e778:	469e      	mov	lr, r3
 800e77a:	4770      	bx	lr
