/*
* ***************************************************************************
* Copyright (C) 2016 Marvell International Ltd.
* ***************************************************************************
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of Marvell nor the names of its contributors may be used
* to endorse or promote products derived from this software without specific
* prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
* OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
***************************************************************************
*/

/dts-v1/;

#include "armada-70x0.dtsi" /* include SoC device tree */
#include "armada-70x0-dev-info.dtsi" /* include Marvell specific info (S@R, MPP cmd) */
#include <dt-bindings/multi-fdt/a8k/multi-fdt.h>

/ {
	model = "PCAC-ARMADA-70x0 (SPI-KR)";
	compatible = "marvell,armada-70x0-pcac", "marvell,armada-70x0";
	fdt_config_id = <A70X0_PCAC_KR>;
	board_id = <A8K_7040_PCAC>;

	ap-806 {
		internal-regs {
			spi0: spi@510600 {
				status = "disabled";
			};
			i2c0: i2c@511000 {
				status = "disabled";
			};
			pinctl: pinctl@6F4000 {
					/* MPP Bus:
						SDIO  [0-10]
						UART0 [11,19]
					*/
					  /* 0 1 2 3 4 5 6 7 8 9 */
				pin-func = < 1 1 1 1 1 1 1 1 1 1
					     1 3 0 0 0 0 0 0 0 3>;
			};
			mmc0: mmc@6E0000 {
				status = "okay";
			};
		};
	};
	cp110-master {
		internal-regs {
			spi0@700600 {
				status = "disabled";
			};
			spi1@700680 {
				status = "okay";
			};
			i2c@701000 {
				status = "okay";
			};
			i2c@211000 { /* MSS_i2c0 */
				status = "disabled";
			};
			i2c@211100 { /* MSS_i2c1 */
				status = "disabled";
			};
			usb3@500000 {
				status = "okay";
			};
			sata@540000 {
				status = "okay";
			};
			mmc@780000 {
				status = "disabled";
			};
			pcie-controller {
				pcie@0,0 {
					endpoint;
					status = "okay";
				};
			};
			nand@720000 {
				status = "disabled";
			};

			pinctl@440000 {
					/* MPP Bus:
					   RGMII0[0-12]
					   SPI	 [13-16]
					   SATA1 [28]
					   UART0 [29-30]
					   PCI_RST [31]
					   SMI	 [32,34]
					   XSMI  [35-36]
					   I2C	 [37-38]
					   UART1 [40-41]
					   UART2 [50-51]
					*/
					/*   0	 1   2	 3   4	 5   6	 7   8	 9 */
				pin-func = < 3	 3   3	 3   3	 3   3	 3   3	 3
					     3	 3   0	 3   3	 3   3	 0   0	 0
					     0	 0   0	 0   0	 0   0	 0   9	 0xA
					     0xA 6   7	 0   7	 0   0	 2   2	 0
					     0	 0   0	 0   0	 0   0	 7   0	 7
					     6	 6   0	 0   0	 0   0	 0   0	 0
					     0	 0   0>;
			};

			comphy {
				/* Serdes Configuration:
					Lane 0-3: PEX0x4
					Lane 4:   10G-KR
					Lane 5:   SATA0
				*/
				phy0 {
					phy-type = <PHY_TYPE_PEX0>;
					endpoint;
				};
				phy1 {
					phy-type = <PHY_TYPE_PEX0>;
					endpoint;
				};
				phy2 {
					phy-type = <PHY_TYPE_PEX0>;
					endpoint;
				};
				phy3 {
					phy-type = <PHY_TYPE_PEX0>;
					endpoint;
				};
				phy4 {
					phy-type = <PHY_TYPE_KR>;
				};
				phy5 {
					phy-type = <PHY_TYPE_SATA1>;
				};
			};
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy3: ethernet-phy@3 {
					reg = <1>;
				};
			};
			gop {
				mac0 {
					phy-mode = "kr"; /* lane-4 */
				};
				mac2 {
					phy-mode = "rgmii"; /* rgmii-0 */
					phy = <&phy3>;
				};
			};
			ppv22@000000 {
				eth0@010000 {
					status = "okay";
				};
				eth1@020000 {
					status = "okay";
				};
			};
		};
	};
};
