KEY LIBERO "2023.1"
KEY CAPTURE "2023.1.0.6"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "D:\Programas\Microchip\fpga-hls-libraries\vision\demo_designs\PF_Video_kit\libero\vision_pipeline"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "temp::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
CORERXIODBITALIGN_LIB
ENDLIST
LIST LIBRARY_CORERXIODBITALIGN_LIB
ALIAS=CORERXIODBITALIGN_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919900"
SIZE="3195"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v,hdl"
STATE="utd"
TIME="1686919900"
SIZE="49788"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v,hdl"
STATE="utd"
TIME="1686919900"
SIZE="13753"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="9662"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="39252"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="4932"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="5630"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="25516"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="92550"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="36299"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="1138"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="870"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3672"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="4057"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="4062"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="44370"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="4865"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3670"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3623"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3630"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3709"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3703"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="13542"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.2.107\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1686919925"
SIZE="485"
PARENT="<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1.cxf"
PARENT="<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2.cxf"
PARENT="<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.104\CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919896"
SIZE="490"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.cxf"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.cxf"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.220\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1686919929"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_C2\PF_CCC_C2.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CLK_DIV_DELAY\1.1.101\PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1686919904"
SIZE="253"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.218\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1686919906"
SIZE="243"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1686919906"
SIZE="364"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TX_PLL\2.0.302\PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1686920003"
SIZE="246"
PARENT="<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR\2.1.101\PF_XCVR.cxf,actgen_cxf"
STATE="utd"
TIME="1686920010"
SIZE="244"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR_REF_CLK\1.0.103\PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1686920012"
SIZE="252"
PARENT="<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\HDMI_TX.cxf,actgen_cxf"
STATE="utd"
TIME="1686920000"
SIZE="776"
PARENT="<project>\component\work\HDMI_TX_C0\HDMI_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd,hdl"
STATE="utd"
TIME="1686920000"
SIZE="1933"
PARENT="<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\HDMI_TX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\tmds_encoder.vhd,hdl"
STATE="utd"
TIME="1686920000"
SIZE="2499"
PARENT="<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\HDMI_TX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\stimulus\HDMI_TX_TB.vhd,tb_hdl"
STATE="utd"
TIME="1686920000"
SIZE="9026"
PARENT="<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\HDMI_TX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf,actgen_cxf"
STATE="utd"
TIME="1686919931"
SIZE="983"
PARENT="<project>\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\byte2pixel_conversion.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="30053"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfifo.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="5700"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfiforam.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="986"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\embsync_detect.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="59505"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipicsi2rxdecoderPF.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="8753"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipi_csi2_rxdecoder.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="28787"
PARENT="<project>\component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\mipicsi2rxdecoderPF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1686919924"
SIZE="6315"
ENDFILE
VALUE "<project>\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v,hdl"
STATE="utd"
TIME="1686919924"
SIZE="18188"
PARENT="<project>\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1686919892"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1.v,hdl"
STATE="utd"
TIME="1686919891"
SIZE="3417"
PARENT="<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1686919891"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1686919891"
SIZE="2667"
PARENT="<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1686919891"
SIZE="5491"
PARENT="<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1686919925"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2.v,hdl"
STATE="utd"
TIME="1686919924"
SIZE="3417"
PARENT="<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1686919924"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1686919924"
SIZE="2667"
PARENT="<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1686919924"
SIZE="5491"
PARENT="<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1686919926"
SIZE="3376"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3.v,hdl"
STATE="utd"
TIME="1686919925"
SIZE="3417"
PARENT="<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1686919925"
SIZE="871"
PARENT="<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3.cxf"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1686919925"
SIZE="2667"
PARENT="<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1686919925"
SIZE="5491"
PARENT="<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686919893"
SIZE="5210"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v,hdl"
STATE="utd"
TIME="1686919892"
SIZE="6143"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919892"
SIZE="5029"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1686919892"
SIZE="58566"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1686919892"
SIZE="6708"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3519"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="4302"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="9419"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="5945"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="13355"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="49788"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3693"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3699"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="13753"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="4034"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3615"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="877"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="58790"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="1128"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="859"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3706"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="4403"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="4588"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="8649"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="9983"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="55002"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="4835"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3613"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919892"
SIZE="3646"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1686919894"
SIZE="5210"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v,hdl"
STATE="utd"
TIME="1686919894"
SIZE="6143"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919894"
SIZE="5029"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1686919894"
SIZE="58566"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1686919894"
SIZE="6708"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="3519"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="4302"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="9419"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="5945"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="13355"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="49788"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="3693"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3699"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="13753"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="4034"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="3615"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="877"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="58790"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="1128"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="859"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="3706"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="4403"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="4588"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
STATE="utd"
TIME="1686919893"
SIZE="8649"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="9983"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="55002"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4835"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3613"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3646"
PARENT="<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1686919895"
SIZE="5210"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.v,hdl"
STATE="utd"
TIME="1686919895"
SIZE="6143"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919894"
SIZE="5029"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1686919894"
SIZE="58566"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1686919894"
SIZE="6708"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3519"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4302"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="9419"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="5945"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="13355"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="49788"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3693"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3699"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="13753"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4034"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3615"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="877"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="58790"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="1128"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="859"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3706"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4403"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4588"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="8649"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="9983"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="55002"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="4835"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3613"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919894"
SIZE="3646"
PARENT="<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.cxf,actgen_cxf"
STATE="utd"
TIME="1686919896"
SIZE="5210"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.v,hdl"
STATE="utd"
TIME="1686919896"
SIZE="6143"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919896"
SIZE="5029"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1686919896"
SIZE="58566"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1686919896"
SIZE="6708"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="3519"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="4302"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="9419"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="5945"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="13355"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="49788"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="3693"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="3699"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="13753"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="4034"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="3615"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="877"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="58790"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="1128"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="859"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="3706"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="4403"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919895"
SIZE="4588"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="8649"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="9983"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="55002"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="4835"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="3613"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1686919896"
SIZE="3646"
PARENT="<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HDMI_2p0\HDMI_2p0.cxf,actgen_cxf"
STATE="utd"
TIME="1686920026"
SIZE="7288"
ENDFILE
VALUE "<project>\component\work\HDMI_2p0\HDMI_2p0.v,hdl"
STATE="utd"
TIME="1686920026"
SIZE="12094"
PARENT="<project>\component\work\HDMI_2p0\HDMI_2p0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\HDMI_TX_C0\HDMI_TX_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686920001"
SIZE="3487"
ENDFILE
VALUE "<project>\component\work\HDMI_TX_C0\HDMI_TX_C0.vhd,hdl"
STATE="utd"
TIME="1686920000"
SIZE="4810"
PARENT="<project>\component\work\HDMI_TX_C0\HDMI_TX_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1686919949"
SIZE="6592"
ENDFILE
VALUE "<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v,hdl"
STATE="utd"
TIME="1686919949"
SIZE="17490"
PARENT="<project>\component\work\IMX334_IF_TOP\IMX334_IF_TOP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686919931"
SIZE="5710"
ENDFILE
VALUE "<project>\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v,hdl"
STATE="utd"
TIME="1686919931"
SIZE="7922"
PARENT="<project>\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C2\PF_CCC_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1686919930"
SIZE="18195"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C2\PF_CCC_C2.v,hdl"
STATE="utd"
TIME="1686919929"
SIZE="10174"
PARENT="<project>\component\work\PF_CCC_C2\PF_CCC_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1686919929"
SIZE="479"
PARENT="<project>\component\work\PF_CCC_C2\PF_CCC_C2.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1686919929"
SIZE="3826"
PARENT="<project>\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1686919903"
SIZE="529"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1686919903"
SIZE="1138"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1686919904"
SIZE="531"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1686919904"
SIZE="870"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1686919905"
SIZE="517"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1686919905"
SIZE="3717"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686919907"
SIZE="8871"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v,hdl"
STATE="utd"
TIME="1686919907"
SIZE="58504"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1686919906"
SIZE="497"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v,hdl"
STATE="utd"
TIME="1686919906"
SIZE="16868"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1686919906"
SIZE="635"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1686919906"
SIZE="4609"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1686919906"
SIZE="3703"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.cxf,actgen_cxf"
STATE="utd"
TIME="1686919901"
SIZE="6884"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v,hdl"
STATE="utd"
TIME="1686919900"
SIZE="9480"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1686919900"
SIZE="5047"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
STATE="utd"
TIME="1686919900"
SIZE="9459"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="11772"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="14757"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="4031"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="3556"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
STATE="utd"
TIME="1686919900"
SIZE="830"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686920004"
SIZE="5088"
ENDFILE
VALUE "<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.v,hdl"
STATE="utd"
TIME="1686920003"
SIZE="4581"
PARENT="<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0_0\PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1686920003"
SIZE="497"
PARENT="<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0_0\PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v,hdl"
STATE="utd"
TIME="1686920003"
SIZE="2145"
PARENT="<project>\component\work\PF_TX_PLL_C0\PF_TX_PLL_C0_0\PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf,actgen_cxf"
STATE="utd"
TIME="1686920010"
SIZE="788"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v,hdl"
STATE="utd"
TIME="1686920010"
SIZE="116112"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
STATE="utd"
TIME="1686920010"
SIZE="116112"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686920011"
SIZE="24821"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v,hdl"
STATE="utd"
TIME="1686920010"
SIZE="25213"
PARENT="<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1686920012"
SIZE="2810"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v,hdl"
STATE="utd"
TIME="1686920012"
SIZE="2937"
PARENT="<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1686920012"
SIZE="533"
PARENT="<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v,hdl"
STATE="utd"
TIME="1686920012"
SIZE="920"
PARENT="<project>\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\temp\temp.cxf,actgen_cxf"
STATE="utd"
TIME="1686920052"
SIZE="620"
ENDFILE
VALUE "<project>\hdl\axis_to_vga_converter.v,hdl"
STATE="utd"
TIME="1686919976"
SIZE="29830"
ENDFILE
VALUE "<project>\hdl\camera_to_axis_converter.v,hdl"
STATE="utd"
TIME="1686919889"
SIZE="34424"
ENDFILE
VALUE "<project>\hdl\ddr_access_wrapper.v,hdl"
STATE="utd"
TIME="1686919872"
SIZE="3857"
ENDFILE
VALUE "<project>\hdl\VGA_Controller_SHLS.vhd,hdl"
STATE="utd"
TIME="1686919977"
SIZE="59244"
ENDFILE
VALUE "D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v,hdl"
STATE="utd"
TIME="1686919263"
SIZE="92303"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF::work"
FILE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "hdmi_tx::work"
FILE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\stimulus\HDMI_TX_TB.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN::work"
FILE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
ENDLIST
LIST "PF_XCVR_ERM_C0::work"
FILE "<project>\component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
ENDLIST
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB"
FILE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB"
FILE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB"
FILE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB"
FILE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
LIST CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF
VALUE "<project>\component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST hdmi_tx
VALUE "<project>\component\Microsemi\SolutionCore\HDMI_TX\1.0.2\stimulus\HDMI_TX_TB.vhd,tb_hdl"
ENDLIST
LIST PF_XCVR_ERM_C0
VALUE "<project>\component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR_sim.v,hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=D:/Programas/Microchip/Libero_SoC_2023.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="D:\Programas\Microchip\Libero_SoC_2023.1\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="D:\Programas\Microchip\Libero_SoC_2023.1\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="D:\Programas\Microchip\Libero_SoC_2023.1\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;IMX334_IF_TOP;0
StartPage;StartPage;0
SmartDesign;temp;0
ACTIVEVIEW;IMX334_IF_TOP
ENDLIST
LIST ModuleSubBlockList
LIST "AXIS_VGA_fwft_fifo_lutram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_lutram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_lutram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "CAM_IOD_TIP_TOP::work","component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C1::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C1::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C2::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C3::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v","TRUE","FALSE"
ENDLIST
LIST "cdcfifo::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfifo.v","FALSE","FALSE"
SUBBLOCK "cdcfiforam::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfiforam.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C1::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C2::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C3::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C1::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C2::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C3::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "DDR_Access_wrapper_top::work","hdl\ddr_access_wrapper.v","FALSE","FALSE"
SUBBLOCK "DDR_Read_wrapper_top::work","","FALSE","FALSE"
SUBBLOCK "DDR_Write_wrapper_top::work","","FALSE","FALSE"
ENDLIST
LIST "DDR_Read_wrapper_top::work","","FALSE","FALSE"
ENDLIST
LIST "DDR_Write_wrapper_top::work","","FALSE","FALSE"
ENDLIST
LIST "axis_async_fifo::work","hdl\camera_to_axis_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_Debubble::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_To_VGA_Converter::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_Debubble::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "VGA_Controller_SHLS::work","hdl\VGA_Controller_SHLS.vhd","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_fwft_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo_lutram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo_bram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_fwft_fifo_bram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_simple_ram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_simple_ram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "byte2pixel_conversion::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\byte2pixel_conversion.v","FALSE","FALSE"
SUBBLOCK "cdcfifo::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfifo.v","FALSE","FALSE"
ENDLIST
LIST "Camera_To_AXIS_Converter::work","hdl\camera_to_axis_converter.v","FALSE","FALSE"
SUBBLOCK "axis_async_fifo::work","hdl\camera_to_axis_converter.v","FALSE","FALSE"
ENDLIST
LIST "cdcfifo::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfifo.v","FALSE","FALSE"
SUBBLOCK "cdcfiforam::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfiforam.v","FALSE","FALSE"
ENDLIST
LIST "cdcfiforam::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfiforam.v","FALSE","FALSE"
ENDLIST
LIST "embsync_detect::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\embsync_detect.v","FALSE","FALSE"
SUBBLOCK "cdcfifo::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfifo.v","FALSE","FALSE"
ENDLIST
LIST "hdmi_tx::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd","FALSE","FALSE"
SUBBLOCK "tmds_encoder::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\tmds_encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_legup_mult::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult_pipelined::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult_core::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_legup_mult_pipelined::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "mipi_csi2_rxdecoder::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipi_csi2_rxdecoder.v","FALSE","FALSE"
SUBBLOCK "byte2pixel_conversion::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\byte2pixel_conversion.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "VGA_Controller_SHLS::work","hdl\VGA_Controller_SHLS.vhd","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_fwft_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo_lutram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_fwft_fifo_bram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_fwft_fifo_bram::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
SUBBLOCK "AXIS_VGA_simple_ram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "AXIS_VGA_simple_ram_dual_port_fifo::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "cdcfiforam::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\cdcfiforam.v","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_legup_mult::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult_pipelined::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult_core::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_legup_mult_pipelined::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "HDMI_2p0::work","component\work\HDMI_2p0\HDMI_2p0.v","TRUE","FALSE"
SUBBLOCK "HDMI_TX_C0::work","component\work\HDMI_TX_C0\HDMI_TX_C0.vhd","TRUE","FALSE"
SUBBLOCK "PF_TX_PLL_C0::work","component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.v","TRUE","FALSE"
SUBBLOCK "PF_XCVR_ERM_C0::work","component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_XCVR_REF_CLK_C0::work","component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v","TRUE","FALSE"
SUBBLOCK "AXIS_To_VGA_Converter::work","hdl\axis_to_vga_converter.v","FALSE","FALSE"
ENDLIST
LIST "HDMI_TX_C0::work","component\work\HDMI_TX_C0\HDMI_TX_C0.vhd","TRUE","FALSE"
SUBBLOCK "hdmi_tx::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_hlsImgEnhance::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_legup_mult::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_legup_mult_core::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "hlsImgEnhance_top::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
SUBBLOCK "hlsImgEnhance_hlsImgEnhance::work","D:\Programas\Microchip\fpga-hls-libraries\vision\examples\img_enhancer\hls_output\rtl\img_enhancer_hlsImgEnhance.v","FALSE","FALSE"
ENDLIST
LIST "IMX334_IF_TOP::work","component\work\IMX334_IF_TOP\IMX334_IF_TOP.v","TRUE","FALSE"
SUBBLOCK "CAM_IOD_TIP_TOP::work","component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C1::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C2::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2.v","TRUE","FALSE"
SUBBLOCK "CORERESET_PF_C3::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C2::work","component\work\PF_CCC_C2\PF_CCC_C2.v","TRUE","FALSE"
SUBBLOCK "Camera_To_AXIS_Converter::work","hdl\camera_to_axis_converter.v","FALSE","FALSE"
SUBBLOCK "mipicsi2rxdecoderPF_C0::work","component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v","TRUE","FALSE"
ENDLIST
LIST "mipicsi2rxdecoderPF::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipicsi2rxdecoderPF.v","FALSE","FALSE"
SUBBLOCK "embsync_detect::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\embsync_detect.v","FALSE","FALSE"
SUBBLOCK "mipi_csi2_rxdecoder::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipi_csi2_rxdecoder.v","FALSE","FALSE"
ENDLIST
LIST "mipicsi2rxdecoderPF_C0::work","component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v","TRUE","FALSE"
SUBBLOCK "mipicsi2rxdecoderPF::work","component\Microsemi\SolutionCore\mipicsi2rxdecoderPF\2.2.5\Obfuscated\mipicsi2rxdecoderPF.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C2::work","component\work\PF_CCC_C2\PF_CCC_C2.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C2_PF_CCC_C2_0_PF_CCC::work","component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C2_PF_CCC_C2_0_PF_CCC::work","component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_TR::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v","TRUE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_TR::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_TX_PLL_C0::work","component\work\PF_TX_PLL_C0\PF_TX_PLL_C0.v","TRUE","FALSE"
SUBBLOCK "PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL::work","component\work\PF_TX_PLL_C0\PF_TX_PLL_C0_0\PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL::work","component\work\PF_TX_PLL_C0\PF_TX_PLL_C0_0\PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_ERM_C0::work","component\work\PF_XCVR_ERM_C0\PF_XCVR_ERM_C0.v","TRUE","FALSE"
SUBBLOCK "PF_XCVR_ERM_C0_I_XCVR_PF_XCVR::work","component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_ERM_C0_I_XCVR_PF_XCVR::work","component\work\PF_XCVR_ERM_C0\I_XCVR\PF_XCVR_ERM_C0_I_XCVR_PF_XCVR.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_REF_CLK_C0::work","component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v","TRUE","FALSE"
SUBBLOCK "PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK::work","component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
ENDLIST
LIST "PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK::work","component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "temp::work","component\work\temp\temp.cxf","TRUE","FALSE"
ENDLIST
LIST "tmds_encoder::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\tmds_encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "PF_CCC_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v","FALSE","TRUE"
SUBBLOCK "PF_DRI_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v","FALSE","TRUE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_TB::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v","FALSE","TRUE"
SUBBLOCK "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF::work","component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF::work","component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CORERESET_PF_C3_CORERESET_PF_C3_0_CORERESET_PF::work","component\work\CORERESET_PF_C3\CORERESET_PF_C3_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "hdmi_tx::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd","FALSE","FALSE"
SUBBLOCK "tmds_encoder::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\tmds_encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "HDMI_TX_TB::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\stimulus\HDMI_TX_TB.vhd","FALSE","TRUE"
SUBBLOCK "hdmi_tx::work","component\Microsemi\SolutionCore\HDMI_TX\1.0.2\obfuscate\HDMI_TX.vhd","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v","FALSE","TRUE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "PF_DRI_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v","FALSE","TRUE"
SUBBLOCK "PF_DRI_C0_PF_DRI_C0_0_PF_DRI::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v","FALSE","TRUE"
ENDLIST
LIST "PF_DRI_C0_PF_DRI_C0_0_PF_DRI::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_COREBCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_COREBCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C2_CORERXIODBITALIGN_C2_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C2\CORERXIODBITALIGN_C2_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C3_CORERXIODBITALIGN_C3_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C3\CORERXIODBITALIGN_C3_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
