{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479368673062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479368673063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 02:44:32 2016 " "Processing started: Thu Nov 17 02:44:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479368673063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479368673063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479368673063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479368673347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_register " "Found entity 1: lab4_register" {  } { { "lab4_register.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479368673503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479368673503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_fetch " "Found entity 1: lab4_fetch" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479368673506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479368673506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu " "Found entity 1: lab4_cpu" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479368673510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479368673510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_controller " "Found entity 1: lab4_controller" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479368673513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479368673513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_alu " "Found entity 1: lab4_alu" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479368673516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479368673516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we lab4_cpu.v(35) " "Verilog HDL Implicit Net warning at lab4_cpu.v(35): created implicit net for \"we\"" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479368673516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_cpu " "Elaborating entity \"lab4_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479368673741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 lab4_cpu.v(80) " "Verilog HDL assignment warning at lab4_cpu.v(80): truncated value with size 64 to match size of target (32)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgstr_wa_in lab4_cpu.v(78) " "Verilog HDL Always Construct warning at lab4_cpu.v(78): inferring latch(es) for variable \"rgstr_wa_in\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgstr_wd_in lab4_cpu.v(78) " "Verilog HDL Always Construct warning at lab4_cpu.v(78): inferring latch(es) for variable \"rgstr_wd_in\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1out lab4_cpu.v(4) " "Output port \"d1out\" at lab4_cpu.v(4) has no driver" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2out lab4_cpu.v(5) " "Output port \"d2out\" at lab4_cpu.v(5) has no driver" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[0\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[0\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[1\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[1\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[2\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[2\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673744 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[3\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[3\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[4\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[4\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[5\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[5\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[6\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[6\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[7\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[7\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[8\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[8\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[9\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[9\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[10\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[10\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[11\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[11\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[12\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[12\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[13\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[13\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[14\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[14\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[15\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[15\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[16\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[16\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[17\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[17\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[18\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[18\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[19\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[19\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[20\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[20\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[21\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[21\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[22\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[22\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[23\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[23\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[24\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[24\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[25\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[25\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[26\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[26\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[27\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[27\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[28\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[28\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[29\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[29\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[30\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[30\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wd_in\[31\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wd_in\[31\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wa_in\[0\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wa_in\[0\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wa_in\[1\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wa_in\[1\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wa_in\[2\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wa_in\[2\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wa_in\[3\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wa_in\[3\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgstr_wa_in\[4\] lab4_cpu.v(78) " "Inferred latch for \"rgstr_wa_in\[4\]\" at lab4_cpu.v(78)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673745 "|lab4_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_fetch lab4_fetch:ftch " "Elaborating entity \"lab4_fetch\" for hierarchy \"lab4_fetch:ftch\"" {  } { { "lab4_cpu.v" "ftch" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479368673747 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 1023 lab4_fetch.v(10) " "Verilog HDL warning at lab4_fetch.v(10): number of words (20) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1479368673747 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab4_fetch.v(15) " "Verilog HDL assignment warning at lab4_fetch.v(15): truncated value with size 32 to match size of target (10)" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479368673748 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 lab4_fetch.v(7) " "Net \"RAM.data_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479368673748 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 lab4_fetch.v(7) " "Net \"RAM.waddr_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479368673748 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 lab4_fetch.v(7) " "Net \"RAM.we_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479368673748 "|lab4_cpu|lab4_fetch:ftch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_register lab4_register:rgstr " "Elaborating entity \"lab4_register\" for hierarchy \"lab4_register:rgstr\"" {  } { { "lab4_cpu.v" "rgstr" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479368673749 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rgstr lab4_register.v(13) " "Verilog HDL warning at lab4_register.v(13): initial value for variable rgstr should be constant" {  } { { "lab4_register.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1479368673759 "|lab4_cpu|lab4_register:rgstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_controller lab4_controller:ctrl " "Elaborating entity \"lab4_controller\" for hierarchy \"lab4_controller:ctrl\"" {  } { { "lab4_cpu.v" "ctrl" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479368673760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op lab4_controller.v(16) " "Verilog HDL Always Construct warning at lab4_controller.v(16): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1479368673761 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[0\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673761 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[1\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673761 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[2\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673761 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[3\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479368673761 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_alu lab4_alu:alu " "Elaborating entity \"lab4_alu\" for hierarchy \"lab4_alu:alu\"" {  } { { "lab4_cpu.v" "alu" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479368673761 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "lab4_alu.v(52) " "Verilog HDL Casex/Casez warning at lab4_alu.v(52): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 52 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 -1 1479368673763 "|lab4_cpu|lab4_alu:alu"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[0\] GND " "Pin \"d1out\[0\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[1\] GND " "Pin \"d1out\[1\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[2\] GND " "Pin \"d1out\[2\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[3\] GND " "Pin \"d1out\[3\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[4\] GND " "Pin \"d1out\[4\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[5\] GND " "Pin \"d1out\[5\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[6\] GND " "Pin \"d1out\[6\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[7\] GND " "Pin \"d1out\[7\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[8\] GND " "Pin \"d1out\[8\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[9\] GND " "Pin \"d1out\[9\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[10\] GND " "Pin \"d1out\[10\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[11\] GND " "Pin \"d1out\[11\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[12\] GND " "Pin \"d1out\[12\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[13\] GND " "Pin \"d1out\[13\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[14\] GND " "Pin \"d1out\[14\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[15\] GND " "Pin \"d1out\[15\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[16\] GND " "Pin \"d1out\[16\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[17\] GND " "Pin \"d1out\[17\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[18\] GND " "Pin \"d1out\[18\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[19\] GND " "Pin \"d1out\[19\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[20\] GND " "Pin \"d1out\[20\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[21\] GND " "Pin \"d1out\[21\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[22\] GND " "Pin \"d1out\[22\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[23\] GND " "Pin \"d1out\[23\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[24\] GND " "Pin \"d1out\[24\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[25\] GND " "Pin \"d1out\[25\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[26\] GND " "Pin \"d1out\[26\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[27\] GND " "Pin \"d1out\[27\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[28\] GND " "Pin \"d1out\[28\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[29\] GND " "Pin \"d1out\[29\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[30\] GND " "Pin \"d1out\[30\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1out\[31\] GND " "Pin \"d1out\[31\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d1out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[0\] GND " "Pin \"d2out\[0\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[1\] GND " "Pin \"d2out\[1\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[2\] GND " "Pin \"d2out\[2\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[3\] GND " "Pin \"d2out\[3\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[4\] GND " "Pin \"d2out\[4\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[5\] GND " "Pin \"d2out\[5\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[6\] GND " "Pin \"d2out\[6\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[7\] GND " "Pin \"d2out\[7\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[8\] GND " "Pin \"d2out\[8\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[9\] GND " "Pin \"d2out\[9\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[10\] GND " "Pin \"d2out\[10\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[11\] GND " "Pin \"d2out\[11\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[12\] GND " "Pin \"d2out\[12\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[13\] GND " "Pin \"d2out\[13\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[14\] GND " "Pin \"d2out\[14\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[15\] GND " "Pin \"d2out\[15\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[16\] GND " "Pin \"d2out\[16\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[17\] GND " "Pin \"d2out\[17\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[18\] GND " "Pin \"d2out\[18\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[19\] GND " "Pin \"d2out\[19\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[20\] GND " "Pin \"d2out\[20\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[21\] GND " "Pin \"d2out\[21\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[22\] GND " "Pin \"d2out\[22\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[23\] GND " "Pin \"d2out\[23\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[24\] GND " "Pin \"d2out\[24\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[25\] GND " "Pin \"d2out\[25\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[26\] GND " "Pin \"d2out\[26\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[27\] GND " "Pin \"d2out\[27\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[28\] GND " "Pin \"d2out\[28\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[29\] GND " "Pin \"d2out\[29\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[30\] GND " "Pin \"d2out\[30\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[31\] GND " "Pin \"d2out\[31\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479368674114 "|lab4_cpu|d2out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479368674114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479368674285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479368674285 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479368674336 "|lab4_cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479368674336 "|lab4_cpu|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479368674336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479368674336 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479368674336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479368674336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479368674352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 02:44:34 2016 " "Processing ended: Thu Nov 17 02:44:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479368674352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479368674352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479368674352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479368674352 ""}
