
autoradio_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  0800bea8  0800bea8  0000cea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c26c  0800c26c  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c26c  0800c26c  0000d26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c274  0800c274  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c274  0800c274  0000d274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c278  0800c278  0000d278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800c27c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c0b8  20000088  0800c304  0000e088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c140  0800c304  0000e140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f801  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f25  00000000  00000000  0002d8b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  000327e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001329  00000000  00000000  000340d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba7f  00000000  00000000  00035401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021615  00000000  00000000  00060e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fafbe  00000000  00000000  00082495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017d453  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ee0  00000000  00000000  0017d498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00184378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be90 	.word	0x0800be90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800be90 	.word	0x0800be90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <RC_filter_init>:

#include "RCFilter.h"


void RC_filter_init(h_RC_filter_t * h_RC_filter, uint16_t cutoff_frequency, uint16_t sampling_frequency)
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
 80005a8:	4613      	mov	r3, r2
 80005aa:	803b      	strh	r3, [r7, #0]
    uint32_t b_value = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]

    if (cutoff_frequency > 0) {
 80005b0:	887b      	ldrh	r3, [r7, #2]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d014      	beq.n	80005e0 <RC_filter_init+0x44>
        b_value = (uint32_t)(sampling_frequency) / (2 * 3.14f * cutoff_frequency);
 80005b6:	883b      	ldrh	r3, [r7, #0]
 80005b8:	ee07 3a90 	vmov	s15, r3
 80005bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80005c0:	887b      	ldrh	r3, [r7, #2]
 80005c2:	ee07 3a90 	vmov	s15, r3
 80005c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005ca:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800061c <RC_filter_init+0x80>
 80005ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80005d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005da:	ee17 3a90 	vmov	r3, s15
 80005de:	60fb      	str	r3, [r7, #12]
    }

    h_RC_filter->coeff_A = 1;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2201      	movs	r2, #1
 80005e4:	601a      	str	r2, [r3, #0]
    h_RC_filter->coeff_B = b_value;
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	ee07 3a90 	vmov	s15, r3
 80005ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	edc3 7a01 	vstr	s15, [r3, #4]
    h_RC_filter->coeff_D = 1 + b_value;
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	3301      	adds	r3, #1
 80005fa:	ee07 3a90 	vmov	s15, r3
 80005fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	edc3 7a02 	vstr	s15, [r3, #8]

    h_RC_filter->out_prev = 0;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f04f 0200 	mov.w	r2, #0
 800060e:	60da      	str	r2, [r3, #12]
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	40c8f5c3 	.word	0x40c8f5c3

08000620 <Lire_CHIP_ID>:
#include "chip_id.h"
#include <stdio.h>
#include "i2c.h"

uint8_t Lire_CHIP_ID(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af04      	add	r7, sp, #16
    uint8_t valeur_CHIP_ID = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;

    ret = HAL_I2C_Mem_Read(&hi2c2,
 800062a:	f04f 33ff 	mov.w	r3, #4294967295
 800062e:	9302      	str	r3, [sp, #8]
 8000630:	2301      	movs	r3, #1
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	1dbb      	adds	r3, r7, #6
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2302      	movs	r3, #2
 800063a:	2200      	movs	r2, #0
 800063c:	2114      	movs	r1, #20
 800063e:	480b      	ldr	r0, [pc, #44]	@ (800066c <Lire_CHIP_ID+0x4c>)
 8000640:	f002 f84c 	bl	80026dc <HAL_I2C_Mem_Read>
 8000644:	4603      	mov	r3, r0
 8000646:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_16BIT,
                           &valeur_CHIP_ID,
                           1,
                           HAL_MAX_DELAY);

    if (ret == HAL_OK) {
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d105      	bne.n	800065a <Lire_CHIP_ID+0x3a>
        printf("Valeur du registre CHIP ID : 0x%02X\r\n", valeur_CHIP_ID);
 800064e:	79bb      	ldrb	r3, [r7, #6]
 8000650:	4619      	mov	r1, r3
 8000652:	4807      	ldr	r0, [pc, #28]	@ (8000670 <Lire_CHIP_ID+0x50>)
 8000654:	f00a fbb6 	bl	800adc4 <iprintf>
 8000658:	e002      	b.n	8000660 <Lire_CHIP_ID+0x40>
    } else {
        printf("Erreur de lecture I2C\r\n");
 800065a:	4806      	ldr	r0, [pc, #24]	@ (8000674 <Lire_CHIP_ID+0x54>)
 800065c:	f00a fc1a 	bl	800ae94 <puts>
    }

    return valeur_CHIP_ID;
 8000660:	79bb      	ldrb	r3, [r7, #6]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3708      	adds	r7, #8
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000348 	.word	0x20000348
 8000670:	0800bea8 	.word	0x0800bea8
 8000674:	0800bed0 	.word	0x0800bed0

08000678 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800067e:	4b10      	ldr	r3, [pc, #64]	@ (80006c0 <MX_DMA_Init+0x48>)
 8000680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000682:	4a0f      	ldr	r2, [pc, #60]	@ (80006c0 <MX_DMA_Init+0x48>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	6493      	str	r3, [r2, #72]	@ 0x48
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <MX_DMA_Init+0x48>)
 800068c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	2105      	movs	r1, #5
 800069a:	2010      	movs	r0, #16
 800069c:	f001 fb13 	bl	8001cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80006a0:	2010      	movs	r0, #16
 80006a2:	f001 fb2c 	bl	8001cfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2105      	movs	r1, #5
 80006aa:	2011      	movs	r0, #17
 80006ac:	f001 fb0b 	bl	8001cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80006b0:	2011      	movs	r0, #17
 80006b2:	f001 fb24 	bl	8001cfe <HAL_NVIC_EnableIRQ>

}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000

080006c4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	4a07      	ldr	r2, [pc, #28]	@ (80006f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80006d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	4a06      	ldr	r2, [pc, #24]	@ (80006f4 <vApplicationGetIdleTaskMemory+0x30>)
 80006da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2280      	movs	r2, #128	@ 0x80
 80006e0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006e2:	bf00      	nop
 80006e4:	3714      	adds	r7, #20
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	200000a8 	.word	0x200000a8
 80006f4:	20000148 	.word	0x20000148

080006f8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006f8:	b5b0      	push	{r4, r5, r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <MX_FREERTOS_Init+0x30>)
 8000700:	1d3c      	adds	r4, r7, #4
 8000702:	461d      	mov	r5, r3
 8000704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000708:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800070c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2100      	movs	r1, #0
 8000714:	4618      	mov	r0, r3
 8000716:	f007 fec8 	bl	80084aa <osThreadCreate>
 800071a:	4603      	mov	r3, r0
 800071c:	4a03      	ldr	r2, [pc, #12]	@ (800072c <MX_FREERTOS_Init+0x34>)
 800071e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bdb0      	pop	{r4, r5, r7, pc}
 8000728:	0800bef4 	.word	0x0800bef4
 800072c:	200000a4 	.word	0x200000a4

08000730 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000738:	2001      	movs	r0, #1
 800073a:	f007 ff02 	bl	8008542 <osDelay>
 800073e:	e7fb      	b.n	8000738 <StartDefaultTask+0x8>

08000740 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	4b35      	ldr	r3, [pc, #212]	@ (800082c <MX_GPIO_Init+0xec>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	4a34      	ldr	r2, [pc, #208]	@ (800082c <MX_GPIO_Init+0xec>)
 800075c:	f043 0304 	orr.w	r3, r3, #4
 8000760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000762:	4b32      	ldr	r3, [pc, #200]	@ (800082c <MX_GPIO_Init+0xec>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	f003 0304 	and.w	r3, r3, #4
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076e:	4b2f      	ldr	r3, [pc, #188]	@ (800082c <MX_GPIO_Init+0xec>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	4a2e      	ldr	r2, [pc, #184]	@ (800082c <MX_GPIO_Init+0xec>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077a:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <MX_GPIO_Init+0xec>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b29      	ldr	r3, [pc, #164]	@ (800082c <MX_GPIO_Init+0xec>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078a:	4a28      	ldr	r2, [pc, #160]	@ (800082c <MX_GPIO_Init+0xec>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000792:	4b26      	ldr	r3, [pc, #152]	@ (800082c <MX_GPIO_Init+0xec>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b23      	ldr	r3, [pc, #140]	@ (800082c <MX_GPIO_Init+0xec>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a2:	4a22      	ldr	r2, [pc, #136]	@ (800082c <MX_GPIO_Init+0xec>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007aa:	4b20      	ldr	r3, [pc, #128]	@ (800082c <MX_GPIO_Init+0xec>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ae:	f003 0302 	and.w	r3, r3, #2
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2121      	movs	r1, #33	@ 0x21
 80007ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007be:	f001 fed9 	bl	8002574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2180      	movs	r1, #128	@ 0x80
 80007c6:	481a      	ldr	r0, [pc, #104]	@ (8000830 <MX_GPIO_Init+0xf0>)
 80007c8:	f001 fed4 	bl	8002574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007d2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	4619      	mov	r1, r3
 80007e2:	4814      	ldr	r0, [pc, #80]	@ (8000834 <MX_GPIO_Init+0xf4>)
 80007e4:	f001 fd1c 	bl	8002220 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80007e8:	2321      	movs	r3, #33	@ 0x21
 80007ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000802:	f001 fd0d 	bl	8002220 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000806:	2380      	movs	r3, #128	@ 0x80
 8000808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4619      	mov	r1, r3
 800081c:	4804      	ldr	r0, [pc, #16]	@ (8000830 <MX_GPIO_Init+0xf0>)
 800081e:	f001 fcff 	bl	8002220 <HAL_GPIO_Init>

}
 8000822:	bf00      	nop
 8000824:	3728      	adds	r7, #40	@ 0x28
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40021000 	.word	0x40021000
 8000830:	48000400 	.word	0x48000400
 8000834:	48000800 	.word	0x48000800

08000838 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800083c:	4b1b      	ldr	r3, [pc, #108]	@ (80008ac <MX_I2C2_Init+0x74>)
 800083e:	4a1c      	ldr	r2, [pc, #112]	@ (80008b0 <MX_I2C2_Init+0x78>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000842:	4b1a      	ldr	r3, [pc, #104]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000844:	4a1b      	ldr	r2, [pc, #108]	@ (80008b4 <MX_I2C2_Init+0x7c>)
 8000846:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000848:	4b18      	ldr	r3, [pc, #96]	@ (80008ac <MX_I2C2_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800084e:	4b17      	ldr	r3, [pc, #92]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000850:	2201      	movs	r2, #1
 8000852:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000854:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800085a:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <MX_I2C2_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000860:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000866:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <MX_I2C2_Init+0x74>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000872:	480e      	ldr	r0, [pc, #56]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000874:	f001 fe96 	bl	80025a4 <HAL_I2C_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800087e:	f000 fcc3 	bl	8001208 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000882:	2100      	movs	r1, #0
 8000884:	4809      	ldr	r0, [pc, #36]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000886:	f002 facb 	bl	8002e20 <HAL_I2CEx_ConfigAnalogFilter>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000890:	f000 fcba 	bl	8001208 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000894:	2100      	movs	r1, #0
 8000896:	4805      	ldr	r0, [pc, #20]	@ (80008ac <MX_I2C2_Init+0x74>)
 8000898:	f002 fb0d 	bl	8002eb6 <HAL_I2CEx_ConfigDigitalFilter>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008a2:	f000 fcb1 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000348 	.word	0x20000348
 80008b0:	40005800 	.word	0x40005800
 80008b4:	10d19ce4 	.word	0x10d19ce4

080008b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b0ac      	sub	sp, #176	@ 0xb0
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	2288      	movs	r2, #136	@ 0x88
 80008d6:	2100      	movs	r1, #0
 80008d8:	4618      	mov	r0, r3
 80008da:	f00a fbf1 	bl	800b0c0 <memset>
  if(i2cHandle->Instance==I2C2)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a25      	ldr	r2, [pc, #148]	@ (8000978 <HAL_I2C_MspInit+0xc0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d143      	bne.n	8000970 <HAL_I2C_MspInit+0xb8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80008e8:	2380      	movs	r3, #128	@ 0x80
 80008ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80008ec:	2300      	movs	r3, #0
 80008ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4618      	mov	r0, r3
 80008f6:	f003 f98f 	bl	8003c18 <HAL_RCCEx_PeriphCLKConfig>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000900:	f000 fc82 	bl	8001208 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000904:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 8000906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000908:	4a1c      	ldr	r2, [pc, #112]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 800090a:	f043 0302 	orr.w	r3, r3, #2
 800090e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000910:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 8000912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000914:	f003 0302 	and.w	r3, r3, #2
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800091c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000924:	2312      	movs	r3, #18
 8000926:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000936:	2304      	movs	r3, #4
 8000938:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000940:	4619      	mov	r1, r3
 8000942:	480f      	ldr	r0, [pc, #60]	@ (8000980 <HAL_I2C_MspInit+0xc8>)
 8000944:	f001 fc6c 	bl	8002220 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 800094a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800094c:	4a0b      	ldr	r2, [pc, #44]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 800094e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000952:	6593      	str	r3, [r2, #88]	@ 0x58
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <HAL_I2C_MspInit+0xc4>)
 8000956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000958:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000960:	2200      	movs	r2, #0
 8000962:	2105      	movs	r1, #5
 8000964:	2021      	movs	r0, #33	@ 0x21
 8000966:	f001 f9ae 	bl	8001cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800096a:	2021      	movs	r0, #33	@ 0x21
 800096c:	f001 f9c7 	bl	8001cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000970:	bf00      	nop
 8000972:	37b0      	adds	r7, #176	@ 0xb0
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40005800 	.word	0x40005800
 800097c:	40021000 	.word	0x40021000
 8000980:	48000400 	.word	0x48000400

08000984 <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000988:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <MCP23S17_Init+0x6c>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	4a18      	ldr	r2, [pc, #96]	@ (80009f0 <MCP23S17_Init+0x6c>)
 800098e:	8911      	ldrh	r1, [r2, #8]
 8000990:	2201      	movs	r2, #1
 8000992:	4618      	mov	r0, r3
 8000994:	f001 fdee 	bl	8002574 <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 8000998:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <MCP23S17_Init+0x6c>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	4a14      	ldr	r2, [pc, #80]	@ (80009f0 <MCP23S17_Init+0x6c>)
 800099e:	8a11      	ldrh	r1, [r2, #16]
 80009a0:	2200      	movs	r2, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 fde6 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009a8:	2001      	movs	r0, #1
 80009aa:	f001 f88d 	bl	8001ac8 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80009ae:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <MCP23S17_Init+0x6c>)
 80009b0:	68db      	ldr	r3, [r3, #12]
 80009b2:	4a0f      	ldr	r2, [pc, #60]	@ (80009f0 <MCP23S17_Init+0x6c>)
 80009b4:	8a11      	ldrh	r1, [r2, #16]
 80009b6:	2201      	movs	r2, #1
 80009b8:	4618      	mov	r0, r3
 80009ba:	f001 fddb 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009be:	2001      	movs	r0, #1
 80009c0:	f001 f882 	bl	8001ac8 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80009c4:	2120      	movs	r1, #32
 80009c6:	200a      	movs	r0, #10
 80009c8:	f000 f814 	bl	80009f4 <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 80009cc:	2100      	movs	r1, #0
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 f810 	bl	80009f4 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 80009d4:	2100      	movs	r1, #0
 80009d6:	2001      	movs	r0, #1
 80009d8:	f000 f80c 	bl	80009f4 <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 80009dc:	2100      	movs	r1, #0
 80009de:	2012      	movs	r0, #18
 80009e0:	f000 f808 	bl	80009f4 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 80009e4:	2100      	movs	r1, #0
 80009e6:	2013      	movs	r0, #19
 80009e8:	f000 f804 	bl	80009f4 <MCP23S17_WriteRegister>
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000000 	.word	0x20000000

080009f4 <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	460a      	mov	r2, r1
 80009fe:	71fb      	strb	r3, [r7, #7]
 8000a00:	4613      	mov	r3, r2
 8000a02:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 8000a04:	4b15      	ldr	r3, [pc, #84]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a06:	7c9b      	ldrb	r3, [r3, #18]
 8000a08:	b25b      	sxtb	r3, r3
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	b25b      	sxtb	r3, r3
 8000a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000a16:	733b      	strb	r3, [r7, #12]
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	737b      	strb	r3, [r7, #13]
 8000a1c:	79bb      	ldrb	r3, [r7, #6]
 8000a1e:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000a20:	4b0e      	ldr	r3, [pc, #56]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	4a0d      	ldr	r2, [pc, #52]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a26:	8911      	ldrh	r1, [r2, #8]
 8000a28:	2200      	movs	r2, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f001 fda2 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000a30:	4b0a      	ldr	r3, [pc, #40]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a32:	6818      	ldr	r0, [r3, #0]
 8000a34:	f107 010c 	add.w	r1, r7, #12
 8000a38:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3c:	2203      	movs	r2, #3
 8000a3e:	f005 fc32 	bl	80062a6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	4a05      	ldr	r2, [pc, #20]	@ (8000a5c <MCP23S17_WriteRegister+0x68>)
 8000a48:	8911      	ldrh	r1, [r2, #8]
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f001 fd91 	bl	8002574 <HAL_GPIO_WritePin>
}
 8000a52:	bf00      	nop
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000000 	.word	0x20000000

08000a60 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af02      	add	r7, sp, #8
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000a6c:	7c9b      	ldrb	r3, [r3, #18]
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	b25b      	sxtb	r3, r3
 8000a74:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000a78:	b25b      	sxtb	r3, r3
 8000a7a:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000a7c:	733b      	strb	r3, [r7, #12]
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	737b      	strb	r3, [r7, #13]
 8000a82:	2300      	movs	r3, #0
 8000a84:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	460a      	mov	r2, r1
 8000a8e:	801a      	strh	r2, [r3, #0]
 8000a90:	460a      	mov	r2, r1
 8000a92:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000a9a:	8911      	ldrh	r1, [r2, #8]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 fd68 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000aa6:	6818      	ldr	r0, [r3, #0]
 8000aa8:	f107 0208 	add.w	r2, r7, #8
 8000aac:	f107 010c 	add.w	r1, r7, #12
 8000ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	f005 fd6b 	bl	8006592 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	4a05      	ldr	r2, [pc, #20]	@ (8000ad8 <MCP23S17_ReadRegister+0x78>)
 8000ac2:	8911      	ldrh	r1, [r2, #8]
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fd54 	bl	8002574 <HAL_GPIO_WritePin>

    return rxData[2];
 8000acc:	7abb      	ldrb	r3, [r7, #10]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000000 	.word	0x20000000

08000adc <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 8000ae0:	21ff      	movs	r1, #255	@ 0xff
 8000ae2:	2012      	movs	r0, #18
 8000ae4:	f7ff ff86 	bl	80009f4 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000ae8:	21ff      	movs	r1, #255	@ 0xff
 8000aea:	2013      	movs	r0, #19
 8000aec:	f7ff ff82 	bl	80009f4 <MCP23S17_WriteRegister>
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
 8000afe:	460b      	mov	r3, r1
 8000b00:	71bb      	strb	r3, [r7, #6]
 8000b02:	4613      	mov	r3, r2
 8000b04:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000b06:	79bb      	ldrb	r3, [r7, #6]
 8000b08:	2b07      	cmp	r3, #7
 8000b0a:	d836      	bhi.n	8000b7a <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2b41      	cmp	r3, #65	@ 0x41
 8000b10:	d002      	beq.n	8000b18 <Select_LED+0x24>
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b61      	cmp	r3, #97	@ 0x61
 8000b16:	d101      	bne.n	8000b1c <Select_LED+0x28>
 8000b18:	2312      	movs	r3, #18
 8000b1a:	e000      	b.n	8000b1e <Select_LED+0x2a>
 8000b1c:	2313      	movs	r3, #19
 8000b1e:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000b20:	7bbb      	ldrb	r3, [r7, #14]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff ff9c 	bl	8000a60 <MCP23S17_ReadRegister>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000b2c:	797b      	ldrb	r3, [r7, #5]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d10d      	bne.n	8000b4e <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 8000b32:	23ff      	movs	r3, #255	@ 0xff
 8000b34:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 8000b36:	79bb      	ldrb	r3, [r7, #6]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	43db      	mvns	r3, r3
 8000b42:	b25a      	sxtb	r2, r3
 8000b44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000b4e:	797b      	ldrb	r3, [r7, #5]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d10b      	bne.n	8000b6c <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 8000b54:	23ff      	movs	r3, #255	@ 0xff
 8000b56:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000b58:	79bb      	ldrb	r3, [r7, #6]
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	b25a      	sxtb	r2, r3
 8000b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000b6c:	7bfa      	ldrb	r2, [r7, #15]
 8000b6e:	7bbb      	ldrb	r3, [r7, #14]
 8000b70:	4611      	mov	r1, r2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff ff3e 	bl	80009f4 <MCP23S17_WriteRegister>
 8000b78:	e000      	b.n	8000b7c <Select_LED+0x88>
    if (led > 7) return;
 8000b7a:	bf00      	nop
}
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000b8c:	1d39      	adds	r1, r7, #4
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b92:	2201      	movs	r2, #1
 8000b94:	4803      	ldr	r0, [pc, #12]	@ (8000ba4 <__io_putchar+0x20>)
 8000b96:	f006 f8cd 	bl	8006d34 <HAL_UART_Transmit>
	return chr;
 8000b9a:	687b      	ldr	r3, [r7, #4]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	2000b258 	.word	0x2000b258

08000ba8 <fonction>:

static int fonction(h_shell_t *shell, int argc, char **argv)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
	int size;
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	4a22      	ldr	r2, [pc, #136]	@ (8000c44 <fonction+0x9c>)
 8000bba:	2128      	movs	r1, #40	@ 0x28
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f00a f971 	bl	800aea4 <sniprintf>
 8000bc2:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	3308      	adds	r3, #8
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	b292      	uxth	r2, r2
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f009 fd00 	bl	800a5d4 <shell_uart_write>
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "argc=%d\r\n", argc);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	f103 0008 	add.w	r0, r3, #8
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8000c48 <fonction+0xa0>)
 8000bde:	2128      	movs	r1, #40	@ 0x28
 8000be0:	f00a f960 	bl	800aea4 <sniprintf>
 8000be4:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3308      	adds	r3, #8
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	b292      	uxth	r2, r2
 8000bee:	4611      	mov	r1, r2
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f009 fcef 	bl	800a5d4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	e019      	b.n	8000c30 <fonction+0x88>
	{
		size = snprintf(shell->print_buffer, BUFFER_SIZE, "argv[%d]=%s\r\n", i, argv[i]);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f103 0008 	add.w	r0, r3, #8
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	9300      	str	r3, [sp, #0]
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	4a0e      	ldr	r2, [pc, #56]	@ (8000c4c <fonction+0xa4>)
 8000c12:	2128      	movs	r1, #40	@ 0x28
 8000c14:	f00a f946 	bl	800aea4 <sniprintf>
 8000c18:	6138      	str	r0, [r7, #16]
		shell_uart_write(shell->print_buffer, size);
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	3308      	adds	r3, #8
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	b292      	uxth	r2, r2
 8000c22:	4611      	mov	r1, r2
 8000c24:	4618      	mov	r0, r3
 8000c26:	f009 fcd5 	bl	800a5d4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dbe1      	blt.n	8000bfc <fonction+0x54>
	}
	return 0;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	0800bf10 	.word	0x0800bf10
 8000c48:	0800bf30 	.word	0x0800bf30
 8000c4c:	0800bf3c 	.word	0x0800bf3c

08000c50 <addition>:

static int addition(h_shell_t *shell, int argc, char **argv)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
	int sum = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000c60:	2301      	movs	r3, #1
 8000c62:	61bb      	str	r3, [r7, #24]
 8000c64:	e00e      	b.n	8000c84 <addition+0x34>
	{
		sum += atoi(argv[i]); // atoi conversion chaine de caractère en entier
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f009 fea7 	bl	800a9c4 <atoi>
 8000c76:	4602      	mov	r2, r0
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	3301      	adds	r3, #1
 8000c82:	61bb      	str	r3, [r7, #24]
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbec      	blt.n	8000c66 <addition+0x16>
	}
	int size = snprintf(shell->print_buffer, BUFFER_SIZE, "sum=%d\r\n", sum);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f103 0008 	add.w	r0, r3, #8
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	4a08      	ldr	r2, [pc, #32]	@ (8000cb8 <addition+0x68>)
 8000c96:	2128      	movs	r1, #40	@ 0x28
 8000c98:	f00a f904 	bl	800aea4 <sniprintf>
 8000c9c:	6178      	str	r0, [r7, #20]
	shell_uart_write(shell->print_buffer, size);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3308      	adds	r3, #8
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	b292      	uxth	r2, r2
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f009 fc93 	bl	800a5d4 <shell_uart_write>
	return 0;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	0800bf4c 	.word	0x0800bf4c

08000cbc <filtre_RC>:

static int filtre_RC(h_shell_t *shell, int argc, char **argv){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
	if (argc < 2) {
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	dc12      	bgt.n	8000cf4 <filtre_RC+0x38>
		int size = snprintf(shell->print_buffer, BUFFER_SIZE, "Usage: c <freq_coupure>\r\n");
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3308      	adds	r3, #8
 8000cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d40 <filtre_RC+0x84>)
 8000cd4:	2128      	movs	r1, #40	@ 0x28
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f00a f8e4 	bl	800aea4 <sniprintf>
 8000cdc:	6178      	str	r0, [r7, #20]
		shell_uart_write(shell->print_buffer, size);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3308      	adds	r3, #8
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	b292      	uxth	r2, r2
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f009 fc73 	bl	800a5d4 <shell_uart_write>
		return -1;
 8000cee:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf2:	e020      	b.n	8000d36 <filtre_RC+0x7a>
	}

	int fc = atoi(argv[1]);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3304      	adds	r3, #4
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f009 fe62 	bl	800a9c4 <atoi>
 8000d00:	61f8      	str	r0, [r7, #28]

	RC_filter_init(&my_audio_filter, (uint16_t)fc, 48000);
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480d      	ldr	r0, [pc, #52]	@ (8000d44 <filtre_RC+0x88>)
 8000d0e:	f7ff fc45 	bl	800059c <RC_filter_init>

	int size = snprintf(shell->print_buffer, BUFFER_SIZE, "Filtre mis a jour: Fc = %d Hz\r\n", fc);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	f103 0008 	add.w	r0, r3, #8
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d48 <filtre_RC+0x8c>)
 8000d1c:	2128      	movs	r1, #40	@ 0x28
 8000d1e:	f00a f8c1 	bl	800aea4 <sniprintf>
 8000d22:	61b8      	str	r0, [r7, #24]
	shell_uart_write(shell->print_buffer, size);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3308      	adds	r3, #8
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	b292      	uxth	r2, r2
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f009 fc50 	bl	800a5d4 <shell_uart_write>
	return 0;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3720      	adds	r7, #32
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	0800bf58 	.word	0x0800bf58
 8000d44:	2000afe4 	.word	0x2000afe4
 8000d48:	0800bf74 	.word	0x0800bf74

08000d4c <task_shell>:
void task_shell(void *unused)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	static h_shell_t shell_instance; // Instance statique de la structure


	shell_init(&shell_instance);
 8000d54:	4812      	ldr	r0, [pc, #72]	@ (8000da0 <task_shell+0x54>)
 8000d56:	f009 fcb3 	bl	800a6c0 <shell_init>
	shell_add(&shell_instance, 'f', fonction, "Une fonction inutile");
 8000d5a:	4b12      	ldr	r3, [pc, #72]	@ (8000da4 <task_shell+0x58>)
 8000d5c:	4a12      	ldr	r2, [pc, #72]	@ (8000da8 <task_shell+0x5c>)
 8000d5e:	2166      	movs	r1, #102	@ 0x66
 8000d60:	480f      	ldr	r0, [pc, #60]	@ (8000da0 <task_shell+0x54>)
 8000d62:	f009 fcff 	bl	800a764 <shell_add>
	shell_add(&shell_instance, 'a', addition, "Ma super addition");
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <task_shell+0x60>)
 8000d68:	4a11      	ldr	r2, [pc, #68]	@ (8000db0 <task_shell+0x64>)
 8000d6a:	2161      	movs	r1, #97	@ 0x61
 8000d6c:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <task_shell+0x54>)
 8000d6e:	f009 fcf9 	bl	800a764 <shell_add>
	shell_add(&shell_instance, 'l', led_control, "LED control: l <id> <0|1>");
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <task_shell+0x68>)
 8000d74:	4a10      	ldr	r2, [pc, #64]	@ (8000db8 <task_shell+0x6c>)
 8000d76:	216c      	movs	r1, #108	@ 0x6c
 8000d78:	4809      	ldr	r0, [pc, #36]	@ (8000da0 <task_shell+0x54>)
 8000d7a:	f009 fcf3 	bl	800a764 <shell_add>
	shell_add(&shell_instance, 'c', filtre_RC, "filtre_RC");
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <task_shell+0x70>)
 8000d80:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc0 <task_shell+0x74>)
 8000d82:	2163      	movs	r1, #99	@ 0x63
 8000d84:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <task_shell+0x54>)
 8000d86:	f009 fced 	bl	800a764 <shell_add>

	shell_run(&shell_instance); // Contient une boucle infinie
 8000d8a:	4805      	ldr	r0, [pc, #20]	@ (8000da0 <task_shell+0x54>)
 8000d8c:	f009 fd98 	bl	800a8c0 <shell_run>

	// Ne sera jamais atteint, mais pour la forme
	vTaskDelete(NULL);
 8000d90:	2000      	movs	r0, #0
 8000d92:	f008 f933 	bl	8008ffc <vTaskDelete>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000aff4 	.word	0x2000aff4
 8000da4:	0800bf94 	.word	0x0800bf94
 8000da8:	08000ba9 	.word	0x08000ba9
 8000dac:	0800bfac 	.word	0x0800bfac
 8000db0:	08000c51 	.word	0x08000c51
 8000db4:	0800bfc0 	.word	0x0800bfc0
 8000db8:	08000de5 	.word	0x08000de5
 8000dbc:	0800bfdc 	.word	0x0800bfdc
 8000dc0:	08000cbd 	.word	0x08000cbd

08000dc4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a04      	ldr	r2, [pc, #16]	@ (8000de0 <HAL_UART_RxCpltCallback+0x1c>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d101      	bne.n	8000dd8 <HAL_UART_RxCpltCallback+0x14>
	{
		shell_uart_rx_callback();
 8000dd4:	f009 fc50 	bl	800a678 <shell_uart_rx_callback>
	}
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	2000b258 	.word	0x2000b258

08000de4 <led_control>:

static int led_control(h_shell_t *shell, int argc, char **argv)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b089      	sub	sp, #36	@ 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	numero = atoi(argv[1]);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3304      	adds	r3, #4
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f009 fde4 	bl	800a9c4 <atoi>
 8000dfc:	61b8      	str	r0, [r7, #24]
	if (argc==3)
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d12e      	bne.n	8000e62 <led_control+0x7e>
	{
		if (numero > 8)
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	2b08      	cmp	r3, #8
 8000e08:	dd0f      	ble.n	8000e2a <led_control+0x46>
		{
			Select_LED('B', 16-numero,atoi(argv[2]));
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	f1c3 0410 	rsb	r4, r3, #16
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3308      	adds	r3, #8
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f009 fdd4 	bl	800a9c4 <atoi>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4621      	mov	r1, r4
 8000e22:	2042      	movs	r0, #66	@ 0x42
 8000e24:	f7ff fe66 	bl	8000af4 <Select_LED>
 8000e28:	e012      	b.n	8000e50 <led_control+0x6c>
		}
		else
		{
			int state = atoi(argv[2]);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	3308      	adds	r3, #8
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f009 fdc7 	bl	800a9c4 <atoi>
 8000e36:	6178      	str	r0, [r7, #20]
			Select_LED('A', numero,atoi(argv[2]));
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3308      	adds	r3, #8
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f009 fdc0 	bl	800a9c4 <atoi>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	69b9      	ldr	r1, [r7, #24]
 8000e4a:	2041      	movs	r0, #65	@ 0x41
 8000e4c:	f7ff fe52 	bl	8000af4 <Select_LED>
		}
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	3308      	adds	r3, #8
 8000e54:	4a24      	ldr	r2, [pc, #144]	@ (8000ee8 <led_control+0x104>)
 8000e56:	2128      	movs	r1, #40	@ 0x28
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f00a f823 	bl	800aea4 <sniprintf>
 8000e5e:	61f8      	str	r0, [r7, #28]
 8000e60:	e037      	b.n	8000ed2 <led_control+0xee>
	}
	else if (argc==4)
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	2b04      	cmp	r3, #4
 8000e66:	d12c      	bne.n	8000ec2 <led_control+0xde>
	{
		numero = atoi(argv[1]) * 10 + atoi(argv[2]);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3304      	adds	r3, #4
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f009 fda8 	bl	800a9c4 <atoi>
 8000e74:	4602      	mov	r2, r0
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	461c      	mov	r4, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3308      	adds	r3, #8
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f009 fd9c 	bl	800a9c4 <atoi>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	4423      	add	r3, r4
 8000e90:	61bb      	str	r3, [r7, #24]
		Select_LED('B', 16-numero,atoi(argv[3]));
 8000e92:	69bb      	ldr	r3, [r7, #24]
 8000e94:	f1c3 0410 	rsb	r4, r3, #16
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	330c      	adds	r3, #12
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f009 fd90 	bl	800a9c4 <atoi>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	4621      	mov	r1, r4
 8000eaa:	2042      	movs	r0, #66	@ 0x42
 8000eac:	f7ff fe22 	bl	8000af4 <Select_LED>
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	3308      	adds	r3, #8
 8000eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee8 <led_control+0x104>)
 8000eb6:	2128      	movs	r1, #40	@ 0x28
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f009 fff3 	bl	800aea4 <sniprintf>
 8000ebe:	61f8      	str	r0, [r7, #28]
 8000ec0:	e007      	b.n	8000ed2 <led_control+0xee>
	}
	else
	{
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	3308      	adds	r3, #8
 8000ec6:	4a09      	ldr	r2, [pc, #36]	@ (8000eec <led_control+0x108>)
 8000ec8:	2128      	movs	r1, #40	@ 0x28
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f009 ffea 	bl	800aea4 <sniprintf>
 8000ed0:	61f8      	str	r0, [r7, #28]
	}
	drv_uart1_transmit(shell->print_buffer,size);
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3308      	adds	r3, #8
 8000ed6:	69f9      	ldr	r1, [r7, #28]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f009 fb55 	bl	800a588 <drv_uart1_transmit>
	return 0;
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3724      	adds	r7, #36	@ 0x24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd90      	pop	{r4, r7, pc}
 8000ee8:	0800bfe8 	.word	0x0800bfe8
 8000eec:	0800bff8 	.word	0x0800bff8

08000ef0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ef6:	f000 fd6b 	bl	80019d0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000efa:	f000 f881 	bl	8001000 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000efe:	f000 f8d0 	bl	80010a2 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f02:	f7ff fc1d 	bl	8000740 <MX_GPIO_Init>
	MX_DMA_Init();
 8000f06:	f7ff fbb7 	bl	8000678 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000f0a:	f000 fca3 	bl	8001854 <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000f0e:	f000 fac5 	bl	800149c <MX_SPI3_Init>
	MX_I2C2_Init();
 8000f12:	f7ff fc91 	bl	8000838 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000f16:	f000 f97d 	bl	8001214 <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */
	MCP23S17_Init();
 8000f1a:	f7ff fd33 	bl	8000984 <MCP23S17_Init>
	MCP23S17_SetAllPinsHigh();
 8000f1e:	f7ff fddd 	bl	8000adc <MCP23S17_SetAllPinsHigh>

	__HAL_SAI_ENABLE(&hsai_BlockA2); // pour horloge pour codec
 8000f22:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd0 <main+0xe0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b29      	ldr	r3, [pc, #164]	@ (8000fd0 <main+0xe0>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000f30:	601a      	str	r2, [r3, #0]

	printf("Bonjour Antonio y Louis\r\n");
 8000f32:	4828      	ldr	r0, [pc, #160]	@ (8000fd4 <main+0xe4>)
 8000f34:	f009 ffae 	bl	800ae94 <puts>

	Lire_CHIP_ID(); // le printf est dans la fonction
 8000f38:	f7ff fb72 	bl	8000620 <Lire_CHIP_ID>

	// --- AJOUT : Initialisation du filtre par défaut ---
	// Fréquence de coupure 5kHz, Echantillonnage 48kHz
	RC_filter_init(&my_audio_filter, 5000, 48000);
 8000f3c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000f40:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f44:	4824      	ldr	r0, [pc, #144]	@ (8000fd8 <main+0xe8>)
 8000f46:	f7ff fb29 	bl	800059c <RC_filter_init>

	//Generate_Triangle_Wave(tx_buffer, AUDIO_BUFFER_SIZE);

	if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, tx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f4e:	4923      	ldr	r1, [pc, #140]	@ (8000fdc <main+0xec>)
 8000f50:	481f      	ldr	r0, [pc, #124]	@ (8000fd0 <main+0xe0>)
 8000f52:	f004 fb85 	bl	8005660 <HAL_SAI_Transmit_DMA>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d004      	beq.n	8000f66 <main+0x76>
	{
		printf("Erreur demarrage SAI TX DMA\r\n");
 8000f5c:	4820      	ldr	r0, [pc, #128]	@ (8000fe0 <main+0xf0>)
 8000f5e:	f009 ff99 	bl	800ae94 <puts>
		Error_Handler();
 8000f62:	f000 f951 	bl	8001208 <Error_Handler>
	}

	if (HAL_SAI_Receive_DMA(&hsai_BlockB2, rx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f6a:	491e      	ldr	r1, [pc, #120]	@ (8000fe4 <main+0xf4>)
 8000f6c:	481e      	ldr	r0, [pc, #120]	@ (8000fe8 <main+0xf8>)
 8000f6e:	f004 fc27 	bl	80057c0 <HAL_SAI_Receive_DMA>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d004      	beq.n	8000f82 <main+0x92>
	{
		printf("Erreur demarrage SAI RX DMA\r\n");
 8000f78:	481c      	ldr	r0, [pc, #112]	@ (8000fec <main+0xfc>)
 8000f7a:	f009 ff8b 	bl	800ae94 <puts>
		Error_Handler();
 8000f7e:	f000 f943 	bl	8001208 <Error_Handler>
	}

	// Création de la queue
	counterQueue = xQueueCreate(QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2104      	movs	r1, #4
 8000f86:	2005      	movs	r0, #5
 8000f88:	f007 fc0e 	bl	80087a8 <xQueueGenericCreate>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a18      	ldr	r2, [pc, #96]	@ (8000ff0 <main+0x100>)
 8000f90:	6013      	str	r3, [r2, #0]
	if (counterQueue == NULL) {
 8000f92:	4b17      	ldr	r3, [pc, #92]	@ (8000ff0 <main+0x100>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <main+0xae>
		Error_Handler();
 8000f9a:	f000 f935 	bl	8001208 <Error_Handler>
	}

	// Création de la tâche shell
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fac:	4911      	ldr	r1, [pc, #68]	@ (8000ff4 <main+0x104>)
 8000fae:	4812      	ldr	r0, [pc, #72]	@ (8000ff8 <main+0x108>)
 8000fb0:	f007 fed4 	bl	8008d5c <xTaskCreate>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d004      	beq.n	8000fc4 <main+0xd4>
	{
		printf("Error creating task Shell\r\n");
 8000fba:	4810      	ldr	r0, [pc, #64]	@ (8000ffc <main+0x10c>)
 8000fbc:	f009 ff6a 	bl	800ae94 <puts>
		Error_Handler();
 8000fc0:	f000 f922 	bl	8001208 <Error_Handler>


	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000fc4:	f7ff fb98 	bl	80006f8 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000fc8:	f007 fa68 	bl	800849c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <main+0xdc>
 8000fd0:	2000b054 	.word	0x2000b054
 8000fd4:	0800c010 	.word	0x0800c010
 8000fd8:	2000afe4 	.word	0x2000afe4
 8000fdc:	200003a0 	.word	0x200003a0
 8000fe0:	0800c02c 	.word	0x0800c02c
 8000fe4:	20000ba0 	.word	0x20000ba0
 8000fe8:	2000b0d8 	.word	0x2000b0d8
 8000fec:	0800c04c 	.word	0x0800c04c
 8000ff0:	2000039c 	.word	0x2000039c
 8000ff4:	0800c06c 	.word	0x0800c06c
 8000ff8:	08000d4d 	.word	0x08000d4d
 8000ffc:	0800c074 	.word	0x0800c074

08001000 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b096      	sub	sp, #88	@ 0x58
 8001004:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2244      	movs	r2, #68	@ 0x44
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f00a f856 	bl	800b0c0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	463b      	mov	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001022:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001026:	f001 ffa1 	bl	8002f6c <HAL_PWREx_ControlVoltageScaling>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8001030:	f000 f8ea 	bl	8001208 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001034:	2302      	movs	r3, #2
 8001036:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800103c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800103e:	2310      	movs	r3, #16
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001042:	2302      	movs	r3, #2
 8001044:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001046:	2302      	movs	r3, #2
 8001048:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800104a:	2301      	movs	r3, #1
 800104c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 800104e:	230a      	movs	r3, #10
 8001050:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001052:	2307      	movs	r3, #7
 8001054:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001056:	2302      	movs	r3, #2
 8001058:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800105a:	2302      	movs	r3, #2
 800105c:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4618      	mov	r0, r3
 8001064:	f001 ffd8 	bl	8003018 <HAL_RCC_OscConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x72>
	{
		Error_Handler();
 800106e:	f000 f8cb 	bl	8001208 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001072:	230f      	movs	r3, #15
 8001074:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001076:	2303      	movs	r3, #3
 8001078:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	2104      	movs	r1, #4
 800108a:	4618      	mov	r0, r3
 800108c:	f002 fba0 	bl	80037d0 <HAL_RCC_ClockConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8001096:	f000 f8b7 	bl	8001208 <Error_Handler>
	}
}
 800109a:	bf00      	nop
 800109c:	3758      	adds	r7, #88	@ 0x58
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b0a2      	sub	sp, #136	@ 0x88
 80010a6:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a8:	463b      	mov	r3, r7
 80010aa:	2288      	movs	r2, #136	@ 0x88
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f00a f806 	bl	800b0c0 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80010b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b8:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80010be:	2302      	movs	r3, #2
 80010c0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010c2:	2301      	movs	r3, #1
 80010c4:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 80010c6:	230d      	movs	r3, #13
 80010c8:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 80010ca:	2311      	movs	r3, #17
 80010cc:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80010d2:	2302      	movs	r3, #2
 80010d4:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80010d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010da:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010dc:	463b      	mov	r3, r7
 80010de:	4618      	mov	r0, r3
 80010e0:	f002 fd9a 	bl	8003c18 <HAL_RCCEx_PeriphCLKConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 80010ea:	f000 f88d 	bl	8001208 <Error_Handler>
	}
}
 80010ee:	bf00      	nop
 80010f0:	3788      	adds	r7, #136	@ 0x88
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <Process_Audio_Buffer>:
//        pDst[i] = RC_filter_update(&my_audio_filter, pSrc[i]);
//
//    }
//}
void Process_Audio_Buffer(uint8_t *src, uint8_t *dst, uint32_t len_in_bytes)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b08b      	sub	sp, #44	@ 0x2c
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
	uint16_t *pSrc = (uint16_t*)src;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	623b      	str	r3, [r7, #32]
	uint16_t *pDst = (uint16_t*)dst;
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	61fb      	str	r3, [r7, #28]

	uint32_t num_samples = len_in_bytes / 2;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	085b      	lsrs	r3, r3, #1
 8001110:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < num_samples; i++)
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	@ 0x24
 8001116:	e033      	b.n	8001180 <Process_Audio_Buffer+0x88>
	{

		int16_t input_sample=pSrc[i];
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	6a3a      	ldr	r2, [r7, #32]
 800111e:	4413      	add	r3, r2
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	82fb      	strh	r3, [r7, #22]

		// 1. Lire l'échantillon qui a été stocké il y a longtemps (l'écho)
		int16_t delayed_sample = delay_buffer[delay_index];
 8001124:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a1c      	ldr	r2, [pc, #112]	@ (800119c <Process_Audio_Buffer+0xa4>)
 800112a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800112e:	82bb      	strh	r3, [r7, #20]

		// 2. Calculer la sortie : Son actuel + (Echo * volume)
		// On divise par 2 l'écho pour qu'il soit moins fort (decay)
		int16_t output_sample = input_sample + (delayed_sample / 2);
 8001130:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001134:	0fda      	lsrs	r2, r3, #31
 8001136:	4413      	add	r3, r2
 8001138:	105b      	asrs	r3, r3, #1
 800113a:	b21b      	sxth	r3, r3
 800113c:	b29a      	uxth	r2, r3
 800113e:	8afb      	ldrh	r3, [r7, #22]
 8001140:	4413      	add	r3, r2
 8001142:	b29b      	uxth	r3, r3
 8001144:	827b      	strh	r3, [r7, #18]

		// 3. Ecrire le son actuel dans la mémoire pour le futur
		delay_buffer[delay_index] = input_sample;
 8001146:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4914      	ldr	r1, [pc, #80]	@ (800119c <Process_Audio_Buffer+0xa4>)
 800114c:	8afa      	ldrh	r2, [r7, #22]
 800114e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		// 4. Avancer l'index et boucler si on arrive au bout (Buffer Circulaire)
		delay_index++;
 8001152:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	4a0f      	ldr	r2, [pc, #60]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 800115a:	6013      	str	r3, [r2, #0]
		if (delay_index >= DELAY_BUF_SIZE) {
 800115c:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001164:	4293      	cmp	r3, r2
 8001166:	d902      	bls.n	800116e <Process_Audio_Buffer+0x76>
			delay_index = 0;
 8001168:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <Process_Audio_Buffer+0xa0>)
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
		}

		// 5. Envoyer vers le DAC
		pDst[i] = output_sample;
 800116e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	4413      	add	r3, r2
 8001176:	8a7a      	ldrh	r2, [r7, #18]
 8001178:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < num_samples; i++)
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	3301      	adds	r3, #1
 800117e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	429a      	cmp	r2, r3
 8001186:	d3c7      	bcc.n	8001118 <Process_Audio_Buffer+0x20>
	}
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	372c      	adds	r7, #44	@ 0x2c
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000afe0 	.word	0x2000afe0
 800119c:	200013a0 	.word	0x200013a0

080011a0 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_B)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a06      	ldr	r2, [pc, #24]	@ (80011c8 <HAL_SAI_RxHalfCpltCallback+0x28>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d105      	bne.n	80011be <HAL_SAI_RxHalfCpltCallback+0x1e>
	{
		Process_Audio_Buffer(rx_buffer, tx_buffer, AUDIO_BUFFER_SIZE / 2);
 80011b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011b6:	4905      	ldr	r1, [pc, #20]	@ (80011cc <HAL_SAI_RxHalfCpltCallback+0x2c>)
 80011b8:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <HAL_SAI_RxHalfCpltCallback+0x30>)
 80011ba:	f7ff ff9d 	bl	80010f8 <Process_Audio_Buffer>
	}
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40015824 	.word	0x40015824
 80011cc:	200003a0 	.word	0x200003a0
 80011d0:	20000ba0 	.word	0x20000ba0

080011d4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_B)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <HAL_SAI_RxCpltCallback+0x28>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d105      	bne.n	80011f2 <HAL_SAI_RxCpltCallback+0x1e>
	{
		Process_Audio_Buffer(&rx_buffer[AUDIO_BUFFER_SIZE / 2],
 80011e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ea:	4905      	ldr	r1, [pc, #20]	@ (8001200 <HAL_SAI_RxCpltCallback+0x2c>)
 80011ec:	4805      	ldr	r0, [pc, #20]	@ (8001204 <HAL_SAI_RxCpltCallback+0x30>)
 80011ee:	f7ff ff83 	bl	80010f8 <Process_Audio_Buffer>
				&tx_buffer[AUDIO_BUFFER_SIZE / 2],
				AUDIO_BUFFER_SIZE / 2);
	}
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40015824 	.word	0x40015824
 8001200:	200007a0 	.word	0x200007a0
 8001204:	20000fa0 	.word	0x20000fa0

08001208 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <Error_Handler+0x8>

08001214 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001218:	4b2a      	ldr	r3, [pc, #168]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 800121a:	4a2b      	ldr	r2, [pc, #172]	@ (80012c8 <MX_SAI2_Init+0xb4>)
 800121c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 800121e:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001220:	2200      	movs	r2, #0
 8001222:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001224:	4b27      	ldr	r3, [pc, #156]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800122a:	4b26      	ldr	r3, [pc, #152]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001230:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001232:	2200      	movs	r2, #0
 8001234:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001236:	4b23      	ldr	r3, [pc, #140]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800123c:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 800123e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001242:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 800124c:	2200      	movs	r2, #0
 800124e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001250:	4b1c      	ldr	r3, [pc, #112]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001252:	2200      	movs	r2, #0
 8001254:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001258:	2200      	movs	r2, #0
 800125a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800125c:	2302      	movs	r3, #2
 800125e:	2200      	movs	r2, #0
 8001260:	2100      	movs	r1, #0
 8001262:	4818      	ldr	r0, [pc, #96]	@ (80012c4 <MX_SAI2_Init+0xb0>)
 8001264:	f003 fff2 	bl	800524c <HAL_SAI_InitProtocol>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 800126e:	f7ff ffcb 	bl	8001208 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001272:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <MX_SAI2_Init+0xb8>)
 8001274:	4a16      	ldr	r2, [pc, #88]	@ (80012d0 <MX_SAI2_Init+0xbc>)
 8001276:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <MX_SAI2_Init+0xb8>)
 800127a:	2203      	movs	r2, #3
 800127c:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <MX_SAI2_Init+0xb8>)
 8001280:	2201      	movs	r2, #1
 8001282:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_SAI2_Init+0xb8>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <MX_SAI2_Init+0xb8>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001290:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <MX_SAI2_Init+0xb8>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <MX_SAI2_Init+0xb8>)
 8001298:	2200      	movs	r2, #0
 800129a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 800129c:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <MX_SAI2_Init+0xb8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <MX_SAI2_Init+0xb8>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80012a8:	2302      	movs	r3, #2
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <MX_SAI2_Init+0xb8>)
 80012b0:	f003 ffcc 	bl	800524c <HAL_SAI_InitProtocol>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80012ba:	f7ff ffa5 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	2000b054 	.word	0x2000b054
 80012c8:	40015804 	.word	0x40015804
 80012cc:	2000b0d8 	.word	0x2000b0d8
 80012d0:	40015824 	.word	0x40015824

080012d4 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	@ 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a64      	ldr	r2, [pc, #400]	@ (8001474 <HAL_SAI_MspInit+0x1a0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d15e      	bne.n	80013a4 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80012e6:	4b64      	ldr	r3, [pc, #400]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d113      	bne.n	8001316 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80012ee:	4b63      	ldr	r3, [pc, #396]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80012f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f2:	4a62      	ldr	r2, [pc, #392]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80012f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80012fa:	4b60      	ldr	r3, [pc, #384]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80012fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2105      	movs	r1, #5
 800130a:	204b      	movs	r0, #75	@ 0x4b
 800130c:	f000 fcdb 	bl	8001cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001310:	204b      	movs	r0, #75	@ 0x4b
 8001312:	f000 fcf4 	bl	8001cfe <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8001316:	4b58      	ldr	r3, [pc, #352]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	3301      	adds	r3, #1
 800131c:	4a56      	ldr	r2, [pc, #344]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 800131e:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001320:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001332:	230d      	movs	r3, #13
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	4850      	ldr	r0, [pc, #320]	@ (8001480 <HAL_SAI_MspInit+0x1ac>)
 800133e:	f000 ff6f 	bl	8002220 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8001342:	4b50      	ldr	r3, [pc, #320]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001344:	4a50      	ldr	r2, [pc, #320]	@ (8001488 <HAL_SAI_MspInit+0x1b4>)
 8001346:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001348:	4b4e      	ldr	r3, [pc, #312]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 800134a:	2201      	movs	r2, #1
 800134c:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800134e:	4b4d      	ldr	r3, [pc, #308]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001350:	2210      	movs	r2, #16
 8001352:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001354:	4b4b      	ldr	r3, [pc, #300]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800135a:	4b4a      	ldr	r3, [pc, #296]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 800135c:	2280      	movs	r2, #128	@ 0x80
 800135e:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001360:	4b48      	ldr	r3, [pc, #288]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001362:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001366:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001368:	4b46      	ldr	r3, [pc, #280]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 800136a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800136e:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001370:	4b44      	ldr	r3, [pc, #272]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001372:	2220      	movs	r2, #32
 8001374:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001376:	4b43      	ldr	r3, [pc, #268]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 800137c:	4841      	ldr	r0, [pc, #260]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 800137e:	f000 fcd9 	bl	8001d34 <HAL_DMA_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001388:	f7ff ff3e 	bl	8001208 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a3d      	ldr	r2, [pc, #244]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001390:	671a      	str	r2, [r3, #112]	@ 0x70
 8001392:	4a3c      	ldr	r2, [pc, #240]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4a3a      	ldr	r2, [pc, #232]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 800139c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800139e:	4a39      	ldr	r2, [pc, #228]	@ (8001484 <HAL_SAI_MspInit+0x1b0>)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a38      	ldr	r2, [pc, #224]	@ (800148c <HAL_SAI_MspInit+0x1b8>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d15e      	bne.n	800146c <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80013ae:	4b32      	ldr	r3, [pc, #200]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d113      	bne.n	80013de <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80013b6:	4b31      	ldr	r3, [pc, #196]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80013b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ba:	4a30      	ldr	r2, [pc, #192]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80013bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80013c2:	4b2e      	ldr	r3, [pc, #184]	@ (800147c <HAL_SAI_MspInit+0x1a8>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2105      	movs	r1, #5
 80013d2:	204b      	movs	r0, #75	@ 0x4b
 80013d4:	f000 fc77 	bl	8001cc6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80013d8:	204b      	movs	r0, #75	@ 0x4b
 80013da:	f000 fc90 	bl	8001cfe <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	3301      	adds	r3, #1
 80013e4:	4a24      	ldr	r2, [pc, #144]	@ (8001478 <HAL_SAI_MspInit+0x1a4>)
 80013e6:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80013fa:	230d      	movs	r3, #13
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	4822      	ldr	r0, [pc, #136]	@ (8001490 <HAL_SAI_MspInit+0x1bc>)
 8001406:	f000 ff0b 	bl	8002220 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 800140a:	4b22      	ldr	r3, [pc, #136]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 800140c:	4a22      	ldr	r2, [pc, #136]	@ (8001498 <HAL_SAI_MspInit+0x1c4>)
 800140e:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8001410:	4b20      	ldr	r3, [pc, #128]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001412:	2201      	movs	r2, #1
 8001414:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001416:	4b1f      	ldr	r3, [pc, #124]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800141c:	4b1d      	ldr	r3, [pc, #116]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 800141e:	2200      	movs	r2, #0
 8001420:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8001422:	4b1c      	ldr	r3, [pc, #112]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001424:	2280      	movs	r2, #128	@ 0x80
 8001426:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001428:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 800142a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800142e:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001430:	4b18      	ldr	r3, [pc, #96]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001432:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001436:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001438:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 800143a:	2220      	movs	r2, #32
 800143c:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 800143e:	4b15      	ldr	r3, [pc, #84]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001440:	2200      	movs	r2, #0
 8001442:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001444:	4813      	ldr	r0, [pc, #76]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001446:	f000 fc75 	bl	8001d34 <HAL_DMA_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001450:	f7ff feda 	bl	8001208 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a0f      	ldr	r2, [pc, #60]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001458:	671a      	str	r2, [r3, #112]	@ 0x70
 800145a:	4a0e      	ldr	r2, [pc, #56]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a0c      	ldr	r2, [pc, #48]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001464:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001466:	4a0b      	ldr	r2, [pc, #44]	@ (8001494 <HAL_SAI_MspInit+0x1c0>)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 800146c:	bf00      	nop
 800146e:	3728      	adds	r7, #40	@ 0x28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40015804 	.word	0x40015804
 8001478:	2000b1ec 	.word	0x2000b1ec
 800147c:	40021000 	.word	0x40021000
 8001480:	48000400 	.word	0x48000400
 8001484:	2000b15c 	.word	0x2000b15c
 8001488:	4002006c 	.word	0x4002006c
 800148c:	40015824 	.word	0x40015824
 8001490:	48000800 	.word	0x48000800
 8001494:	2000b1a4 	.word	0x2000b1a4
 8001498:	40020080 	.word	0x40020080

0800149c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001514 <MX_SPI3_Init+0x78>)
 80014a4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014ac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80014b4:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014b6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80014ba:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014bc:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014c8:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014ce:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014d2:	2220      	movs	r2, #32
 80014d4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80014e8:	4b09      	ldr	r3, [pc, #36]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014ea:	2207      	movs	r2, #7
 80014ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014ee:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014f6:	2208      	movs	r2, #8
 80014f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014fa:	4805      	ldr	r0, [pc, #20]	@ (8001510 <MX_SPI3_Init+0x74>)
 80014fc:	f004 fe30 	bl	8006160 <HAL_SPI_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001506:	f7ff fe7f 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000b1f0 	.word	0x2000b1f0
 8001514:	40003c00 	.word	0x40003c00

08001518 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a25      	ldr	r2, [pc, #148]	@ (80015cc <HAL_SPI_MspInit+0xb4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d144      	bne.n	80015c4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800153a:	4b25      	ldr	r3, [pc, #148]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a24      	ldr	r2, [pc, #144]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001540:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001544:	6593      	str	r3, [r2, #88]	@ 0x58
 8001546:	4b22      	ldr	r3, [pc, #136]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001556:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155e:	4b1c      	ldr	r3, [pc, #112]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001562:	f003 0304 	and.w	r3, r3, #4
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	4a18      	ldr	r2, [pc, #96]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001576:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <HAL_SPI_MspInit+0xb8>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001582:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001594:	2306      	movs	r3, #6
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	480d      	ldr	r0, [pc, #52]	@ (80015d4 <HAL_SPI_MspInit+0xbc>)
 80015a0:	f000 fe3e 	bl	8002220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015a4:	2320      	movs	r3, #32
 80015a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a8:	2302      	movs	r3, #2
 80015aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b0:	2303      	movs	r3, #3
 80015b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015b4:	2306      	movs	r3, #6
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	@ (80015d8 <HAL_SPI_MspInit+0xc0>)
 80015c0:	f000 fe2e 	bl	8002220 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80015c4:	bf00      	nop
 80015c6:	3728      	adds	r7, #40	@ 0x28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40003c00 	.word	0x40003c00
 80015d0:	40021000 	.word	0x40021000
 80015d4:	48000800 	.word	0x48000800
 80015d8:	48000400 	.word	0x48000400

080015dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e2:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <HAL_MspInit+0x4c>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e6:	4a10      	ldr	r2, [pc, #64]	@ (8001628 <HAL_MspInit+0x4c>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80015ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001628 <HAL_MspInit+0x4c>)
 80015f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <HAL_MspInit+0x4c>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001628 <HAL_MspInit+0x4c>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	6593      	str	r3, [r2, #88]	@ 0x58
 8001606:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <HAL_MspInit+0x4c>)
 8001608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	210f      	movs	r1, #15
 8001616:	f06f 0001 	mvn.w	r0, #1
 800161a:	f000 fb54 	bl	8001cc6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000

0800162c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <NMI_Handler+0x4>

08001634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <HardFault_Handler+0x4>

0800163c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <MemManage_Handler+0x4>

08001644 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <BusFault_Handler+0x4>

0800164c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <UsageFault_Handler+0x4>

08001654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001666:	f000 fa0f 	bl	8001a88 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800166a:	f008 f9ad 	bl	80099c8 <xTaskGetSchedulerState>
 800166e:	4603      	mov	r3, r0
 8001670:	2b01      	cmp	r3, #1
 8001672:	d001      	beq.n	8001678 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001674:	f008 fd08 	bl	800a088 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001680:	4802      	ldr	r0, [pc, #8]	@ (800168c <DMA1_Channel6_IRQHandler+0x10>)
 8001682:	f000 fcee 	bl	8002062 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000b15c 	.word	0x2000b15c

08001690 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001694:	4802      	ldr	r0, [pc, #8]	@ (80016a0 <DMA1_Channel7_IRQHandler+0x10>)
 8001696:	f000 fce4 	bl	8002062 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	2000b1a4 	.word	0x2000b1a4

080016a4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <I2C2_EV_IRQHandler+0x10>)
 80016aa:	f001 f931 	bl	8002910 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000348 	.word	0x20000348

080016b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <USART2_IRQHandler+0x10>)
 80016be:	f005 fc0f 	bl	8006ee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	2000b258 	.word	0x2000b258

080016cc <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 80016d0:	4803      	ldr	r0, [pc, #12]	@ (80016e0 <SAI2_IRQHandler+0x14>)
 80016d2:	f004 f903 	bl	80058dc <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 80016d6:	4803      	ldr	r0, [pc, #12]	@ (80016e4 <SAI2_IRQHandler+0x18>)
 80016d8:	f004 f900 	bl	80058dc <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	2000b054 	.word	0x2000b054
 80016e4:	2000b0d8 	.word	0x2000b0d8

080016e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	e00a      	b.n	8001710 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016fa:	f3af 8000 	nop.w
 80016fe:	4601      	mov	r1, r0
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	60ba      	str	r2, [r7, #8]
 8001706:	b2ca      	uxtb	r2, r1
 8001708:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	dbf0      	blt.n	80016fa <_read+0x12>
  }

  return len;
 8001718:	687b      	ldr	r3, [r7, #4]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e009      	b.n	8001748 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1c5a      	adds	r2, r3, #1
 8001738:	60ba      	str	r2, [r7, #8]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fa21 	bl	8000b84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbf1      	blt.n	8001734 <_write+0x12>
  }
  return len;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_close>:

int _close(int file)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001782:	605a      	str	r2, [r3, #4]
  return 0;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <_isatty>:

int _isatty(int file)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017cc:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <_sbrk+0x5c>)
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <_sbrk+0x60>)
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <_sbrk+0x64>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d102      	bne.n	80017e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e0:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <_sbrk+0x64>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	@ (800182c <_sbrk+0x68>)
 80017e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017e6:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d207      	bcs.n	8001804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f4:	f009 fd20 	bl	800b238 <__errno>
 80017f8:	4603      	mov	r3, r0
 80017fa:	220c      	movs	r2, #12
 80017fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001802:	e009      	b.n	8001818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001804:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180a:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	4a05      	ldr	r2, [pc, #20]	@ (8001828 <_sbrk+0x64>)
 8001814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001816:	68fb      	ldr	r3, [r7, #12]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20018000 	.word	0x20018000
 8001824:	00000400 	.word	0x00000400
 8001828:	2000b254 	.word	0x2000b254
 800182c:	2000c140 	.word	0x2000c140

08001830 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <SystemInit+0x20>)
 8001836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800183a:	4a05      	ldr	r2, [pc, #20]	@ (8001850 <SystemInit+0x20>)
 800183c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001840:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 800185a:	4a15      	ldr	r2, [pc, #84]	@ (80018b0 <MX_USART2_UART_Init+0x5c>)
 800185c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800185e:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001860:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001864:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800186c:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 800187a:	220c      	movs	r2, #12
 800187c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001880:	2200      	movs	r2, #0
 8001882:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001886:	2200      	movs	r2, #0
 8001888:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART2_UART_Init+0x58>)
 8001898:	f005 f9fe 	bl	8006c98 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018a2:	f7ff fcb1 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	2000b258 	.word	0x2000b258
 80018b0:	40004400 	.word	0x40004400

080018b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b0ac      	sub	sp, #176	@ 0xb0
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2288      	movs	r2, #136	@ 0x88
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f009 fbf3 	bl	800b0c0 <memset>
  if(uartHandle->Instance==USART2)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a25      	ldr	r2, [pc, #148]	@ (8001974 <HAL_UART_MspInit+0xc0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d143      	bne.n	800196c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018e4:	2302      	movs	r3, #2
 80018e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	4618      	mov	r0, r3
 80018f2:	f002 f991 	bl	8003c18 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018fc:	f7ff fc84 	bl	8001208 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001900:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 8001902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001904:	4a1c      	ldr	r2, [pc, #112]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 8001906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800190a:	6593      	str	r3, [r2, #88]	@ 0x58
 800190c:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001918:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	4a16      	ldr	r2, [pc, #88]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001924:	4b14      	ldr	r3, [pc, #80]	@ (8001978 <HAL_UART_MspInit+0xc4>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001930:	230c      	movs	r3, #12
 8001932:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001936:	2302      	movs	r3, #2
 8001938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001948:	2307      	movs	r3, #7
 800194a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001952:	4619      	mov	r1, r3
 8001954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001958:	f000 fc62 	bl	8002220 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800195c:	2200      	movs	r2, #0
 800195e:	2105      	movs	r1, #5
 8001960:	2026      	movs	r0, #38	@ 0x26
 8001962:	f000 f9b0 	bl	8001cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001966:	2026      	movs	r0, #38	@ 0x26
 8001968:	f000 f9c9 	bl	8001cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800196c:	bf00      	nop
 800196e:	37b0      	adds	r7, #176	@ 0xb0
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40004400 	.word	0x40004400
 8001978:	40021000 	.word	0x40021000

0800197c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800197c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001980:	f7ff ff56 	bl	8001830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001984:	480c      	ldr	r0, [pc, #48]	@ (80019b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001986:	490d      	ldr	r1, [pc, #52]	@ (80019bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001988:	4a0d      	ldr	r2, [pc, #52]	@ (80019c0 <LoopForever+0xe>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a0a      	ldr	r2, [pc, #40]	@ (80019c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800199c:	4c0a      	ldr	r4, [pc, #40]	@ (80019c8 <LoopForever+0x16>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019aa:	f009 fc4b 	bl	800b244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ae:	f7ff fa9f 	bl	8000ef0 <main>

080019b2 <LoopForever>:

LoopForever:
    b LoopForever
 80019b2:	e7fe      	b.n	80019b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019bc:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80019c0:	0800c27c 	.word	0x0800c27c
  ldr r2, =_sbss
 80019c4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80019c8:	2000c140 	.word	0x2000c140

080019cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <ADC1_2_IRQHandler>
	...

080019d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019da:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <HAL_Init+0x3c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a0b      	ldr	r2, [pc, #44]	@ (8001a0c <HAL_Init+0x3c>)
 80019e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e6:	2003      	movs	r0, #3
 80019e8:	f000 f962 	bl	8001cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ec:	200f      	movs	r0, #15
 80019ee:	f000 f80f 	bl	8001a10 <HAL_InitTick>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d002      	beq.n	80019fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	e001      	b.n	8001a02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019fe:	f7ff fded 	bl	80015dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40022000 	.word	0x40022000

08001a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <HAL_InitTick+0x6c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d023      	beq.n	8001a6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a24:	4b16      	ldr	r3, [pc, #88]	@ (8001a80 <HAL_InitTick+0x70>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <HAL_InitTick+0x6c>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f96d 	bl	8001d1a <HAL_SYSTICK_Config>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10f      	bne.n	8001a66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d809      	bhi.n	8001a60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f937 	bl	8001cc6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a58:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <HAL_InitTick+0x74>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e007      	b.n	8001a70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	e004      	b.n	8001a70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
 8001a6a:	e001      	b.n	8001a70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000001c 	.word	0x2000001c
 8001a80:	20000014 	.word	0x20000014
 8001a84:	20000018 	.word	0x20000018

08001a88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_IncTick+0x20>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_IncTick+0x24>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <HAL_IncTick+0x24>)
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	2000001c 	.word	0x2000001c
 8001aac:	2000b2e0 	.word	0x2000b2e0

08001ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <HAL_GetTick+0x14>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	2000b2e0 	.word	0x2000b2e0

08001ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad0:	f7ff ffee 	bl	8001ab0 <HAL_GetTick>
 8001ad4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae0:	d005      	beq.n	8001aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_Delay+0x44>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aee:	bf00      	nop
 8001af0:	f7ff ffde 	bl	8001ab0 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d8f7      	bhi.n	8001af0 <HAL_Delay+0x28>
  {
  }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000001c 	.word	0x2000001c

08001b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b42:	4a04      	ldr	r2, [pc, #16]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	60d3      	str	r3, [r2, #12]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b5c:	4b04      	ldr	r3, [pc, #16]	@ (8001b70 <__NVIC_GetPriorityGrouping+0x18>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	f003 0307 	and.w	r3, r3, #7
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	db0b      	blt.n	8001b9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	f003 021f 	and.w	r2, r3, #31
 8001b8c:	4907      	ldr	r1, [pc, #28]	@ (8001bac <__NVIC_EnableIRQ+0x38>)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	2001      	movs	r0, #1
 8001b96:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	db0a      	blt.n	8001bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	490c      	ldr	r1, [pc, #48]	@ (8001bfc <__NVIC_SetPriority+0x4c>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	0112      	lsls	r2, r2, #4
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd8:	e00a      	b.n	8001bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4908      	ldr	r1, [pc, #32]	@ (8001c00 <__NVIC_SetPriority+0x50>)
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	3b04      	subs	r3, #4
 8001be8:	0112      	lsls	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	440b      	add	r3, r1
 8001bee:	761a      	strb	r2, [r3, #24]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000e100 	.word	0xe000e100
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	@ 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f1c3 0307 	rsb	r3, r3, #7
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	bf28      	it	cs
 8001c22:	2304      	movcs	r3, #4
 8001c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d902      	bls.n	8001c34 <NVIC_EncodePriority+0x30>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3b03      	subs	r3, #3
 8001c32:	e000      	b.n	8001c36 <NVIC_EncodePriority+0x32>
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	401a      	ands	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43d9      	mvns	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	4313      	orrs	r3, r2
         );
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3724      	adds	r7, #36	@ 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c7c:	d301      	bcc.n	8001c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00f      	b.n	8001ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <SysTick_Config+0x40>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8a:	210f      	movs	r1, #15
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f7ff ff8e 	bl	8001bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <SysTick_Config+0x40>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9a:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <SysTick_Config+0x40>)
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	e000e010 	.word	0xe000e010

08001cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ff29 	bl	8001b10 <__NVIC_SetPriorityGrouping>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff3e 	bl	8001b58 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff8e 	bl	8001c04 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5d 	bl	8001bb0 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff31 	bl	8001b74 <__NVIC_EnableIRQ>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ffa2 	bl	8001c6c <SysTick_Config>
 8001d28:	4603      	mov	r3, r0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e098      	b.n	8001e78 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001e84 <HAL_DMA_Init+0x150>)
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d80f      	bhi.n	8001d72 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	4b4b      	ldr	r3, [pc, #300]	@ (8001e88 <HAL_DMA_Init+0x154>)
 8001d5a:	4413      	add	r3, r2
 8001d5c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e8c <HAL_DMA_Init+0x158>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	091b      	lsrs	r3, r3, #4
 8001d64:	009a      	lsls	r2, r3, #2
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a48      	ldr	r2, [pc, #288]	@ (8001e90 <HAL_DMA_Init+0x15c>)
 8001d6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d70:	e00e      	b.n	8001d90 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	461a      	mov	r2, r3
 8001d78:	4b46      	ldr	r3, [pc, #280]	@ (8001e94 <HAL_DMA_Init+0x160>)
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a43      	ldr	r2, [pc, #268]	@ (8001e8c <HAL_DMA_Init+0x158>)
 8001d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d82:	091b      	lsrs	r3, r3, #4
 8001d84:	009a      	lsls	r2, r3, #2
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a42      	ldr	r2, [pc, #264]	@ (8001e98 <HAL_DMA_Init+0x164>)
 8001d8e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001daa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001db4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001dea:	d039      	beq.n	8001e60 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df0:	4a27      	ldr	r2, [pc, #156]	@ (8001e90 <HAL_DMA_Init+0x15c>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d11a      	bne.n	8001e2c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001df6:	4b29      	ldr	r3, [pc, #164]	@ (8001e9c <HAL_DMA_Init+0x168>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfe:	f003 031c 	and.w	r3, r3, #28
 8001e02:	210f      	movs	r1, #15
 8001e04:	fa01 f303 	lsl.w	r3, r1, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	4924      	ldr	r1, [pc, #144]	@ (8001e9c <HAL_DMA_Init+0x168>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e10:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <HAL_DMA_Init+0x168>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6859      	ldr	r1, [r3, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1c:	f003 031c 	and.w	r3, r3, #28
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	491d      	ldr	r1, [pc, #116]	@ (8001e9c <HAL_DMA_Init+0x168>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	600b      	str	r3, [r1, #0]
 8001e2a:	e019      	b.n	8001e60 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea0 <HAL_DMA_Init+0x16c>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e34:	f003 031c 	and.w	r3, r3, #28
 8001e38:	210f      	movs	r1, #15
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	4917      	ldr	r1, [pc, #92]	@ (8001ea0 <HAL_DMA_Init+0x16c>)
 8001e42:	4013      	ands	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e46:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <HAL_DMA_Init+0x16c>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6859      	ldr	r1, [r3, #4]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f003 031c 	and.w	r3, r3, #28
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	4911      	ldr	r1, [pc, #68]	@ (8001ea0 <HAL_DMA_Init+0x16c>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	40020407 	.word	0x40020407
 8001e88:	bffdfff8 	.word	0xbffdfff8
 8001e8c:	cccccccd 	.word	0xcccccccd
 8001e90:	40020000 	.word	0x40020000
 8001e94:	bffdfbf8 	.word	0xbffdfbf8
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	400200a8 	.word	0x400200a8
 8001ea0:	400204a8 	.word	0x400204a8

08001ea4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d101      	bne.n	8001ec4 <HAL_DMA_Start_IT+0x20>
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	e04b      	b.n	8001f5c <HAL_DMA_Start_IT+0xb8>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d13a      	bne.n	8001f4e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2202      	movs	r2, #2
 8001edc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0201 	bic.w	r2, r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	68b9      	ldr	r1, [r7, #8]
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f000 f95f 	bl	80021c0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d008      	beq.n	8001f1c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 020e 	orr.w	r2, r2, #14
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	e00f      	b.n	8001f3c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0204 	bic.w	r2, r2, #4
 8001f2a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 020a 	orr.w	r2, r2, #10
 8001f3a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	e005      	b.n	8001f5a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001f56:	2302      	movs	r3, #2
 8001f58:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d008      	beq.n	8001f8e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2204      	movs	r2, #4
 8001f80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e022      	b.n	8001fd4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 020e 	bic.w	r2, r2, #14
 8001f9c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0201 	bic.w	r2, r2, #1
 8001fac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	f003 021c 	and.w	r2, r3, #28
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	2101      	movs	r1, #1
 8001fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3714      	adds	r7, #20
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d005      	beq.n	8002004 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2204      	movs	r2, #4
 8001ffc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	73fb      	strb	r3, [r7, #15]
 8002002:	e029      	b.n	8002058 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 020e 	bic.w	r2, r2, #14
 8002012:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f022 0201 	bic.w	r2, r2, #1
 8002022:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002028:	f003 021c 	and.w	r2, r3, #28
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	2101      	movs	r1, #1
 8002032:	fa01 f202 	lsl.w	r2, r1, r2
 8002036:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	4798      	blx	r3
    }
  }
  return status;
 8002058:	7bfb      	ldrb	r3, [r7, #15]
}
 800205a:	4618      	mov	r0, r3
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b084      	sub	sp, #16
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	f003 031c 	and.w	r3, r3, #28
 8002082:	2204      	movs	r2, #4
 8002084:	409a      	lsls	r2, r3
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4013      	ands	r3, r2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d026      	beq.n	80020dc <HAL_DMA_IRQHandler+0x7a>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d021      	beq.n	80020dc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d107      	bne.n	80020b6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0204 	bic.w	r2, r2, #4
 80020b4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ba:	f003 021c 	and.w	r2, r3, #28
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c2:	2104      	movs	r1, #4
 80020c4:	fa01 f202 	lsl.w	r2, r1, r2
 80020c8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d071      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80020da:	e06c      	b.n	80021b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e0:	f003 031c 	and.w	r3, r3, #28
 80020e4:	2202      	movs	r2, #2
 80020e6:	409a      	lsls	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d02e      	beq.n	800214e <HAL_DMA_IRQHandler+0xec>
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d029      	beq.n	800214e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0320 	and.w	r3, r3, #32
 8002104:	2b00      	cmp	r3, #0
 8002106:	d10b      	bne.n	8002120 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 020a 	bic.w	r2, r2, #10
 8002116:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002124:	f003 021c 	and.w	r2, r3, #28
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	2102      	movs	r1, #2
 800212e:	fa01 f202 	lsl.w	r2, r1, r2
 8002132:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002140:	2b00      	cmp	r3, #0
 8002142:	d038      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800214c:	e033      	b.n	80021b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f003 031c 	and.w	r3, r3, #28
 8002156:	2208      	movs	r2, #8
 8002158:	409a      	lsls	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4013      	ands	r3, r2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d02a      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x156>
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	2b00      	cmp	r3, #0
 800216a:	d025      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 020e 	bic.w	r2, r2, #14
 800217a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002180:	f003 021c 	and.w	r2, r3, #28
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002188:	2101      	movs	r1, #1
 800218a:	fa01 f202 	lsl.w	r2, r1, r2
 800218e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d004      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80021b6:	bf00      	nop
 80021b8:	bf00      	nop
}
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f003 021c 	and.w	r2, r3, #28
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	2101      	movs	r1, #1
 80021dc:	fa01 f202 	lsl.w	r2, r1, r2
 80021e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d108      	bne.n	8002204 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002202:	e007      	b.n	8002214 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	60da      	str	r2, [r3, #12]
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800222e:	e17f      	b.n	8002530 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2101      	movs	r1, #1
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	fa01 f303 	lsl.w	r3, r1, r3
 800223c:	4013      	ands	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 8171 	beq.w	800252a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0303 	and.w	r3, r3, #3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d005      	beq.n	8002260 <HAL_GPIO_Init+0x40>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d130      	bne.n	80022c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	2203      	movs	r2, #3
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002296:	2201      	movs	r2, #1
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43db      	mvns	r3, r3
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	091b      	lsrs	r3, r3, #4
 80022ac:	f003 0201 	and.w	r2, r3, #1
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d118      	bne.n	8002300 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022d4:	2201      	movs	r2, #1
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	08db      	lsrs	r3, r3, #3
 80022ea:	f003 0201 	and.w	r2, r3, #1
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	2b03      	cmp	r3, #3
 800230a:	d017      	beq.n	800233c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	2203      	movs	r2, #3
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4013      	ands	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	4313      	orrs	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d123      	bne.n	8002390 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	08da      	lsrs	r2, r3, #3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3208      	adds	r2, #8
 8002350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002354:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	220f      	movs	r2, #15
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	691a      	ldr	r2, [r3, #16]
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	08da      	lsrs	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3208      	adds	r2, #8
 800238a:	6939      	ldr	r1, [r7, #16]
 800238c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	2203      	movs	r2, #3
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4013      	ands	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 0203 	and.w	r2, r3, #3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 80ac 	beq.w	800252a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002550 <HAL_GPIO_Init+0x330>)
 80023d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d6:	4a5e      	ldr	r2, [pc, #376]	@ (8002550 <HAL_GPIO_Init+0x330>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80023de:	4b5c      	ldr	r3, [pc, #368]	@ (8002550 <HAL_GPIO_Init+0x330>)
 80023e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023ea:	4a5a      	ldr	r2, [pc, #360]	@ (8002554 <HAL_GPIO_Init+0x334>)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	089b      	lsrs	r3, r3, #2
 80023f0:	3302      	adds	r3, #2
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	220f      	movs	r2, #15
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002414:	d025      	beq.n	8002462 <HAL_GPIO_Init+0x242>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a4f      	ldr	r2, [pc, #316]	@ (8002558 <HAL_GPIO_Init+0x338>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d01f      	beq.n	800245e <HAL_GPIO_Init+0x23e>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a4e      	ldr	r2, [pc, #312]	@ (800255c <HAL_GPIO_Init+0x33c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d019      	beq.n	800245a <HAL_GPIO_Init+0x23a>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a4d      	ldr	r2, [pc, #308]	@ (8002560 <HAL_GPIO_Init+0x340>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d013      	beq.n	8002456 <HAL_GPIO_Init+0x236>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a4c      	ldr	r2, [pc, #304]	@ (8002564 <HAL_GPIO_Init+0x344>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00d      	beq.n	8002452 <HAL_GPIO_Init+0x232>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a4b      	ldr	r2, [pc, #300]	@ (8002568 <HAL_GPIO_Init+0x348>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d007      	beq.n	800244e <HAL_GPIO_Init+0x22e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4a      	ldr	r2, [pc, #296]	@ (800256c <HAL_GPIO_Init+0x34c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d101      	bne.n	800244a <HAL_GPIO_Init+0x22a>
 8002446:	2306      	movs	r3, #6
 8002448:	e00c      	b.n	8002464 <HAL_GPIO_Init+0x244>
 800244a:	2307      	movs	r3, #7
 800244c:	e00a      	b.n	8002464 <HAL_GPIO_Init+0x244>
 800244e:	2305      	movs	r3, #5
 8002450:	e008      	b.n	8002464 <HAL_GPIO_Init+0x244>
 8002452:	2304      	movs	r3, #4
 8002454:	e006      	b.n	8002464 <HAL_GPIO_Init+0x244>
 8002456:	2303      	movs	r3, #3
 8002458:	e004      	b.n	8002464 <HAL_GPIO_Init+0x244>
 800245a:	2302      	movs	r3, #2
 800245c:	e002      	b.n	8002464 <HAL_GPIO_Init+0x244>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <HAL_GPIO_Init+0x244>
 8002462:	2300      	movs	r3, #0
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	f002 0203 	and.w	r2, r2, #3
 800246a:	0092      	lsls	r2, r2, #2
 800246c:	4093      	lsls	r3, r2
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002474:	4937      	ldr	r1, [pc, #220]	@ (8002554 <HAL_GPIO_Init+0x334>)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	089b      	lsrs	r3, r3, #2
 800247a:	3302      	adds	r3, #2
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002482:	4b3b      	ldr	r3, [pc, #236]	@ (8002570 <HAL_GPIO_Init+0x350>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	43db      	mvns	r3, r3
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	4013      	ands	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024a6:	4a32      	ldr	r2, [pc, #200]	@ (8002570 <HAL_GPIO_Init+0x350>)
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024ac:	4b30      	ldr	r3, [pc, #192]	@ (8002570 <HAL_GPIO_Init+0x350>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4013      	ands	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d003      	beq.n	80024d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024d0:	4a27      	ldr	r2, [pc, #156]	@ (8002570 <HAL_GPIO_Init+0x350>)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024d6:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <HAL_GPIO_Init+0x350>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	43db      	mvns	r3, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4013      	ands	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002570 <HAL_GPIO_Init+0x350>)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002500:	4b1b      	ldr	r3, [pc, #108]	@ (8002570 <HAL_GPIO_Init+0x350>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	43db      	mvns	r3, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4013      	ands	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4313      	orrs	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002524:	4a12      	ldr	r2, [pc, #72]	@ (8002570 <HAL_GPIO_Init+0x350>)
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	f47f ae78 	bne.w	8002230 <HAL_GPIO_Init+0x10>
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	371c      	adds	r7, #28
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40021000 	.word	0x40021000
 8002554:	40010000 	.word	0x40010000
 8002558:	48000400 	.word	0x48000400
 800255c:	48000800 	.word	0x48000800
 8002560:	48000c00 	.word	0x48000c00
 8002564:	48001000 	.word	0x48001000
 8002568:	48001400 	.word	0x48001400
 800256c:	48001800 	.word	0x48001800
 8002570:	40010400 	.word	0x40010400

08002574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	807b      	strh	r3, [r7, #2]
 8002580:	4613      	mov	r3, r2
 8002582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002584:	787b      	ldrb	r3, [r7, #1]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002590:	e002      	b.n	8002598 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002592:	887a      	ldrh	r2, [r7, #2]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e08d      	b.n	80026d2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe f974 	bl	80008b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2224      	movs	r2, #36	@ 0x24
 80025d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0201 	bic.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002604:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d107      	bne.n	800261e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	e006      	b.n	800262c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800262a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d108      	bne.n	8002646 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002642:	605a      	str	r2, [r3, #4]
 8002644:	e007      	b.n	8002656 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002654:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002664:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002668:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68da      	ldr	r2, [r3, #12]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002678:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691a      	ldr	r2, [r3, #16]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69d9      	ldr	r1, [r3, #28]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1a      	ldr	r2, [r3, #32]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2220      	movs	r2, #32
 80026be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b088      	sub	sp, #32
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	4608      	mov	r0, r1
 80026e6:	4611      	mov	r1, r2
 80026e8:	461a      	mov	r2, r3
 80026ea:	4603      	mov	r3, r0
 80026ec:	817b      	strh	r3, [r7, #10]
 80026ee:	460b      	mov	r3, r1
 80026f0:	813b      	strh	r3, [r7, #8]
 80026f2:	4613      	mov	r3, r2
 80026f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b20      	cmp	r3, #32
 8002700:	f040 80fd 	bne.w	80028fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <HAL_I2C_Mem_Read+0x34>
 800270a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800270c:	2b00      	cmp	r3, #0
 800270e:	d105      	bne.n	800271c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002716:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e0f1      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_I2C_Mem_Read+0x4e>
 8002726:	2302      	movs	r3, #2
 8002728:	e0ea      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002732:	f7ff f9bd 	bl	8001ab0 <HAL_GetTick>
 8002736:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2319      	movs	r3, #25
 800273e:	2201      	movs	r2, #1
 8002740:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f975 	bl	8002a34 <I2C_WaitOnFlagUntilTimeout>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0d5      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2222      	movs	r2, #34	@ 0x22
 8002758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2240      	movs	r2, #64	@ 0x40
 8002760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6a3a      	ldr	r2, [r7, #32]
 800276e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002774:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800277c:	88f8      	ldrh	r0, [r7, #6]
 800277e:	893a      	ldrh	r2, [r7, #8]
 8002780:	8979      	ldrh	r1, [r7, #10]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	9301      	str	r3, [sp, #4]
 8002786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	4603      	mov	r3, r0
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 f8d9 	bl	8002944 <I2C_RequestMemoryRead>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d005      	beq.n	80027a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e0ad      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2bff      	cmp	r3, #255	@ 0xff
 80027ac:	d90e      	bls.n	80027cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2201      	movs	r2, #1
 80027b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	8979      	ldrh	r1, [r7, #10]
 80027bc:	4b52      	ldr	r3, [pc, #328]	@ (8002908 <HAL_I2C_Mem_Read+0x22c>)
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 faf9 	bl	8002dbc <I2C_TransferConfig>
 80027ca:	e00f      	b.n	80027ec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	8979      	ldrh	r1, [r7, #10]
 80027de:	4b4a      	ldr	r3, [pc, #296]	@ (8002908 <HAL_I2C_Mem_Read+0x22c>)
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fae8 	bl	8002dbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f2:	2200      	movs	r2, #0
 80027f4:	2104      	movs	r1, #4
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f91c 	bl	8002a34 <I2C_WaitOnFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e07c      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282e:	b29b      	uxth	r3, r3
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d034      	beq.n	80028ac <HAL_I2C_Mem_Read+0x1d0>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002846:	2b00      	cmp	r3, #0
 8002848:	d130      	bne.n	80028ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002850:	2200      	movs	r2, #0
 8002852:	2180      	movs	r1, #128	@ 0x80
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f000 f8ed 	bl	8002a34 <I2C_WaitOnFlagUntilTimeout>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e04d      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002868:	b29b      	uxth	r3, r3
 800286a:	2bff      	cmp	r3, #255	@ 0xff
 800286c:	d90e      	bls.n	800288c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2201      	movs	r2, #1
 8002872:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002878:	b2da      	uxtb	r2, r3
 800287a:	8979      	ldrh	r1, [r7, #10]
 800287c:	2300      	movs	r3, #0
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 fa99 	bl	8002dbc <I2C_TransferConfig>
 800288a:	e00f      	b.n	80028ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002890:	b29a      	uxth	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289a:	b2da      	uxtb	r2, r3
 800289c:	8979      	ldrh	r1, [r7, #10]
 800289e:	2300      	movs	r3, #0
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 fa88 	bl	8002dbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d19a      	bne.n	80027ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 f95a 	bl	8002b74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e01a      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2220      	movs	r2, #32
 80028d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6859      	ldr	r1, [r3, #4]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b0b      	ldr	r3, [pc, #44]	@ (800290c <HAL_I2C_Mem_Read+0x230>)
 80028de:	400b      	ands	r3, r1
 80028e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
  }
}
 8002900:	4618      	mov	r0, r3
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	80002400 	.word	0x80002400
 800290c:	fe00e800 	.word	0xfe00e800

08002910 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292c:	2b00      	cmp	r3, #0
 800292e:	d005      	beq.n	800293c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	68f9      	ldr	r1, [r7, #12]
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
  }
}
 800293c:	bf00      	nop
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	4608      	mov	r0, r1
 800294e:	4611      	mov	r1, r2
 8002950:	461a      	mov	r2, r3
 8002952:	4603      	mov	r3, r0
 8002954:	817b      	strh	r3, [r7, #10]
 8002956:	460b      	mov	r3, r1
 8002958:	813b      	strh	r3, [r7, #8]
 800295a:	4613      	mov	r3, r2
 800295c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800295e:	88fb      	ldrh	r3, [r7, #6]
 8002960:	b2da      	uxtb	r2, r3
 8002962:	8979      	ldrh	r1, [r7, #10]
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <I2C_RequestMemoryRead+0xa4>)
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	2300      	movs	r3, #0
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 fa26 	bl	8002dbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002970:	69fa      	ldr	r2, [r7, #28]
 8002972:	69b9      	ldr	r1, [r7, #24]
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 f8b6 	bl	8002ae6 <I2C_WaitOnTXISFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e02c      	b.n	80029de <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002984:	88fb      	ldrh	r3, [r7, #6]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d105      	bne.n	8002996 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800298a:	893b      	ldrh	r3, [r7, #8]
 800298c:	b2da      	uxtb	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	629a      	str	r2, [r3, #40]	@ 0x28
 8002994:	e015      	b.n	80029c2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002996:	893b      	ldrh	r3, [r7, #8]
 8002998:	0a1b      	lsrs	r3, r3, #8
 800299a:	b29b      	uxth	r3, r3
 800299c:	b2da      	uxtb	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029a4:	69fa      	ldr	r2, [r7, #28]
 80029a6:	69b9      	ldr	r1, [r7, #24]
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f89c 	bl	8002ae6 <I2C_WaitOnTXISFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e012      	b.n	80029de <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029b8:	893b      	ldrh	r3, [r7, #8]
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2200      	movs	r2, #0
 80029ca:	2140      	movs	r1, #64	@ 0x40
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 f831 	bl	8002a34 <I2C_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	80002000 	.word	0x80002000

080029ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d103      	bne.n	8002a0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2200      	movs	r2, #0
 8002a08:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d007      	beq.n	8002a28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699a      	ldr	r2, [r3, #24]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	619a      	str	r2, [r3, #24]
  }
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	4613      	mov	r3, r2
 8002a42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a44:	e03b      	b.n	8002abe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	6839      	ldr	r1, [r7, #0]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 f8d6 	bl	8002bfc <I2C_IsErrorOccurred>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e041      	b.n	8002ade <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a60:	d02d      	beq.n	8002abe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a62:	f7ff f825 	bl	8001ab0 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d302      	bcc.n	8002a78 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d122      	bne.n	8002abe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	4013      	ands	r3, r2
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	bf0c      	ite	eq
 8002a88:	2301      	moveq	r3, #1
 8002a8a:	2300      	movne	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d113      	bne.n	8002abe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9a:	f043 0220 	orr.w	r2, r3, #32
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2220      	movs	r2, #32
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e00f      	b.n	8002ade <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	699a      	ldr	r2, [r3, #24]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	68ba      	ldr	r2, [r7, #8]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	bf0c      	ite	eq
 8002ace:	2301      	moveq	r3, #1
 8002ad0:	2300      	movne	r3, #0
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d0b4      	beq.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b084      	sub	sp, #16
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	60f8      	str	r0, [r7, #12]
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002af2:	e033      	b.n	8002b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	68b9      	ldr	r1, [r7, #8]
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 f87f 	bl	8002bfc <I2C_IsErrorOccurred>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e031      	b.n	8002b6c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0e:	d025      	beq.n	8002b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b10:	f7fe ffce 	bl	8001ab0 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d302      	bcc.n	8002b26 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d11a      	bne.n	8002b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d013      	beq.n	8002b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b38:	f043 0220 	orr.w	r2, r3, #32
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e007      	b.n	8002b6c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d1c4      	bne.n	8002af4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b80:	e02f      	b.n	8002be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 f838 	bl	8002bfc <I2C_IsErrorOccurred>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e02d      	b.n	8002bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b96:	f7fe ff8b 	bl	8001ab0 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d302      	bcc.n	8002bac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d11a      	bne.n	8002be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	f003 0320 	and.w	r3, r3, #32
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d013      	beq.n	8002be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f043 0220 	orr.w	r2, r3, #32
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2220      	movs	r2, #32
 8002bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e007      	b.n	8002bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	f003 0320 	and.w	r3, r3, #32
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d1c8      	bne.n	8002b82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	@ 0x28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	f003 0310 	and.w	r3, r3, #16
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d068      	beq.n	8002cfa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2210      	movs	r2, #16
 8002c2e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c30:	e049      	b.n	8002cc6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c38:	d045      	beq.n	8002cc6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c3a:	f7fe ff39 	bl	8001ab0 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d302      	bcc.n	8002c50 <I2C_IsErrorOccurred+0x54>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d13a      	bne.n	8002cc6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c5a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c62:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c72:	d121      	bne.n	8002cb8 <I2C_IsErrorOccurred+0xbc>
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c7a:	d01d      	beq.n	8002cb8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c7c:	7cfb      	ldrb	r3, [r7, #19]
 8002c7e:	2b20      	cmp	r3, #32
 8002c80:	d01a      	beq.n	8002cb8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c90:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c92:	f7fe ff0d 	bl	8001ab0 <HAL_GetTick>
 8002c96:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c98:	e00e      	b.n	8002cb8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c9a:	f7fe ff09 	bl	8001ab0 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b19      	cmp	r3, #25
 8002ca6:	d907      	bls.n	8002cb8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	f043 0320 	orr.w	r3, r3, #32
 8002cae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002cb6:	e006      	b.n	8002cc6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f003 0320 	and.w	r3, r3, #32
 8002cc2:	2b20      	cmp	r3, #32
 8002cc4:	d1e9      	bne.n	8002c9a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	f003 0320 	and.w	r3, r3, #32
 8002cd0:	2b20      	cmp	r3, #32
 8002cd2:	d003      	beq.n	8002cdc <I2C_IsErrorOccurred+0xe0>
 8002cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0aa      	beq.n	8002c32 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d103      	bne.n	8002cec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00b      	beq.n	8002d24 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00b      	beq.n	8002d46 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f043 0308 	orr.w	r3, r3, #8
 8002d34:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00b      	beq.n	8002d68 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f043 0302 	orr.w	r3, r3, #2
 8002d56:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d01c      	beq.n	8002daa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f7ff fe3b 	bl	80029ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6859      	ldr	r1, [r3, #4]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <I2C_IsErrorOccurred+0x1bc>)
 8002d82:	400b      	ands	r3, r1
 8002d84:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2220      	movs	r2, #32
 8002d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002daa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3728      	adds	r7, #40	@ 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	fe00e800 	.word	0xfe00e800

08002dbc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	607b      	str	r3, [r7, #4]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	817b      	strh	r3, [r7, #10]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dce:	897b      	ldrh	r3, [r7, #10]
 8002dd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dd4:	7a7b      	ldrb	r3, [r7, #9]
 8002dd6:	041b      	lsls	r3, r3, #16
 8002dd8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ddc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002dea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	0d5b      	lsrs	r3, r3, #21
 8002df6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002dfa:	4b08      	ldr	r3, [pc, #32]	@ (8002e1c <I2C_TransferConfig+0x60>)
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	ea02 0103 	and.w	r1, r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e0e:	bf00      	nop
 8002e10:	371c      	adds	r7, #28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	03ff63ff 	.word	0x03ff63ff

08002e20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b20      	cmp	r3, #32
 8002e34:	d138      	bne.n	8002ea8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d101      	bne.n	8002e44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e032      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2224      	movs	r2, #36	@ 0x24
 8002e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6819      	ldr	r1, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0201 	orr.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e000      	b.n	8002eaa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ea8:	2302      	movs	r3, #2
  }
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b085      	sub	sp, #20
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
 8002ebe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b20      	cmp	r3, #32
 8002eca:	d139      	bne.n	8002f40 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d101      	bne.n	8002eda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	e033      	b.n	8002f42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2224      	movs	r2, #36	@ 0x24
 8002ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f08:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f042 0201 	orr.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e000      	b.n	8002f42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f40:	2302      	movs	r3, #2
  }
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
	...

08002f50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f54:	4b04      	ldr	r3, [pc, #16]	@ (8002f68 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40007000 	.word	0x40007000

08002f6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f7a:	d130      	bne.n	8002fde <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f7c:	4b23      	ldr	r3, [pc, #140]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f88:	d038      	beq.n	8002ffc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f8a:	4b20      	ldr	r3, [pc, #128]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f92:	4a1e      	ldr	r2, [pc, #120]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f98:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003010 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2232      	movs	r2, #50	@ 0x32
 8002fa0:	fb02 f303 	mul.w	r3, r2, r3
 8002fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8003014 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002faa:	0c9b      	lsrs	r3, r3, #18
 8002fac:	3301      	adds	r3, #1
 8002fae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fb0:	e002      	b.n	8002fb8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fb8:	4b14      	ldr	r3, [pc, #80]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fc4:	d102      	bne.n	8002fcc <HAL_PWREx_ControlVoltageScaling+0x60>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1f2      	bne.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fd8:	d110      	bne.n	8002ffc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e00f      	b.n	8002ffe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fde:	4b0b      	ldr	r3, [pc, #44]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fea:	d007      	beq.n	8002ffc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fec:	4b07      	ldr	r3, [pc, #28]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ff4:	4a05      	ldr	r2, [pc, #20]	@ (800300c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ffa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	40007000 	.word	0x40007000
 8003010:	20000014 	.word	0x20000014
 8003014:	431bde83 	.word	0x431bde83

08003018 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e3ca      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800302a:	4b97      	ldr	r3, [pc, #604]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 030c 	and.w	r3, r3, #12
 8003032:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003034:	4b94      	ldr	r3, [pc, #592]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f003 0303 	and.w	r3, r3, #3
 800303c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0310 	and.w	r3, r3, #16
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 80e4 	beq.w	8003214 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d007      	beq.n	8003062 <HAL_RCC_OscConfig+0x4a>
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	2b0c      	cmp	r3, #12
 8003056:	f040 808b 	bne.w	8003170 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2b01      	cmp	r3, #1
 800305e:	f040 8087 	bne.w	8003170 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003062:	4b89      	ldr	r3, [pc, #548]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_RCC_OscConfig+0x62>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e3a2      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1a      	ldr	r2, [r3, #32]
 800307e:	4b82      	ldr	r3, [pc, #520]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	2b00      	cmp	r3, #0
 8003088:	d004      	beq.n	8003094 <HAL_RCC_OscConfig+0x7c>
 800308a:	4b7f      	ldr	r3, [pc, #508]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003092:	e005      	b.n	80030a0 <HAL_RCC_OscConfig+0x88>
 8003094:	4b7c      	ldr	r3, [pc, #496]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800309a:	091b      	lsrs	r3, r3, #4
 800309c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d223      	bcs.n	80030ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fd55 	bl	8003b58 <RCC_SetFlashLatencyFromMSIRange>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e383      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030b8:	4b73      	ldr	r3, [pc, #460]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a72      	ldr	r2, [pc, #456]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030be:	f043 0308 	orr.w	r3, r3, #8
 80030c2:	6013      	str	r3, [r2, #0]
 80030c4:	4b70      	ldr	r3, [pc, #448]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	496d      	ldr	r1, [pc, #436]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030d6:	4b6c      	ldr	r3, [pc, #432]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	021b      	lsls	r3, r3, #8
 80030e4:	4968      	ldr	r1, [pc, #416]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	604b      	str	r3, [r1, #4]
 80030ea:	e025      	b.n	8003138 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030ec:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030f2:	f043 0308 	orr.w	r3, r3, #8
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b63      	ldr	r3, [pc, #396]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	4960      	ldr	r1, [pc, #384]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003106:	4313      	orrs	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800310a:	4b5f      	ldr	r3, [pc, #380]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	495b      	ldr	r1, [pc, #364]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800311a:	4313      	orrs	r3, r2
 800311c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d109      	bne.n	8003138 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a1b      	ldr	r3, [r3, #32]
 8003128:	4618      	mov	r0, r3
 800312a:	f000 fd15 	bl	8003b58 <RCC_SetFlashLatencyFromMSIRange>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e343      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003138:	f000 fc4a 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b52      	ldr	r3, [pc, #328]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	f003 030f 	and.w	r3, r3, #15
 8003148:	4950      	ldr	r1, [pc, #320]	@ (800328c <HAL_RCC_OscConfig+0x274>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	f003 031f 	and.w	r3, r3, #31
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
 8003154:	4a4e      	ldr	r2, [pc, #312]	@ (8003290 <HAL_RCC_OscConfig+0x278>)
 8003156:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003158:	4b4e      	ldr	r3, [pc, #312]	@ (8003294 <HAL_RCC_OscConfig+0x27c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f7fe fc57 	bl	8001a10 <HAL_InitTick>
 8003162:	4603      	mov	r3, r0
 8003164:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d052      	beq.n	8003212 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	e327      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d032      	beq.n	80031de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003178:	4b43      	ldr	r3, [pc, #268]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a42      	ldr	r2, [pc, #264]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003184:	f7fe fc94 	bl	8001ab0 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800318c:	f7fe fc90 	bl	8001ab0 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e310      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800319e:	4b3a      	ldr	r3, [pc, #232]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0f0      	beq.n	800318c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031aa:	4b37      	ldr	r3, [pc, #220]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a36      	ldr	r2, [pc, #216]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031b0:	f043 0308 	orr.w	r3, r3, #8
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b34      	ldr	r3, [pc, #208]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4931      	ldr	r1, [pc, #196]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	69db      	ldr	r3, [r3, #28]
 80031d4:	021b      	lsls	r3, r3, #8
 80031d6:	492c      	ldr	r1, [pc, #176]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	604b      	str	r3, [r1, #4]
 80031dc:	e01a      	b.n	8003214 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031de:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a29      	ldr	r2, [pc, #164]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 80031e4:	f023 0301 	bic.w	r3, r3, #1
 80031e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031ea:	f7fe fc61 	bl	8001ab0 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031f2:	f7fe fc5d 	bl	8001ab0 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e2dd      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003204:	4b20      	ldr	r3, [pc, #128]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f0      	bne.n	80031f2 <HAL_RCC_OscConfig+0x1da>
 8003210:	e000      	b.n	8003214 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003212:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b00      	cmp	r3, #0
 800321e:	d074      	beq.n	800330a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	2b08      	cmp	r3, #8
 8003224:	d005      	beq.n	8003232 <HAL_RCC_OscConfig+0x21a>
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	d10e      	bne.n	800324a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	2b03      	cmp	r3, #3
 8003230:	d10b      	bne.n	800324a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003232:	4b15      	ldr	r3, [pc, #84]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d064      	beq.n	8003308 <HAL_RCC_OscConfig+0x2f0>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d160      	bne.n	8003308 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e2ba      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003252:	d106      	bne.n	8003262 <HAL_RCC_OscConfig+0x24a>
 8003254:	4b0c      	ldr	r3, [pc, #48]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a0b      	ldr	r2, [pc, #44]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800325a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	e026      	b.n	80032b0 <HAL_RCC_OscConfig+0x298>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800326a:	d115      	bne.n	8003298 <HAL_RCC_OscConfig+0x280>
 800326c:	4b06      	ldr	r3, [pc, #24]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a05      	ldr	r2, [pc, #20]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 8003272:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	4b03      	ldr	r3, [pc, #12]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a02      	ldr	r2, [pc, #8]	@ (8003288 <HAL_RCC_OscConfig+0x270>)
 800327e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	e014      	b.n	80032b0 <HAL_RCC_OscConfig+0x298>
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000
 800328c:	0800c0f0 	.word	0x0800c0f0
 8003290:	20000014 	.word	0x20000014
 8003294:	20000018 	.word	0x20000018
 8003298:	4ba0      	ldr	r3, [pc, #640]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a9f      	ldr	r2, [pc, #636]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800329e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	4b9d      	ldr	r3, [pc, #628]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a9c      	ldr	r2, [pc, #624]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80032aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d013      	beq.n	80032e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fe fbfa 	bl	8001ab0 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032c0:	f7fe fbf6 	bl	8001ab0 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b64      	cmp	r3, #100	@ 0x64
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e276      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032d2:	4b92      	ldr	r3, [pc, #584]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0x2a8>
 80032de:	e014      	b.n	800330a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e0:	f7fe fbe6 	bl	8001ab0 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e8:	f7fe fbe2 	bl	8001ab0 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b64      	cmp	r3, #100	@ 0x64
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e262      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032fa:	4b88      	ldr	r3, [pc, #544]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f0      	bne.n	80032e8 <HAL_RCC_OscConfig+0x2d0>
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d060      	beq.n	80033d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b04      	cmp	r3, #4
 800331a:	d005      	beq.n	8003328 <HAL_RCC_OscConfig+0x310>
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2b0c      	cmp	r3, #12
 8003320:	d119      	bne.n	8003356 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b02      	cmp	r3, #2
 8003326:	d116      	bne.n	8003356 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003328:	4b7c      	ldr	r3, [pc, #496]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_RCC_OscConfig+0x328>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e23f      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003340:	4b76      	ldr	r3, [pc, #472]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	061b      	lsls	r3, r3, #24
 800334e:	4973      	ldr	r1, [pc, #460]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003354:	e040      	b.n	80033d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d023      	beq.n	80033a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800335e:	4b6f      	ldr	r3, [pc, #444]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a6e      	ldr	r2, [pc, #440]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336a:	f7fe fba1 	bl	8001ab0 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003370:	e008      	b.n	8003384 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003372:	f7fe fb9d 	bl	8001ab0 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e21d      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003384:	4b65      	ldr	r3, [pc, #404]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0f0      	beq.n	8003372 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003390:	4b62      	ldr	r3, [pc, #392]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	061b      	lsls	r3, r3, #24
 800339e:	495f      	ldr	r1, [pc, #380]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	604b      	str	r3, [r1, #4]
 80033a4:	e018      	b.n	80033d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033a6:	4b5d      	ldr	r3, [pc, #372]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a5c      	ldr	r2, [pc, #368]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b2:	f7fe fb7d 	bl	8001ab0 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ba:	f7fe fb79 	bl	8001ab0 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e1f9      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033cc:	4b53      	ldr	r3, [pc, #332]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f0      	bne.n	80033ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d03c      	beq.n	800345e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d01c      	beq.n	8003426 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ec:	4b4b      	ldr	r3, [pc, #300]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033f2:	4a4a      	ldr	r2, [pc, #296]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fc:	f7fe fb58 	bl	8001ab0 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003404:	f7fe fb54 	bl	8001ab0 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e1d4      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003416:	4b41      	ldr	r3, [pc, #260]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0ef      	beq.n	8003404 <HAL_RCC_OscConfig+0x3ec>
 8003424:	e01b      	b.n	800345e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003426:	4b3d      	ldr	r3, [pc, #244]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003428:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800342c:	4a3b      	ldr	r2, [pc, #236]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800342e:	f023 0301 	bic.w	r3, r3, #1
 8003432:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003436:	f7fe fb3b 	bl	8001ab0 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800343c:	e008      	b.n	8003450 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800343e:	f7fe fb37 	bl	8001ab0 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e1b7      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003450:	4b32      	ldr	r3, [pc, #200]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003452:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1ef      	bne.n	800343e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 80a6 	beq.w	80035b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346c:	2300      	movs	r3, #0
 800346e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003470:	4b2a      	ldr	r3, [pc, #168]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10d      	bne.n	8003498 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800347c:	4b27      	ldr	r3, [pc, #156]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800347e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003480:	4a26      	ldr	r2, [pc, #152]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003486:	6593      	str	r3, [r2, #88]	@ 0x58
 8003488:	4b24      	ldr	r3, [pc, #144]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800348a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003494:	2301      	movs	r3, #1
 8003496:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003498:	4b21      	ldr	r3, [pc, #132]	@ (8003520 <HAL_RCC_OscConfig+0x508>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d118      	bne.n	80034d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034a4:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <HAL_RCC_OscConfig+0x508>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <HAL_RCC_OscConfig+0x508>)
 80034aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b0:	f7fe fafe 	bl	8001ab0 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b8:	f7fe fafa 	bl	8001ab0 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e17a      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034ca:	4b15      	ldr	r3, [pc, #84]	@ (8003520 <HAL_RCC_OscConfig+0x508>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0f0      	beq.n	80034b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d108      	bne.n	80034f0 <HAL_RCC_OscConfig+0x4d8>
 80034de:	4b0f      	ldr	r3, [pc, #60]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80034e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e4:	4a0d      	ldr	r2, [pc, #52]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ee:	e029      	b.n	8003544 <HAL_RCC_OscConfig+0x52c>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2b05      	cmp	r3, #5
 80034f6:	d115      	bne.n	8003524 <HAL_RCC_OscConfig+0x50c>
 80034f8:	4b08      	ldr	r3, [pc, #32]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 80034fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fe:	4a07      	ldr	r2, [pc, #28]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003500:	f043 0304 	orr.w	r3, r3, #4
 8003504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003508:	4b04      	ldr	r3, [pc, #16]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 800350a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350e:	4a03      	ldr	r2, [pc, #12]	@ (800351c <HAL_RCC_OscConfig+0x504>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003518:	e014      	b.n	8003544 <HAL_RCC_OscConfig+0x52c>
 800351a:	bf00      	nop
 800351c:	40021000 	.word	0x40021000
 8003520:	40007000 	.word	0x40007000
 8003524:	4b9c      	ldr	r3, [pc, #624]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352a:	4a9b      	ldr	r2, [pc, #620]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800352c:	f023 0301 	bic.w	r3, r3, #1
 8003530:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003534:	4b98      	ldr	r3, [pc, #608]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800353a:	4a97      	ldr	r2, [pc, #604]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800353c:	f023 0304 	bic.w	r3, r3, #4
 8003540:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d016      	beq.n	800357a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800354c:	f7fe fab0 	bl	8001ab0 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003552:	e00a      	b.n	800356a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7fe faac 	bl	8001ab0 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e12a      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356a:	4b8b      	ldr	r3, [pc, #556]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800356c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ed      	beq.n	8003554 <HAL_RCC_OscConfig+0x53c>
 8003578:	e015      	b.n	80035a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800357a:	f7fe fa99 	bl	8001ab0 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003580:	e00a      	b.n	8003598 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f7fe fa95 	bl	8001ab0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003590:	4293      	cmp	r3, r2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e113      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003598:	4b7f      	ldr	r3, [pc, #508]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1ed      	bne.n	8003582 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035a6:	7ffb      	ldrb	r3, [r7, #31]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d105      	bne.n	80035b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ac:	4b7a      	ldr	r3, [pc, #488]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	4a79      	ldr	r2, [pc, #484]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80035b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035b6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80fe 	beq.w	80037be <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	f040 80d0 	bne.w	800376c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035cc:	4b72      	ldr	r3, [pc, #456]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035dc:	429a      	cmp	r2, r3
 80035de:	d130      	bne.n	8003642 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	3b01      	subs	r3, #1
 80035ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d127      	bne.n	8003642 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035fe:	429a      	cmp	r2, r3
 8003600:	d11f      	bne.n	8003642 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800360c:	2a07      	cmp	r2, #7
 800360e:	bf14      	ite	ne
 8003610:	2201      	movne	r2, #1
 8003612:	2200      	moveq	r2, #0
 8003614:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003616:	4293      	cmp	r3, r2
 8003618:	d113      	bne.n	8003642 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	085b      	lsrs	r3, r3, #1
 8003626:	3b01      	subs	r3, #1
 8003628:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800362a:	429a      	cmp	r2, r3
 800362c:	d109      	bne.n	8003642 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	085b      	lsrs	r3, r3, #1
 800363a:	3b01      	subs	r3, #1
 800363c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800363e:	429a      	cmp	r2, r3
 8003640:	d06e      	beq.n	8003720 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	2b0c      	cmp	r3, #12
 8003646:	d069      	beq.n	800371c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003648:	4b53      	ldr	r3, [pc, #332]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d105      	bne.n	8003660 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003654:	4b50      	ldr	r3, [pc, #320]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0ad      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003664:	4b4c      	ldr	r3, [pc, #304]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a4b      	ldr	r2, [pc, #300]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800366a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800366e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003670:	f7fe fa1e 	bl	8001ab0 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003678:	f7fe fa1a 	bl	8001ab0 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e09a      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800368a:	4b43      	ldr	r3, [pc, #268]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f0      	bne.n	8003678 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003696:	4b40      	ldr	r3, [pc, #256]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	4b40      	ldr	r3, [pc, #256]	@ (800379c <HAL_RCC_OscConfig+0x784>)
 800369c:	4013      	ands	r3, r2
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036a6:	3a01      	subs	r2, #1
 80036a8:	0112      	lsls	r2, r2, #4
 80036aa:	4311      	orrs	r1, r2
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036b0:	0212      	lsls	r2, r2, #8
 80036b2:	4311      	orrs	r1, r2
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036b8:	0852      	lsrs	r2, r2, #1
 80036ba:	3a01      	subs	r2, #1
 80036bc:	0552      	lsls	r2, r2, #21
 80036be:	4311      	orrs	r1, r2
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036c4:	0852      	lsrs	r2, r2, #1
 80036c6:	3a01      	subs	r2, #1
 80036c8:	0652      	lsls	r2, r2, #25
 80036ca:	4311      	orrs	r1, r2
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036d0:	0912      	lsrs	r2, r2, #4
 80036d2:	0452      	lsls	r2, r2, #17
 80036d4:	430a      	orrs	r2, r1
 80036d6:	4930      	ldr	r1, [pc, #192]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80036e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 80036ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036f4:	f7fe f9dc 	bl	8001ab0 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fc:	f7fe f9d8 	bl	8001ab0 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e058      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370e:	4b22      	ldr	r3, [pc, #136]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f0      	beq.n	80036fc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800371a:	e050      	b.n	80037be <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e04f      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003720:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d148      	bne.n	80037be <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800372c:	4b1a      	ldr	r3, [pc, #104]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a19      	ldr	r2, [pc, #100]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003732:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003736:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003738:	4b17      	ldr	r3, [pc, #92]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a16      	ldr	r2, [pc, #88]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 800373e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003742:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003744:	f7fe f9b4 	bl	8001ab0 <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374c:	f7fe f9b0 	bl	8001ab0 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e030      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d0f0      	beq.n	800374c <HAL_RCC_OscConfig+0x734>
 800376a:	e028      	b.n	80037be <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	2b0c      	cmp	r3, #12
 8003770:	d023      	beq.n	80037ba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a08      	ldr	r2, [pc, #32]	@ (8003798 <HAL_RCC_OscConfig+0x780>)
 8003778:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800377c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377e:	f7fe f997 	bl	8001ab0 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003784:	e00c      	b.n	80037a0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003786:	f7fe f993 	bl	8001ab0 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d905      	bls.n	80037a0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e013      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
 8003798:	40021000 	.word	0x40021000
 800379c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a0:	4b09      	ldr	r3, [pc, #36]	@ (80037c8 <HAL_RCC_OscConfig+0x7b0>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1ec      	bne.n	8003786 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037ac:	4b06      	ldr	r3, [pc, #24]	@ (80037c8 <HAL_RCC_OscConfig+0x7b0>)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	4905      	ldr	r1, [pc, #20]	@ (80037c8 <HAL_RCC_OscConfig+0x7b0>)
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_RCC_OscConfig+0x7b4>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	60cb      	str	r3, [r1, #12]
 80037b8:	e001      	b.n	80037be <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e000      	b.n	80037c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3720      	adds	r7, #32
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40021000 	.word	0x40021000
 80037cc:	feeefffc 	.word	0xfeeefffc

080037d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0e7      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037e4:	4b75      	ldr	r3, [pc, #468]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d910      	bls.n	8003814 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f2:	4b72      	ldr	r3, [pc, #456]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 0207 	bic.w	r2, r3, #7
 80037fa:	4970      	ldr	r1, [pc, #448]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4313      	orrs	r3, r2
 8003800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b6e      	ldr	r3, [pc, #440]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d001      	beq.n	8003814 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e0cf      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d010      	beq.n	8003842 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	4b66      	ldr	r3, [pc, #408]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800382c:	429a      	cmp	r2, r3
 800382e:	d908      	bls.n	8003842 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003830:	4b63      	ldr	r3, [pc, #396]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	4960      	ldr	r1, [pc, #384]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 800383e:	4313      	orrs	r3, r2
 8003840:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d04c      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b03      	cmp	r3, #3
 8003854:	d107      	bne.n	8003866 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003856:	4b5a      	ldr	r3, [pc, #360]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d121      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e0a6      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d107      	bne.n	800387e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800386e:	4b54      	ldr	r3, [pc, #336]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d115      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e09a      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d107      	bne.n	8003896 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003886:	4b4e      	ldr	r3, [pc, #312]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d109      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e08e      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003896:	4b4a      	ldr	r3, [pc, #296]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e086      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038a6:	4b46      	ldr	r3, [pc, #280]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f023 0203 	bic.w	r2, r3, #3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	4943      	ldr	r1, [pc, #268]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b8:	f7fe f8fa 	bl	8001ab0 <HAL_GetTick>
 80038bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038be:	e00a      	b.n	80038d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038c0:	f7fe f8f6 	bl	8001ab0 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e06e      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d6:	4b3a      	ldr	r3, [pc, #232]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 020c 	and.w	r2, r3, #12
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d1eb      	bne.n	80038c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d010      	beq.n	8003916 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	4b31      	ldr	r3, [pc, #196]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003900:	429a      	cmp	r2, r3
 8003902:	d208      	bcs.n	8003916 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003904:	4b2e      	ldr	r3, [pc, #184]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	492b      	ldr	r1, [pc, #172]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003912:	4313      	orrs	r3, r2
 8003914:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003916:	4b29      	ldr	r3, [pc, #164]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d210      	bcs.n	8003946 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003924:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f023 0207 	bic.w	r2, r3, #7
 800392c:	4923      	ldr	r1, [pc, #140]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	4313      	orrs	r3, r2
 8003932:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003934:	4b21      	ldr	r3, [pc, #132]	@ (80039bc <HAL_RCC_ClockConfig+0x1ec>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d001      	beq.n	8003946 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e036      	b.n	80039b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	d008      	beq.n	8003964 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003952:	4b1b      	ldr	r3, [pc, #108]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	4918      	ldr	r1, [pc, #96]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003960:	4313      	orrs	r3, r2
 8003962:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	2b00      	cmp	r3, #0
 800396e:	d009      	beq.n	8003984 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003970:	4b13      	ldr	r3, [pc, #76]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	4910      	ldr	r1, [pc, #64]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003980:	4313      	orrs	r3, r2
 8003982:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003984:	f000 f824 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8003988:	4602      	mov	r2, r0
 800398a:	4b0d      	ldr	r3, [pc, #52]	@ (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	091b      	lsrs	r3, r3, #4
 8003990:	f003 030f 	and.w	r3, r3, #15
 8003994:	490b      	ldr	r1, [pc, #44]	@ (80039c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003996:	5ccb      	ldrb	r3, [r1, r3]
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
 80039a0:	4a09      	ldr	r2, [pc, #36]	@ (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80039a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039a4:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <HAL_RCC_ClockConfig+0x1fc>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fe f831 	bl	8001a10 <HAL_InitTick>
 80039ae:	4603      	mov	r3, r0
 80039b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80039b2:	7afb      	ldrb	r3, [r7, #11]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40022000 	.word	0x40022000
 80039c0:	40021000 	.word	0x40021000
 80039c4:	0800c0f0 	.word	0x0800c0f0
 80039c8:	20000014 	.word	0x20000014
 80039cc:	20000018 	.word	0x20000018

080039d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b089      	sub	sp, #36	@ 0x24
 80039d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61fb      	str	r3, [r7, #28]
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039de:	4b3e      	ldr	r3, [pc, #248]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 030c 	and.w	r3, r3, #12
 80039e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039e8:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_GetSysClockFreq+0x34>
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	2b0c      	cmp	r3, #12
 80039fc:	d121      	bne.n	8003a42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d11e      	bne.n	8003a42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a04:	4b34      	ldr	r3, [pc, #208]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d107      	bne.n	8003a20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a10:	4b31      	ldr	r3, [pc, #196]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	f003 030f 	and.w	r3, r3, #15
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	e005      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a20:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003adc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10d      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a40:	e00a      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	d102      	bne.n	8003a4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a48:	4b25      	ldr	r3, [pc, #148]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a4a:	61bb      	str	r3, [r7, #24]
 8003a4c:	e004      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d101      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a54:	4b23      	ldr	r3, [pc, #140]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d134      	bne.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d003      	beq.n	8003a76 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b03      	cmp	r3, #3
 8003a72:	d003      	beq.n	8003a7c <HAL_RCC_GetSysClockFreq+0xac>
 8003a74:	e005      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a76:	4b1a      	ldr	r3, [pc, #104]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a78:	617b      	str	r3, [r7, #20]
      break;
 8003a7a:	e005      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a7c:	4b19      	ldr	r3, [pc, #100]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a7e:	617b      	str	r3, [r7, #20]
      break;
 8003a80:	e002      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	617b      	str	r3, [r7, #20]
      break;
 8003a86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a88:	4b13      	ldr	r3, [pc, #76]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	3301      	adds	r3, #1
 8003a94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a96:	4b10      	ldr	r3, [pc, #64]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	0a1b      	lsrs	r3, r3, #8
 8003a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	fb03 f202 	mul.w	r2, r3, r2
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aae:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	0e5b      	lsrs	r3, r3, #25
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	3301      	adds	r3, #1
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3724      	adds	r7, #36	@ 0x24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	0800c108 	.word	0x0800c108
 8003ae0:	00f42400 	.word	0x00f42400
 8003ae4:	007a1200 	.word	0x007a1200

08003ae8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003aec:	4b03      	ldr	r3, [pc, #12]	@ (8003afc <HAL_RCC_GetHCLKFreq+0x14>)
 8003aee:	681b      	ldr	r3, [r3, #0]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	20000014 	.word	0x20000014

08003b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b04:	f7ff fff0 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	4904      	ldr	r1, [pc, #16]	@ (8003b28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b16:	5ccb      	ldrb	r3, [r1, r3]
 8003b18:	f003 031f 	and.w	r3, r3, #31
 8003b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40021000 	.word	0x40021000
 8003b28:	0800c100 	.word	0x0800c100

08003b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b30:	f7ff ffda 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	0adb      	lsrs	r3, r3, #11
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	4904      	ldr	r1, [pc, #16]	@ (8003b54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	f003 031f 	and.w	r3, r3, #31
 8003b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40021000 	.word	0x40021000
 8003b54:	0800c100 	.word	0x0800c100

08003b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b60:	2300      	movs	r3, #0
 8003b62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b64:	4b2a      	ldr	r3, [pc, #168]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b70:	f7ff f9ee 	bl	8002f50 <HAL_PWREx_GetVoltageRange>
 8003b74:	6178      	str	r0, [r7, #20]
 8003b76:	e014      	b.n	8003ba2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b78:	4b25      	ldr	r3, [pc, #148]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7c:	4a24      	ldr	r2, [pc, #144]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b84:	4b22      	ldr	r3, [pc, #136]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b90:	f7ff f9de 	bl	8002f50 <HAL_PWREx_GetVoltageRange>
 8003b94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b96:	4b1e      	ldr	r3, [pc, #120]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ba8:	d10b      	bne.n	8003bc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b80      	cmp	r3, #128	@ 0x80
 8003bae:	d919      	bls.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003bb4:	d902      	bls.n	8003bbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	e013      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	e010      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b80      	cmp	r3, #128	@ 0x80
 8003bc6:	d902      	bls.n	8003bce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bc8:	2303      	movs	r3, #3
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	e00a      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b80      	cmp	r3, #128	@ 0x80
 8003bd2:	d102      	bne.n	8003bda <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	e004      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b70      	cmp	r3, #112	@ 0x70
 8003bde:	d101      	bne.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003be0:	2301      	movs	r3, #1
 8003be2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f023 0207 	bic.w	r2, r3, #7
 8003bec:	4909      	ldr	r1, [pc, #36]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bf4:	4b07      	ldr	r3, [pc, #28]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d001      	beq.n	8003c06 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40022000 	.word	0x40022000

08003c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c20:	2300      	movs	r3, #0
 8003c22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c24:	2300      	movs	r3, #0
 8003c26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d041      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c3c:	d02a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c42:	d824      	bhi.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c48:	d008      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c4e:	d81e      	bhi.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c58:	d010      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c5a:	e018      	b.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c5c:	4b86      	ldr	r3, [pc, #536]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	4a85      	ldr	r2, [pc, #532]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c66:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c68:	e015      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	2100      	movs	r1, #0
 8003c70:	4618      	mov	r0, r3
 8003c72:	f001 f829 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 8003c76:	4603      	mov	r3, r0
 8003c78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c7a:	e00c      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3320      	adds	r3, #32
 8003c80:	2100      	movs	r1, #0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 f914 	bl	8004eb0 <RCCEx_PLLSAI2_Config>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c8c:	e003      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	74fb      	strb	r3, [r7, #19]
      break;
 8003c92:	e000      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c96:	7cfb      	ldrb	r3, [r7, #19]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10b      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c9c:	4b76      	ldr	r3, [pc, #472]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003caa:	4973      	ldr	r1, [pc, #460]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cb2:	e001      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb4:	7cfb      	ldrb	r3, [r7, #19]
 8003cb6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d041      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cc8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ccc:	d02a      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003cce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cd2:	d824      	bhi.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cd8:	d008      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cde:	d81e      	bhi.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ce8:	d010      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003cea:	e018      	b.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003cec:	4b62      	ldr	r3, [pc, #392]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	4a61      	ldr	r2, [pc, #388]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cf6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cf8:	e015      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 ffe1 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 8003d06:	4603      	mov	r3, r0
 8003d08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d0a:	e00c      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3320      	adds	r3, #32
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f001 f8cc 	bl	8004eb0 <RCCEx_PLLSAI2_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d1c:	e003      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	74fb      	strb	r3, [r7, #19]
      break;
 8003d22:	e000      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d26:	7cfb      	ldrb	r3, [r7, #19]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10b      	bne.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d2c:	4b52      	ldr	r3, [pc, #328]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d32:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d3a:	494f      	ldr	r1, [pc, #316]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d42:	e001      	b.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d44:	7cfb      	ldrb	r3, [r7, #19]
 8003d46:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 80a0 	beq.w	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d56:	2300      	movs	r3, #0
 8003d58:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d5a:	4b47      	ldr	r3, [pc, #284]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00d      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d70:	4b41      	ldr	r3, [pc, #260]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d74:	4a40      	ldr	r2, [pc, #256]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d7c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a3a      	ldr	r2, [pc, #232]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d98:	f7fd fe8a 	bl	8001ab0 <HAL_GetTick>
 8003d9c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d9e:	e009      	b.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da0:	f7fd fe86 	bl	8001ab0 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d902      	bls.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	74fb      	strb	r3, [r7, #19]
        break;
 8003db2:	e005      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003db4:	4b31      	ldr	r3, [pc, #196]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0ef      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003dc0:	7cfb      	ldrb	r3, [r7, #19]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d15c      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dd0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d01f      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d019      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003de4:	4b24      	ldr	r3, [pc, #144]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003df0:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df6:	4a20      	ldr	r2, [pc, #128]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e00:	4b1d      	ldr	r3, [pc, #116]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e06:	4a1c      	ldr	r2, [pc, #112]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e10:	4a19      	ldr	r2, [pc, #100]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d016      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e22:	f7fd fe45 	bl	8001ab0 <HAL_GetTick>
 8003e26:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e28:	e00b      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2a:	f7fd fe41 	bl	8001ab0 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d902      	bls.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	74fb      	strb	r3, [r7, #19]
            break;
 8003e40:	e006      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e42:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0ec      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e50:	7cfb      	ldrb	r3, [r7, #19]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10c      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e56:	4b08      	ldr	r3, [pc, #32]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e66:	4904      	ldr	r1, [pc, #16]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e6e:	e009      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e70:	7cfb      	ldrb	r3, [r7, #19]
 8003e72:	74bb      	strb	r3, [r7, #18]
 8003e74:	e006      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e76:	bf00      	nop
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e80:	7cfb      	ldrb	r3, [r7, #19]
 8003e82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e84:	7c7b      	ldrb	r3, [r7, #17]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d105      	bne.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e8a:	4b9e      	ldr	r3, [pc, #632]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e8e:	4a9d      	ldr	r2, [pc, #628]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ea2:	4b98      	ldr	r3, [pc, #608]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea8:	f023 0203 	bic.w	r2, r3, #3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb0:	4994      	ldr	r1, [pc, #592]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ec4:	4b8f      	ldr	r3, [pc, #572]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eca:	f023 020c 	bic.w	r2, r3, #12
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed2:	498c      	ldr	r1, [pc, #560]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ee6:	4b87      	ldr	r3, [pc, #540]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef4:	4983      	ldr	r1, [pc, #524]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f08:	4b7e      	ldr	r3, [pc, #504]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	497b      	ldr	r1, [pc, #492]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0310 	and.w	r3, r3, #16
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00a      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f2a:	4b76      	ldr	r3, [pc, #472]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f38:	4972      	ldr	r1, [pc, #456]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0320 	and.w	r3, r3, #32
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00a      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f4c:	4b6d      	ldr	r3, [pc, #436]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5a:	496a      	ldr	r1, [pc, #424]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f6e:	4b65      	ldr	r3, [pc, #404]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7c:	4961      	ldr	r1, [pc, #388]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00a      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f90:	4b5c      	ldr	r3, [pc, #368]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f9e:	4959      	ldr	r1, [pc, #356]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00a      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fb2:	4b54      	ldr	r3, [pc, #336]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc0:	4950      	ldr	r1, [pc, #320]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00a      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fda:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe2:	4948      	ldr	r1, [pc, #288]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00a      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ff6:	4b43      	ldr	r3, [pc, #268]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004004:	493f      	ldr	r1, [pc, #252]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004006:	4313      	orrs	r3, r2
 8004008:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d028      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004018:	4b3a      	ldr	r3, [pc, #232]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004026:	4937      	ldr	r1, [pc, #220]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004028:	4313      	orrs	r3, r2
 800402a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004032:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004036:	d106      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004038:	4b32      	ldr	r3, [pc, #200]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4a31      	ldr	r2, [pc, #196]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004042:	60d3      	str	r3, [r2, #12]
 8004044:	e011      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800404a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800404e:	d10c      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3304      	adds	r3, #4
 8004054:	2101      	movs	r1, #1
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fe36 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004066:	7cfb      	ldrb	r3, [r7, #19]
 8004068:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d028      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004076:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	491f      	ldr	r1, [pc, #124]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004090:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004094:	d106      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004096:	4b1b      	ldr	r3, [pc, #108]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	4a1a      	ldr	r2, [pc, #104]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040a0:	60d3      	str	r3, [r2, #12]
 80040a2:	e011      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040ac:	d10c      	bne.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	3304      	adds	r3, #4
 80040b2:	2101      	movs	r1, #1
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fe07 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 80040ba:	4603      	mov	r3, r0
 80040bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040be:	7cfb      	ldrb	r3, [r7, #19]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040c4:	7cfb      	ldrb	r3, [r7, #19]
 80040c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d02b      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e2:	4908      	ldr	r1, [pc, #32]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040f2:	d109      	bne.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f4:	4b03      	ldr	r3, [pc, #12]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	4a02      	ldr	r2, [pc, #8]	@ (8004104 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040fe:	60d3      	str	r3, [r2, #12]
 8004100:	e014      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004102:	bf00      	nop
 8004104:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800410c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004110:	d10c      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3304      	adds	r3, #4
 8004116:	2101      	movs	r1, #1
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fdd5 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 800411e:	4603      	mov	r3, r0
 8004120:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004122:	7cfb      	ldrb	r3, [r7, #19]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004128:	7cfb      	ldrb	r3, [r7, #19]
 800412a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d02f      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004138:	4b2b      	ldr	r3, [pc, #172]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004146:	4928      	ldr	r1, [pc, #160]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004152:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004156:	d10d      	bne.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3304      	adds	r3, #4
 800415c:	2102      	movs	r1, #2
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fdb2 	bl	8004cc8 <RCCEx_PLLSAI1_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004168:	7cfb      	ldrb	r3, [r7, #19]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d014      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800416e:	7cfb      	ldrb	r3, [r7, #19]
 8004170:	74bb      	strb	r3, [r7, #18]
 8004172:	e011      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004178:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800417c:	d10c      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	3320      	adds	r3, #32
 8004182:	2102      	movs	r1, #2
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fe93 	bl	8004eb0 <RCCEx_PLLSAI2_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004194:	7cfb      	ldrb	r3, [r7, #19]
 8004196:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00a      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041a4:	4b10      	ldr	r3, [pc, #64]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041aa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041b2:	490d      	ldr	r1, [pc, #52]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00b      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041c6:	4b08      	ldr	r3, [pc, #32]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041d6:	4904      	ldr	r1, [pc, #16]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041de:	7cbb      	ldrb	r3, [r7, #18]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3718      	adds	r7, #24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40021000 	.word	0x40021000

080041ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b088      	sub	sp, #32
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041fe:	d13e      	bne.n	800427e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004200:	4bb2      	ldr	r3, [pc, #712]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800420a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004212:	d028      	beq.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800421a:	f200 8542 	bhi.w	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004224:	d005      	beq.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800422c:	d00e      	beq.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800422e:	f000 bd38 	b.w	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004232:	4ba6      	ldr	r3, [pc, #664]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b02      	cmp	r3, #2
 800423e:	f040 8532 	bne.w	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004246:	61fb      	str	r3, [r7, #28]
      break;
 8004248:	f000 bd2d 	b.w	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800424c:	4b9f      	ldr	r3, [pc, #636]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800424e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b02      	cmp	r3, #2
 8004258:	f040 8527 	bne.w	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800425c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004260:	61fb      	str	r3, [r7, #28]
      break;
 8004262:	f000 bd22 	b.w	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004266:	4b99      	ldr	r3, [pc, #612]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004272:	f040 851c 	bne.w	8004cae <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004276:	4b96      	ldr	r3, [pc, #600]	@ (80044d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004278:	61fb      	str	r3, [r7, #28]
      break;
 800427a:	f000 bd18 	b.w	8004cae <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800427e:	4b93      	ldr	r3, [pc, #588]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	2b03      	cmp	r3, #3
 800428c:	d036      	beq.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2b03      	cmp	r3, #3
 8004292:	d840      	bhi.n	8004316 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d003      	beq.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2b02      	cmp	r3, #2
 800429e:	d020      	beq.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80042a0:	e039      	b.n	8004316 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80042a2:	4b8a      	ldr	r3, [pc, #552]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d116      	bne.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80042ae:	4b87      	ldr	r3, [pc, #540]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0308 	and.w	r3, r3, #8
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80042ba:	4b84      	ldr	r3, [pc, #528]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	091b      	lsrs	r3, r3, #4
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	e005      	b.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80042c6:	4b81      	ldr	r3, [pc, #516]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042cc:	0a1b      	lsrs	r3, r3, #8
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	4a80      	ldr	r2, [pc, #512]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80042d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042da:	e01f      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	61bb      	str	r3, [r7, #24]
      break;
 80042e0:	e01c      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042e2:	4b7a      	ldr	r3, [pc, #488]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ee:	d102      	bne.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80042f0:	4b79      	ldr	r3, [pc, #484]	@ (80044d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80042f2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042f4:	e012      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042f6:	2300      	movs	r3, #0
 80042f8:	61bb      	str	r3, [r7, #24]
      break;
 80042fa:	e00f      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042fc:	4b73      	ldr	r3, [pc, #460]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004308:	d102      	bne.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800430a:	4b74      	ldr	r3, [pc, #464]	@ (80044dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800430c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800430e:	e005      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	61bb      	str	r3, [r7, #24]
      break;
 8004314:	e002      	b.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	61bb      	str	r3, [r7, #24]
      break;
 800431a:	bf00      	nop
    }

    switch(PeriphClk)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004322:	f000 80dd 	beq.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800432c:	f200 84c1 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004336:	f000 80d3 	beq.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004340:	f200 84b7 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800434a:	f000 835f 	beq.w	8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004354:	f200 84ad 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800435e:	f000 847e 	beq.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004368:	f200 84a3 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004372:	f000 82cd 	beq.w	8004910 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800437c:	f200 8499 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004386:	f000 80ab 	beq.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004390:	f200 848f 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800439a:	f000 8090 	beq.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a4:	f200 8485 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043ae:	d07f      	beq.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043b6:	f200 847c 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043c0:	f000 8403 	beq.w	8004bca <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ca:	f200 8472 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043d4:	f000 83af 	beq.w	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043de:	f200 8468 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043e8:	f000 8379 	beq.w	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043f2:	f200 845e 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b80      	cmp	r3, #128	@ 0x80
 80043fa:	f000 8344 	beq.w	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b80      	cmp	r3, #128	@ 0x80
 8004402:	f200 8456 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b20      	cmp	r3, #32
 800440a:	d84b      	bhi.n	80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 844f 	beq.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3b01      	subs	r3, #1
 8004418:	2b1f      	cmp	r3, #31
 800441a:	f200 844a 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800441e:	a201      	add	r2, pc, #4	@ (adr r2, 8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004424:	0800460d 	.word	0x0800460d
 8004428:	0800467b 	.word	0x0800467b
 800442c:	08004cb3 	.word	0x08004cb3
 8004430:	0800470f 	.word	0x0800470f
 8004434:	08004cb3 	.word	0x08004cb3
 8004438:	08004cb3 	.word	0x08004cb3
 800443c:	08004cb3 	.word	0x08004cb3
 8004440:	08004795 	.word	0x08004795
 8004444:	08004cb3 	.word	0x08004cb3
 8004448:	08004cb3 	.word	0x08004cb3
 800444c:	08004cb3 	.word	0x08004cb3
 8004450:	08004cb3 	.word	0x08004cb3
 8004454:	08004cb3 	.word	0x08004cb3
 8004458:	08004cb3 	.word	0x08004cb3
 800445c:	08004cb3 	.word	0x08004cb3
 8004460:	0800480d 	.word	0x0800480d
 8004464:	08004cb3 	.word	0x08004cb3
 8004468:	08004cb3 	.word	0x08004cb3
 800446c:	08004cb3 	.word	0x08004cb3
 8004470:	08004cb3 	.word	0x08004cb3
 8004474:	08004cb3 	.word	0x08004cb3
 8004478:	08004cb3 	.word	0x08004cb3
 800447c:	08004cb3 	.word	0x08004cb3
 8004480:	08004cb3 	.word	0x08004cb3
 8004484:	08004cb3 	.word	0x08004cb3
 8004488:	08004cb3 	.word	0x08004cb3
 800448c:	08004cb3 	.word	0x08004cb3
 8004490:	08004cb3 	.word	0x08004cb3
 8004494:	08004cb3 	.word	0x08004cb3
 8004498:	08004cb3 	.word	0x08004cb3
 800449c:	08004cb3 	.word	0x08004cb3
 80044a0:	0800488f 	.word	0x0800488f
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b40      	cmp	r3, #64	@ 0x40
 80044a8:	f000 82c1 	beq.w	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80044ac:	f000 bc01 	b.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80044b0:	69b9      	ldr	r1, [r7, #24]
 80044b2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80044b6:	f000 fdd9 	bl	800506c <RCCEx_GetSAIxPeriphCLKFreq>
 80044ba:	61f8      	str	r0, [r7, #28]
      break;
 80044bc:	e3fa      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80044be:	69b9      	ldr	r1, [r7, #24]
 80044c0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80044c4:	f000 fdd2 	bl	800506c <RCCEx_GetSAIxPeriphCLKFreq>
 80044c8:	61f8      	str	r0, [r7, #28]
      break;
 80044ca:	e3f3      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80044cc:	40021000 	.word	0x40021000
 80044d0:	0003d090 	.word	0x0003d090
 80044d4:	0800c108 	.word	0x0800c108
 80044d8:	00f42400 	.word	0x00f42400
 80044dc:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80044e0:	4ba9      	ldr	r3, [pc, #676]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80044ea:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044f2:	d00c      	beq.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044fa:	d87f      	bhi.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004502:	d04e      	beq.n	80045a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800450a:	d01d      	beq.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 800450c:	e076      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800450e:	4b9e      	ldr	r3, [pc, #632]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	d172      	bne.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800451a:	4b9b      	ldr	r3, [pc, #620]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	2b00      	cmp	r3, #0
 8004524:	d005      	beq.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004526:	4b98      	ldr	r3, [pc, #608]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	091b      	lsrs	r3, r3, #4
 800452c:	f003 030f 	and.w	r3, r3, #15
 8004530:	e005      	b.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004532:	4b95      	ldr	r3, [pc, #596]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004538:	0a1b      	lsrs	r3, r3, #8
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	4a93      	ldr	r2, [pc, #588]	@ (800478c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004544:	61fb      	str	r3, [r7, #28]
          break;
 8004546:	e05b      	b.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004548:	4b8f      	ldr	r3, [pc, #572]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004550:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004554:	d156      	bne.n	8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004556:	4b8c      	ldr	r3, [pc, #560]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800455e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004562:	d14f      	bne.n	8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004564:	4b88      	ldr	r3, [pc, #544]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	0a1b      	lsrs	r3, r3, #8
 800456a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800456e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	fb03 f202 	mul.w	r2, r3, r2
 8004578:	4b83      	ldr	r3, [pc, #524]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	091b      	lsrs	r3, r3, #4
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	3301      	adds	r3, #1
 8004584:	fbb2 f3f3 	udiv	r3, r2, r3
 8004588:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800458a:	4b7f      	ldr	r3, [pc, #508]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	0d5b      	lsrs	r3, r3, #21
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	3301      	adds	r3, #1
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	fbb2 f3f3 	udiv	r3, r2, r3
 800459e:	61fb      	str	r3, [r7, #28]
          break;
 80045a0:	e030      	b.n	8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80045a2:	4b79      	ldr	r3, [pc, #484]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ae:	d12b      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80045b0:	4b75      	ldr	r3, [pc, #468]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045bc:	d124      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80045be:	4b72      	ldr	r3, [pc, #456]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	0a1b      	lsrs	r3, r3, #8
 80045c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045c8:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	fb03 f202 	mul.w	r2, r3, r2
 80045d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	091b      	lsrs	r3, r3, #4
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	3301      	adds	r3, #1
 80045de:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80045e4:	4b68      	ldr	r3, [pc, #416]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	0d5b      	lsrs	r3, r3, #21
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	3301      	adds	r3, #1
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f8:	61fb      	str	r3, [r7, #28]
          break;
 80045fa:	e005      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80045fc:	bf00      	nop
 80045fe:	e359      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004600:	bf00      	nop
 8004602:	e357      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004604:	bf00      	nop
 8004606:	e355      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004608:	bf00      	nop
        break;
 800460a:	e353      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800460c:	4b5e      	ldr	r3, [pc, #376]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	2b03      	cmp	r3, #3
 800461c:	d827      	bhi.n	800466e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800461e:	a201      	add	r2, pc, #4	@ (adr r2, 8004624 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004624:	08004635 	.word	0x08004635
 8004628:	0800463d 	.word	0x0800463d
 800462c:	08004645 	.word	0x08004645
 8004630:	08004659 	.word	0x08004659
          frequency = HAL_RCC_GetPCLK2Freq();
 8004634:	f7ff fa7a 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8004638:	61f8      	str	r0, [r7, #28]
          break;
 800463a:	e01d      	b.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800463c:	f7ff f9c8 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004640:	61f8      	str	r0, [r7, #28]
          break;
 8004642:	e019      	b.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004644:	4b50      	ldr	r3, [pc, #320]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004650:	d10f      	bne.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004652:	4b4f      	ldr	r3, [pc, #316]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004654:	61fb      	str	r3, [r7, #28]
          break;
 8004656:	e00c      	b.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004658:	4b4b      	ldr	r3, [pc, #300]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b02      	cmp	r3, #2
 8004664:	d107      	bne.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004666:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800466a:	61fb      	str	r3, [r7, #28]
          break;
 800466c:	e003      	b.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800466e:	bf00      	nop
 8004670:	e320      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004672:	bf00      	nop
 8004674:	e31e      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004676:	bf00      	nop
        break;
 8004678:	e31c      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800467a:	4b43      	ldr	r3, [pc, #268]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800467c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004680:	f003 030c 	and.w	r3, r3, #12
 8004684:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b0c      	cmp	r3, #12
 800468a:	d83a      	bhi.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800468c:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	080046c9 	.word	0x080046c9
 8004698:	08004703 	.word	0x08004703
 800469c:	08004703 	.word	0x08004703
 80046a0:	08004703 	.word	0x08004703
 80046a4:	080046d1 	.word	0x080046d1
 80046a8:	08004703 	.word	0x08004703
 80046ac:	08004703 	.word	0x08004703
 80046b0:	08004703 	.word	0x08004703
 80046b4:	080046d9 	.word	0x080046d9
 80046b8:	08004703 	.word	0x08004703
 80046bc:	08004703 	.word	0x08004703
 80046c0:	08004703 	.word	0x08004703
 80046c4:	080046ed 	.word	0x080046ed
          frequency = HAL_RCC_GetPCLK1Freq();
 80046c8:	f7ff fa1a 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 80046cc:	61f8      	str	r0, [r7, #28]
          break;
 80046ce:	e01d      	b.n	800470c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80046d0:	f7ff f97e 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 80046d4:	61f8      	str	r0, [r7, #28]
          break;
 80046d6:	e019      	b.n	800470c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e4:	d10f      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80046e6:	4b2a      	ldr	r3, [pc, #168]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80046e8:	61fb      	str	r3, [r7, #28]
          break;
 80046ea:	e00c      	b.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046ec:	4b26      	ldr	r3, [pc, #152]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d107      	bne.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80046fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046fe:	61fb      	str	r3, [r7, #28]
          break;
 8004700:	e003      	b.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004702:	bf00      	nop
 8004704:	e2d6      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004706:	bf00      	nop
 8004708:	e2d4      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800470a:	bf00      	nop
        break;
 800470c:	e2d2      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800470e:	4b1e      	ldr	r3, [pc, #120]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004714:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004718:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	2b30      	cmp	r3, #48	@ 0x30
 800471e:	d021      	beq.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b30      	cmp	r3, #48	@ 0x30
 8004724:	d829      	bhi.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	2b20      	cmp	r3, #32
 800472a:	d011      	beq.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	2b20      	cmp	r3, #32
 8004730:	d823      	bhi.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2b10      	cmp	r3, #16
 800473c:	d004      	beq.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800473e:	e01c      	b.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004740:	f7ff f9de 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004744:	61f8      	str	r0, [r7, #28]
          break;
 8004746:	e01d      	b.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004748:	f7ff f942 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800474c:	61f8      	str	r0, [r7, #28]
          break;
 800474e:	e019      	b.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004750:	4b0d      	ldr	r3, [pc, #52]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800475c:	d10f      	bne.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800475e:	4b0c      	ldr	r3, [pc, #48]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004760:	61fb      	str	r3, [r7, #28]
          break;
 8004762:	e00c      	b.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004764:	4b08      	ldr	r3, [pc, #32]	@ (8004788 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b02      	cmp	r3, #2
 8004770:	d107      	bne.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004776:	61fb      	str	r3, [r7, #28]
          break;
 8004778:	e003      	b.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800477a:	bf00      	nop
 800477c:	e29a      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800477e:	bf00      	nop
 8004780:	e298      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004782:	bf00      	nop
        break;
 8004784:	e296      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004786:	bf00      	nop
 8004788:	40021000 	.word	0x40021000
 800478c:	0800c108 	.word	0x0800c108
 8004790:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004794:	4b9b      	ldr	r3, [pc, #620]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800479e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80047a4:	d021      	beq.n	80047ea <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80047aa:	d829      	bhi.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	2b80      	cmp	r3, #128	@ 0x80
 80047b0:	d011      	beq.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	2b80      	cmp	r3, #128	@ 0x80
 80047b6:	d823      	bhi.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	2b40      	cmp	r3, #64	@ 0x40
 80047c2:	d004      	beq.n	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80047c4:	e01c      	b.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80047c6:	f7ff f99b 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 80047ca:	61f8      	str	r0, [r7, #28]
          break;
 80047cc:	e01d      	b.n	800480a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80047ce:	f7ff f8ff 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 80047d2:	61f8      	str	r0, [r7, #28]
          break;
 80047d4:	e019      	b.n	800480a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047d6:	4b8b      	ldr	r3, [pc, #556]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047e2:	d10f      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80047e4:	4b88      	ldr	r3, [pc, #544]	@ (8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80047e6:	61fb      	str	r3, [r7, #28]
          break;
 80047e8:	e00c      	b.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80047ea:	4b86      	ldr	r3, [pc, #536]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d107      	bne.n	8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80047f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047fc:	61fb      	str	r3, [r7, #28]
          break;
 80047fe:	e003      	b.n	8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004800:	bf00      	nop
 8004802:	e257      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004804:	bf00      	nop
 8004806:	e255      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004808:	bf00      	nop
        break;
 800480a:	e253      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800480c:	4b7d      	ldr	r3, [pc, #500]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800480e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004816:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800481e:	d025      	beq.n	800486c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004826:	d82c      	bhi.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800482e:	d013      	beq.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004836:	d824      	bhi.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d004      	beq.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004844:	d004      	beq.n	8004850 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004846:	e01c      	b.n	8004882 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004848:	f7ff f95a 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 800484c:	61f8      	str	r0, [r7, #28]
          break;
 800484e:	e01d      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004850:	f7ff f8be 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004854:	61f8      	str	r0, [r7, #28]
          break;
 8004856:	e019      	b.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004858:	4b6a      	ldr	r3, [pc, #424]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004860:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004864:	d10f      	bne.n	8004886 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004866:	4b68      	ldr	r3, [pc, #416]	@ (8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004868:	61fb      	str	r3, [r7, #28]
          break;
 800486a:	e00c      	b.n	8004886 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800486c:	4b65      	ldr	r3, [pc, #404]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800486e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b02      	cmp	r3, #2
 8004878:	d107      	bne.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800487a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800487e:	61fb      	str	r3, [r7, #28]
          break;
 8004880:	e003      	b.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004882:	bf00      	nop
 8004884:	e216      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004886:	bf00      	nop
 8004888:	e214      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800488a:	bf00      	nop
        break;
 800488c:	e212      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800488e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004894:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004898:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048a0:	d025      	beq.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048a8:	d82c      	bhi.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b0:	d013      	beq.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b8:	d824      	bhi.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d004      	beq.n	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c6:	d004      	beq.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80048c8:	e01c      	b.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80048ca:	f7ff f919 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 80048ce:	61f8      	str	r0, [r7, #28]
          break;
 80048d0:	e01d      	b.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80048d2:	f7ff f87d 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 80048d6:	61f8      	str	r0, [r7, #28]
          break;
 80048d8:	e019      	b.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048da:	4b4a      	ldr	r3, [pc, #296]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e6:	d10f      	bne.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80048e8:	4b47      	ldr	r3, [pc, #284]	@ (8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80048ea:	61fb      	str	r3, [r7, #28]
          break;
 80048ec:	e00c      	b.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048ee:	4b45      	ldr	r3, [pc, #276]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d107      	bne.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80048fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004900:	61fb      	str	r3, [r7, #28]
          break;
 8004902:	e003      	b.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004904:	bf00      	nop
 8004906:	e1d5      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004908:	bf00      	nop
 800490a:	e1d3      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800490c:	bf00      	nop
        break;
 800490e:	e1d1      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004910:	4b3c      	ldr	r3, [pc, #240]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004916:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800491a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004922:	d00c      	beq.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800492a:	d864      	bhi.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004932:	d008      	beq.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800493a:	d030      	beq.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 800493c:	e05b      	b.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800493e:	f7ff f847 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004942:	61f8      	str	r0, [r7, #28]
          break;
 8004944:	e05c      	b.n	8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004946:	4b2f      	ldr	r3, [pc, #188]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800494e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004952:	d152      	bne.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004954:	4b2b      	ldr	r3, [pc, #172]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d04c      	beq.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004960:	4b28      	ldr	r3, [pc, #160]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	0a1b      	lsrs	r3, r3, #8
 8004966:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800496a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	fb03 f202 	mul.w	r2, r3, r2
 8004974:	4b23      	ldr	r3, [pc, #140]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	3301      	adds	r3, #1
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004986:	4b1f      	ldr	r3, [pc, #124]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	0e5b      	lsrs	r3, r3, #25
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	3301      	adds	r3, #1
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	fbb2 f3f3 	udiv	r3, r2, r3
 800499a:	61fb      	str	r3, [r7, #28]
          break;
 800499c:	e02d      	b.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800499e:	4b19      	ldr	r3, [pc, #100]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049aa:	d128      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80049ac:	4b15      	ldr	r3, [pc, #84]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d022      	beq.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80049b8:	4b12      	ldr	r3, [pc, #72]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049c2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	fb03 f202 	mul.w	r2, r3, r2
 80049cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	091b      	lsrs	r3, r3, #4
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	3301      	adds	r3, #1
 80049d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049dc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80049de:	4b09      	ldr	r3, [pc, #36]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	0e5b      	lsrs	r3, r3, #25
 80049e4:	f003 0303 	and.w	r3, r3, #3
 80049e8:	3301      	adds	r3, #1
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	69ba      	ldr	r2, [r7, #24]
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	61fb      	str	r3, [r7, #28]
          break;
 80049f4:	e003      	b.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80049f6:	bf00      	nop
 80049f8:	e15c      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049fa:	bf00      	nop
 80049fc:	e15a      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049fe:	bf00      	nop
        break;
 8004a00:	e158      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004a0c:	4b9d      	ldr	r3, [pc, #628]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a16:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a1e:	f7ff f885 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8004a22:	61f8      	str	r0, [r7, #28]
        break;
 8004a24:	e146      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a26:	f7fe ffd3 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004a2a:	61f8      	str	r0, [r7, #28]
        break;
 8004a2c:	e142      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a2e:	4b95      	ldr	r3, [pc, #596]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a34:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a40:	d013      	beq.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a48:	d819      	bhi.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d004      	beq.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a56:	d004      	beq.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004a58:	e011      	b.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a5a:	f7ff f851 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004a5e:	61f8      	str	r0, [r7, #28]
          break;
 8004a60:	e010      	b.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a62:	f7fe ffb5 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004a66:	61f8      	str	r0, [r7, #28]
          break;
 8004a68:	e00c      	b.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a6a:	4b86      	ldr	r3, [pc, #536]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a76:	d104      	bne.n	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004a78:	4b83      	ldr	r3, [pc, #524]	@ (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a7a:	61fb      	str	r3, [r7, #28]
          break;
 8004a7c:	e001      	b.n	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004a7e:	bf00      	nop
 8004a80:	e118      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a82:	bf00      	nop
        break;
 8004a84:	e116      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004a86:	4b7f      	ldr	r3, [pc, #508]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004a90:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a98:	d013      	beq.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa0:	d819      	bhi.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d004      	beq.n	8004ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004aae:	d004      	beq.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004ab0:	e011      	b.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ab2:	f7ff f825 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004ab6:	61f8      	str	r0, [r7, #28]
          break;
 8004ab8:	e010      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004aba:	f7fe ff89 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004abe:	61f8      	str	r0, [r7, #28]
          break;
 8004ac0:	e00c      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ac2:	4b70      	ldr	r3, [pc, #448]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ace:	d104      	bne.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004ad2:	61fb      	str	r3, [r7, #28]
          break;
 8004ad4:	e001      	b.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004ad6:	bf00      	nop
 8004ad8:	e0ec      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ada:	bf00      	nop
        break;
 8004adc:	e0ea      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004ade:	4b69      	ldr	r3, [pc, #420]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ae8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004af0:	d013      	beq.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004af8:	d819      	bhi.n	8004b2e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d004      	beq.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b06:	d004      	beq.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004b08:	e011      	b.n	8004b2e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b0a:	f7fe fff9 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004b0e:	61f8      	str	r0, [r7, #28]
          break;
 8004b10:	e010      	b.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b12:	f7fe ff5d 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004b16:	61f8      	str	r0, [r7, #28]
          break;
 8004b18:	e00c      	b.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b26:	d104      	bne.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004b28:	4b57      	ldr	r3, [pc, #348]	@ (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b2a:	61fb      	str	r3, [r7, #28]
          break;
 8004b2c:	e001      	b.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004b2e:	bf00      	nop
 8004b30:	e0c0      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b32:	bf00      	nop
        break;
 8004b34:	e0be      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004b36:	4b53      	ldr	r3, [pc, #332]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b40:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b48:	d02c      	beq.n	8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b50:	d833      	bhi.n	8004bba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b58:	d01a      	beq.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b60:	d82b      	bhi.n	8004bba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d004      	beq.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b6e:	d004      	beq.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004b70:	e023      	b.n	8004bba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b72:	f7fe ffc5 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004b76:	61f8      	str	r0, [r7, #28]
          break;
 8004b78:	e026      	b.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004b7a:	4b42      	ldr	r3, [pc, #264]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b80:	f003 0302 	and.w	r3, r3, #2
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d11a      	bne.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004b88:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b8c:	61fb      	str	r3, [r7, #28]
          break;
 8004b8e:	e016      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b90:	4b3c      	ldr	r3, [pc, #240]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b9c:	d111      	bne.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004ba0:	61fb      	str	r3, [r7, #28]
          break;
 8004ba2:	e00e      	b.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ba4:	4b37      	ldr	r3, [pc, #220]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d109      	bne.n	8004bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bb6:	61fb      	str	r3, [r7, #28]
          break;
 8004bb8:	e005      	b.n	8004bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004bba:	bf00      	nop
 8004bbc:	e07a      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bbe:	bf00      	nop
 8004bc0:	e078      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bc2:	bf00      	nop
 8004bc4:	e076      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bc6:	bf00      	nop
        break;
 8004bc8:	e074      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004bca:	4b2e      	ldr	r3, [pc, #184]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004bd4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bdc:	d02c      	beq.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004be4:	d833      	bhi.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bec:	d01a      	beq.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bf4:	d82b      	bhi.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c02:	d004      	beq.n	8004c0e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004c04:	e023      	b.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c06:	f7fe ff7b 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004c0a:	61f8      	str	r0, [r7, #28]
          break;
 8004c0c:	e026      	b.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d11a      	bne.n	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004c1c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c20:	61fb      	str	r3, [r7, #28]
          break;
 8004c22:	e016      	b.n	8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c24:	4b17      	ldr	r3, [pc, #92]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c30:	d111      	bne.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004c32:	4b15      	ldr	r3, [pc, #84]	@ (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004c34:	61fb      	str	r3, [r7, #28]
          break;
 8004c36:	e00e      	b.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d109      	bne.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c4a:	61fb      	str	r3, [r7, #28]
          break;
 8004c4c:	e005      	b.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004c4e:	bf00      	nop
 8004c50:	e030      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c52:	bf00      	nop
 8004c54:	e02e      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c56:	bf00      	nop
 8004c58:	e02c      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c5a:	bf00      	nop
        break;
 8004c5c:	e02a      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004c5e:	4b09      	ldr	r3, [pc, #36]	@ (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c68:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d004      	beq.n	8004c7a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c76:	d009      	beq.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004c78:	e012      	b.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c7a:	f7fe ff41 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004c7e:	61f8      	str	r0, [r7, #28]
          break;
 8004c80:	e00e      	b.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004c82:	bf00      	nop
 8004c84:	40021000 	.word	0x40021000
 8004c88:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c98:	d101      	bne.n	8004c9e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004c9c:	61fb      	str	r3, [r7, #28]
          break;
 8004c9e:	bf00      	nop
        break;
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004ca2:	bf00      	nop
 8004ca4:	e006      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004ca6:	bf00      	nop
 8004ca8:	e004      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004caa:	bf00      	nop
 8004cac:	e002      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004cae:	bf00      	nop
 8004cb0:	e000      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004cb2:	bf00      	nop
    }
  }

  return(frequency);
 8004cb4:	69fb      	ldr	r3, [r7, #28]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3720      	adds	r7, #32
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	00f42400 	.word	0x00f42400

08004cc8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cd6:	4b75      	ldr	r3, [pc, #468]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d018      	beq.n	8004d14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ce2:	4b72      	ldr	r3, [pc, #456]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f003 0203 	and.w	r2, r3, #3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d10d      	bne.n	8004d0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
       ||
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d009      	beq.n	8004d0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cfa:	4b6c      	ldr	r3, [pc, #432]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	091b      	lsrs	r3, r3, #4
 8004d00:	f003 0307 	and.w	r3, r3, #7
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
       ||
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d047      	beq.n	8004d9e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	73fb      	strb	r3, [r7, #15]
 8004d12:	e044      	b.n	8004d9e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b03      	cmp	r3, #3
 8004d1a:	d018      	beq.n	8004d4e <RCCEx_PLLSAI1_Config+0x86>
 8004d1c:	2b03      	cmp	r3, #3
 8004d1e:	d825      	bhi.n	8004d6c <RCCEx_PLLSAI1_Config+0xa4>
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d002      	beq.n	8004d2a <RCCEx_PLLSAI1_Config+0x62>
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d009      	beq.n	8004d3c <RCCEx_PLLSAI1_Config+0x74>
 8004d28:	e020      	b.n	8004d6c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d2a:	4b60      	ldr	r3, [pc, #384]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d11d      	bne.n	8004d72 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d3a:	e01a      	b.n	8004d72 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d116      	bne.n	8004d76 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d4c:	e013      	b.n	8004d76 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d4e:	4b57      	ldr	r3, [pc, #348]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10f      	bne.n	8004d7a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d5a:	4b54      	ldr	r3, [pc, #336]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d109      	bne.n	8004d7a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d6a:	e006      	b.n	8004d7a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d70:	e004      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d72:	bf00      	nop
 8004d74:	e002      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d7c:	7bfb      	ldrb	r3, [r7, #15]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10d      	bne.n	8004d9e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d82:	4b4a      	ldr	r3, [pc, #296]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6819      	ldr	r1, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	430b      	orrs	r3, r1
 8004d98:	4944      	ldr	r1, [pc, #272]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d9e:	7bfb      	ldrb	r3, [r7, #15]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d17d      	bne.n	8004ea0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004da4:	4b41      	ldr	r3, [pc, #260]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a40      	ldr	r2, [pc, #256]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004daa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db0:	f7fc fe7e 	bl	8001ab0 <HAL_GetTick>
 8004db4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004db6:	e009      	b.n	8004dcc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004db8:	f7fc fe7a 	bl	8001ab0 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d902      	bls.n	8004dcc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	73fb      	strb	r3, [r7, #15]
        break;
 8004dca:	e005      	b.n	8004dd8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dcc:	4b37      	ldr	r3, [pc, #220]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1ef      	bne.n	8004db8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d160      	bne.n	8004ea0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d111      	bne.n	8004e08 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004de4:	4b31      	ldr	r3, [pc, #196]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004dec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6892      	ldr	r2, [r2, #8]
 8004df4:	0211      	lsls	r1, r2, #8
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	68d2      	ldr	r2, [r2, #12]
 8004dfa:	0912      	lsrs	r2, r2, #4
 8004dfc:	0452      	lsls	r2, r2, #17
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	492a      	ldr	r1, [pc, #168]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	610b      	str	r3, [r1, #16]
 8004e06:	e027      	b.n	8004e58 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d112      	bne.n	8004e34 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e0e:	4b27      	ldr	r3, [pc, #156]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004e16:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6892      	ldr	r2, [r2, #8]
 8004e1e:	0211      	lsls	r1, r2, #8
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6912      	ldr	r2, [r2, #16]
 8004e24:	0852      	lsrs	r2, r2, #1
 8004e26:	3a01      	subs	r2, #1
 8004e28:	0552      	lsls	r2, r2, #21
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	491f      	ldr	r1, [pc, #124]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	610b      	str	r3, [r1, #16]
 8004e32:	e011      	b.n	8004e58 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e34:	4b1d      	ldr	r3, [pc, #116]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e3c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6892      	ldr	r2, [r2, #8]
 8004e44:	0211      	lsls	r1, r2, #8
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	6952      	ldr	r2, [r2, #20]
 8004e4a:	0852      	lsrs	r2, r2, #1
 8004e4c:	3a01      	subs	r2, #1
 8004e4e:	0652      	lsls	r2, r2, #25
 8004e50:	430a      	orrs	r2, r1
 8004e52:	4916      	ldr	r1, [pc, #88]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e58:	4b14      	ldr	r3, [pc, #80]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a13      	ldr	r2, [pc, #76]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e64:	f7fc fe24 	bl	8001ab0 <HAL_GetTick>
 8004e68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e6a:	e009      	b.n	8004e80 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e6c:	f7fc fe20 	bl	8001ab0 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d902      	bls.n	8004e80 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e7e:	e005      	b.n	8004e8c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e80:	4b0a      	ldr	r3, [pc, #40]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0ef      	beq.n	8004e6c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e92:	4b06      	ldr	r3, [pc, #24]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	4904      	ldr	r1, [pc, #16]	@ (8004eac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40021000 	.word	0x40021000

08004eb0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ebe:	4b6a      	ldr	r3, [pc, #424]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f003 0303 	and.w	r3, r3, #3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d018      	beq.n	8004efc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004eca:	4b67      	ldr	r3, [pc, #412]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f003 0203 	and.w	r2, r3, #3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d10d      	bne.n	8004ef6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
       ||
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d009      	beq.n	8004ef6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ee2:	4b61      	ldr	r3, [pc, #388]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	091b      	lsrs	r3, r3, #4
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d047      	beq.n	8004f86 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	73fb      	strb	r3, [r7, #15]
 8004efa:	e044      	b.n	8004f86 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	d018      	beq.n	8004f36 <RCCEx_PLLSAI2_Config+0x86>
 8004f04:	2b03      	cmp	r3, #3
 8004f06:	d825      	bhi.n	8004f54 <RCCEx_PLLSAI2_Config+0xa4>
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d002      	beq.n	8004f12 <RCCEx_PLLSAI2_Config+0x62>
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d009      	beq.n	8004f24 <RCCEx_PLLSAI2_Config+0x74>
 8004f10:	e020      	b.n	8004f54 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f12:	4b55      	ldr	r3, [pc, #340]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d11d      	bne.n	8004f5a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f22:	e01a      	b.n	8004f5a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f24:	4b50      	ldr	r3, [pc, #320]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d116      	bne.n	8004f5e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f34:	e013      	b.n	8004f5e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f36:	4b4c      	ldr	r3, [pc, #304]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10f      	bne.n	8004f62 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f42:	4b49      	ldr	r3, [pc, #292]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d109      	bne.n	8004f62 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f52:	e006      	b.n	8004f62 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      break;
 8004f58:	e004      	b.n	8004f64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f5a:	bf00      	nop
 8004f5c:	e002      	b.n	8004f64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f5e:	bf00      	nop
 8004f60:	e000      	b.n	8004f64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f62:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f64:	7bfb      	ldrb	r3, [r7, #15]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10d      	bne.n	8004f86 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6819      	ldr	r1, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	430b      	orrs	r3, r1
 8004f80:	4939      	ldr	r1, [pc, #228]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d167      	bne.n	800505c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f8c:	4b36      	ldr	r3, [pc, #216]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a35      	ldr	r2, [pc, #212]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f98:	f7fc fd8a 	bl	8001ab0 <HAL_GetTick>
 8004f9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f9e:	e009      	b.n	8004fb4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fa0:	f7fc fd86 	bl	8001ab0 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d902      	bls.n	8004fb4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	73fb      	strb	r3, [r7, #15]
        break;
 8004fb2:	e005      	b.n	8004fc0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1ef      	bne.n	8004fa0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d14a      	bne.n	800505c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d111      	bne.n	8004ff0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fcc:	4b26      	ldr	r3, [pc, #152]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004fd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6892      	ldr	r2, [r2, #8]
 8004fdc:	0211      	lsls	r1, r2, #8
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	68d2      	ldr	r2, [r2, #12]
 8004fe2:	0912      	lsrs	r2, r2, #4
 8004fe4:	0452      	lsls	r2, r2, #17
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	491f      	ldr	r1, [pc, #124]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	614b      	str	r3, [r1, #20]
 8004fee:	e011      	b.n	8005014 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004ff8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	6892      	ldr	r2, [r2, #8]
 8005000:	0211      	lsls	r1, r2, #8
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6912      	ldr	r2, [r2, #16]
 8005006:	0852      	lsrs	r2, r2, #1
 8005008:	3a01      	subs	r2, #1
 800500a:	0652      	lsls	r2, r2, #25
 800500c:	430a      	orrs	r2, r1
 800500e:	4916      	ldr	r1, [pc, #88]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005010:	4313      	orrs	r3, r2
 8005012:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005014:	4b14      	ldr	r3, [pc, #80]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a13      	ldr	r2, [pc, #76]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 800501a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800501e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005020:	f7fc fd46 	bl	8001ab0 <HAL_GetTick>
 8005024:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005026:	e009      	b.n	800503c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005028:	f7fc fd42 	bl	8001ab0 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d902      	bls.n	800503c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	73fb      	strb	r3, [r7, #15]
          break;
 800503a:	e005      	b.n	8005048 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800503c:	4b0a      	ldr	r3, [pc, #40]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0ef      	beq.n	8005028 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005048:	7bfb      	ldrb	r3, [r7, #15]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800504e:	4b06      	ldr	r3, [pc, #24]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005050:	695a      	ldr	r2, [r3, #20]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	4904      	ldr	r1, [pc, #16]	@ (8005068 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005058:	4313      	orrs	r3, r2
 800505a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800505c:	7bfb      	ldrb	r3, [r7, #15]
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40021000 	.word	0x40021000

0800506c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800506c:	b480      	push	{r7}
 800506e:	b089      	sub	sp, #36	@ 0x24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800507a:	2300      	movs	r3, #0
 800507c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005088:	d10c      	bne.n	80050a4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800508a:	4b6e      	ldr	r3, [pc, #440]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005094:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800509c:	d112      	bne.n	80050c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800509e:	4b6a      	ldr	r3, [pc, #424]	@ (8005248 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80050a0:	61fb      	str	r3, [r7, #28]
 80050a2:	e00f      	b.n	80050c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050aa:	d10b      	bne.n	80050c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80050ac:	4b65      	ldr	r3, [pc, #404]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80050b6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050be:	d101      	bne.n	80050c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80050c0:	4b61      	ldr	r3, [pc, #388]	@ (8005248 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80050c2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f040 80b4 	bne.w	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050d6:	d003      	beq.n	80050e0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050de:	d135      	bne.n	800514c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80050e0:	4b58      	ldr	r3, [pc, #352]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050ec:	f040 80a1 	bne.w	8005232 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80050f0:	4b54      	ldr	r3, [pc, #336]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 809a 	beq.w	8005232 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80050fe:	4b51      	ldr	r3, [pc, #324]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	091b      	lsrs	r3, r3, #4
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	3301      	adds	r3, #1
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005110:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005112:	4b4c      	ldr	r3, [pc, #304]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	0a1b      	lsrs	r3, r3, #8
 8005118:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800511c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005124:	4b47      	ldr	r3, [pc, #284]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005130:	2311      	movs	r3, #17
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	e001      	b.n	800513a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005136:	2307      	movs	r3, #7
 8005138:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	fb03 f202 	mul.w	r2, r3, r2
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	fbb2 f3f3 	udiv	r3, r2, r3
 8005148:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800514a:	e072      	b.n	8005232 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d133      	bne.n	80051ba <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005152:	4b3c      	ldr	r3, [pc, #240]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800515a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800515e:	d169      	bne.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005160:	4b38      	ldr	r3, [pc, #224]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d063      	beq.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800516c:	4b35      	ldr	r3, [pc, #212]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	091b      	lsrs	r3, r3, #4
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	3301      	adds	r3, #1
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	fbb2 f3f3 	udiv	r3, r2, r3
 800517e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005180:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	0a1b      	lsrs	r3, r3, #8
 8005186:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800518a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10a      	bne.n	80051a8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005192:	4b2c      	ldr	r3, [pc, #176]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800519e:	2311      	movs	r3, #17
 80051a0:	617b      	str	r3, [r7, #20]
 80051a2:	e001      	b.n	80051a8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80051a4:	2307      	movs	r3, #7
 80051a6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	fb03 f202 	mul.w	r2, r3, r2
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	e03c      	b.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051c0:	d003      	beq.n	80051ca <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c8:	d134      	bne.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80051ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051d6:	d12d      	bne.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80051d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051da:	695b      	ldr	r3, [r3, #20]
 80051dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d027      	beq.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051e4:	4b17      	ldr	r3, [pc, #92]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	091b      	lsrs	r3, r3, #4
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	3301      	adds	r3, #1
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80051f8:	4b12      	ldr	r3, [pc, #72]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	0a1b      	lsrs	r3, r3, #8
 80051fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005202:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800520a:	4b0e      	ldr	r3, [pc, #56]	@ (8005244 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d002      	beq.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005216:	2311      	movs	r3, #17
 8005218:	617b      	str	r3, [r7, #20]
 800521a:	e001      	b.n	8005220 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800521c:	2307      	movs	r3, #7
 800521e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	fb03 f202 	mul.w	r2, r3, r2
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	fbb2 f3f3 	udiv	r3, r2, r3
 800522e:	61fb      	str	r3, [r7, #28]
 8005230:	e000      	b.n	8005234 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005232:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005234:	69fb      	ldr	r3, [r7, #28]
}
 8005236:	4618      	mov	r0, r3
 8005238:	3724      	adds	r7, #36	@ 0x24
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40021000 	.word	0x40021000
 8005248:	001fff68 	.word	0x001fff68

0800524c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
 8005258:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d904      	bls.n	800526a <HAL_SAI_InitProtocol+0x1e>
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	3b03      	subs	r3, #3
 8005264:	2b01      	cmp	r3, #1
 8005266:	d812      	bhi.n	800528e <HAL_SAI_InitProtocol+0x42>
 8005268:	e008      	b.n	800527c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	68b9      	ldr	r1, [r7, #8]
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f000 fcf5 	bl	8005c60 <SAI_InitI2S>
 8005276:	4603      	mov	r3, r0
 8005278:	75fb      	strb	r3, [r7, #23]
      break;
 800527a:	e00b      	b.n	8005294 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	68b9      	ldr	r1, [r7, #8]
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 fd9e 	bl	8005dc4 <SAI_InitPCM>
 8005288:	4603      	mov	r3, r0
 800528a:	75fb      	strb	r3, [r7, #23]
      break;
 800528c:	e002      	b.n	8005294 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	75fb      	strb	r3, [r7, #23]
      break;
 8005292:	bf00      	nop
  }

  if (status == HAL_OK)
 8005294:	7dfb      	ldrb	r3, [r7, #23]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d104      	bne.n	80052a4 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 f808 	bl	80052b0 <HAL_SAI_Init>
 80052a0:	4603      	mov	r3, r0
 80052a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80052a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
	...

080052b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e155      	b.n	800556e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d106      	bne.n	80052dc <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fb fffc 	bl	80012d4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 fe2b 	bl	8005f38 <SAI_Disable>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e140      	b.n	800556e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d00c      	beq.n	8005316 <HAL_SAI_Init+0x66>
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d80d      	bhi.n	800531c <HAL_SAI_Init+0x6c>
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_SAI_Init+0x5a>
 8005304:	2b01      	cmp	r3, #1
 8005306:	d003      	beq.n	8005310 <HAL_SAI_Init+0x60>
 8005308:	e008      	b.n	800531c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800530a:	2300      	movs	r3, #0
 800530c:	61fb      	str	r3, [r7, #28]
      break;
 800530e:	e008      	b.n	8005322 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005310:	2310      	movs	r3, #16
 8005312:	61fb      	str	r3, [r7, #28]
      break;
 8005314:	e005      	b.n	8005322 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005316:	2320      	movs	r3, #32
 8005318:	61fb      	str	r3, [r7, #28]
      break;
 800531a:	e002      	b.n	8005322 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	61fb      	str	r3, [r7, #28]
      break;
 8005320:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	2b03      	cmp	r3, #3
 8005328:	d81d      	bhi.n	8005366 <HAL_SAI_Init+0xb6>
 800532a:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <HAL_SAI_Init+0x80>)
 800532c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005330:	08005341 	.word	0x08005341
 8005334:	08005347 	.word	0x08005347
 8005338:	0800534f 	.word	0x0800534f
 800533c:	08005357 	.word	0x08005357
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005340:	2300      	movs	r3, #0
 8005342:	617b      	str	r3, [r7, #20]
      break;
 8005344:	e012      	b.n	800536c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005346:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800534a:	617b      	str	r3, [r7, #20]
      break;
 800534c:	e00e      	b.n	800536c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800534e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005352:	617b      	str	r3, [r7, #20]
      break;
 8005354:	e00a      	b.n	800536c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005356:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800535a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	f043 0301 	orr.w	r3, r3, #1
 8005362:	61fb      	str	r3, [r7, #28]
      break;
 8005364:	e002      	b.n	800536c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
      break;
 800536a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a81      	ldr	r2, [pc, #516]	@ (8005578 <HAL_SAI_Init+0x2c8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d004      	beq.n	8005380 <HAL_SAI_Init+0xd0>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a80      	ldr	r2, [pc, #512]	@ (800557c <HAL_SAI_Init+0x2cc>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d103      	bne.n	8005388 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005380:	4a7f      	ldr	r2, [pc, #508]	@ (8005580 <HAL_SAI_Init+0x2d0>)
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	e002      	b.n	800538e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005388:	4a7e      	ldr	r2, [pc, #504]	@ (8005584 <HAL_SAI_Init+0x2d4>)
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d041      	beq.n	800541a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a77      	ldr	r2, [pc, #476]	@ (8005578 <HAL_SAI_Init+0x2c8>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d004      	beq.n	80053aa <HAL_SAI_Init+0xfa>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a75      	ldr	r2, [pc, #468]	@ (800557c <HAL_SAI_Init+0x2cc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d105      	bne.n	80053b6 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80053aa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80053ae:	f7fe ff1d 	bl	80041ec <HAL_RCCEx_GetPeriphCLKFreq>
 80053b2:	6138      	str	r0, [r7, #16]
 80053b4:	e004      	b.n	80053c0 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80053b6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80053ba:	f7fe ff17 	bl	80041ec <HAL_RCCEx_GetPeriphCLKFreq>
 80053be:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	005b      	lsls	r3, r3, #1
 80053ca:	461a      	mov	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	025b      	lsls	r3, r3, #9
 80053d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d6:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	4a6b      	ldr	r2, [pc, #428]	@ (8005588 <HAL_SAI_Init+0x2d8>)
 80053dc:	fba2 2303 	umull	r2, r3, r2, r3
 80053e0:	08da      	lsrs	r2, r3, #3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80053e6:	68f9      	ldr	r1, [r7, #12]
 80053e8:	4b67      	ldr	r3, [pc, #412]	@ (8005588 <HAL_SAI_Init+0x2d8>)
 80053ea:	fba3 2301 	umull	r2, r3, r3, r1
 80053ee:	08da      	lsrs	r2, r3, #3
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	1aca      	subs	r2, r1, r3
 80053fa:	2a08      	cmp	r2, #8
 80053fc:	d904      	bls.n	8005408 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	1c5a      	adds	r2, r3, #1
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540c:	2b04      	cmp	r3, #4
 800540e:	d104      	bne.n	800541a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	085a      	lsrs	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_SAI_Init+0x17a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2b02      	cmp	r3, #2
 8005428:	d109      	bne.n	800543e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542e:	2b01      	cmp	r3, #1
 8005430:	d101      	bne.n	8005436 <HAL_SAI_Init+0x186>
 8005432:	2300      	movs	r3, #0
 8005434:	e001      	b.n	800543a <HAL_SAI_Init+0x18a>
 8005436:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800543a:	61bb      	str	r3, [r7, #24]
 800543c:	e008      	b.n	8005450 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005442:	2b01      	cmp	r3, #1
 8005444:	d102      	bne.n	800544c <HAL_SAI_Init+0x19c>
 8005446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800544a:	e000      	b.n	800544e <HAL_SAI_Init+0x19e>
 800544c:	2300      	movs	r3, #0
 800544e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6819      	ldr	r1, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4b4c      	ldr	r3, [pc, #304]	@ (800558c <HAL_SAI_Init+0x2dc>)
 800545c:	400b      	ands	r3, r1
 800545e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6819      	ldr	r1, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005474:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547a:	431a      	orrs	r2, r3
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005488:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005494:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	051b      	lsls	r3, r3, #20
 800549c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80054b4:	f023 030f 	bic.w	r3, r3, #15
 80054b8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6859      	ldr	r1, [r3, #4]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	699a      	ldr	r2, [r3, #24]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c8:	431a      	orrs	r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6899      	ldr	r1, [r3, #8]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	4b2b      	ldr	r3, [pc, #172]	@ (8005590 <HAL_SAI_Init+0x2e0>)
 80054e4:	400b      	ands	r3, r1
 80054e6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6899      	ldr	r1, [r3, #8]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054f8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80054fe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005504:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550a:	3b01      	subs	r3, #1
 800550c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800550e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68d9      	ldr	r1, [r3, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005526:	400b      	ands	r3, r1
 8005528:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68d9      	ldr	r1, [r3, #12]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800553e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005540:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005546:	3b01      	subs	r3, #1
 8005548:	021b      	lsls	r3, r3, #8
 800554a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	430a      	orrs	r2, r1
 8005552:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3720      	adds	r7, #32
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	40015404 	.word	0x40015404
 800557c:	40015424 	.word	0x40015424
 8005580:	40015400 	.word	0x40015400
 8005584:	40015800 	.word	0x40015800
 8005588:	cccccccd 	.word	0xcccccccd
 800558c:	ff05c010 	.word	0xff05c010
 8005590:	fff88000 	.word	0xfff88000

08005594 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800559c:	2300      	movs	r3, #0
 800559e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d101      	bne.n	80055ae <HAL_SAI_Abort+0x1a>
 80055aa:	2302      	movs	r3, #2
 80055ac:	e053      	b.n	8005656 <HAL_SAI_Abort+0xc2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 fcbe 	bl	8005f38 <SAI_Disable>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055d4:	d125      	bne.n	8005622 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80055e4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b12      	cmp	r3, #18
 80055f0:	d108      	bne.n	8005604 <HAL_SAI_Abort+0x70>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d004      	beq.n	8005604 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fc fcb0 	bl	8001f64 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b22      	cmp	r3, #34	@ 0x22
 800560e:	d108      	bne.n	8005622 <HAL_SAI_Abort+0x8e>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005614:	2b00      	cmp	r3, #0
 8005616:	d004      	beq.n	8005622 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	4618      	mov	r0, r3
 800561e:	f7fc fca1 	bl	8001f64 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2200      	movs	r2, #0
 8005628:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f04f 32ff 	mov.w	r2, #4294967295
 8005632:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f042 0208 	orr.w	r2, r2, #8
 8005642:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005654:	7bfb      	ldrb	r3, [r7, #15]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	4613      	mov	r3, r2
 800566c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800566e:	f7fc fa1f 	bl	8001ab0 <HAL_GetTick>
 8005672:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d002      	beq.n	8005680 <HAL_SAI_Transmit_DMA+0x20>
 800567a:	88fb      	ldrh	r3, [r7, #6]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e093      	b.n	80057ac <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b01      	cmp	r3, #1
 800568e:	f040 808c 	bne.w	80057aa <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005698:	2b01      	cmp	r3, #1
 800569a:	d101      	bne.n	80056a0 <HAL_SAI_Transmit_DMA+0x40>
 800569c:	2302      	movs	r3, #2
 800569e:	e085      	b.n	80057ac <HAL_SAI_Transmit_DMA+0x14c>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	88fa      	ldrh	r2, [r7, #6]
 80056b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	88fa      	ldrh	r2, [r7, #6]
 80056ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2212      	movs	r2, #18
 80056ca:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056d2:	4a38      	ldr	r2, [pc, #224]	@ (80057b4 <HAL_SAI_Transmit_DMA+0x154>)
 80056d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056da:	4a37      	ldr	r2, [pc, #220]	@ (80057b8 <HAL_SAI_Transmit_DMA+0x158>)
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056e2:	4a36      	ldr	r2, [pc, #216]	@ (80057bc <HAL_SAI_Transmit_DMA+0x15c>)
 80056e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ea:	2200      	movs	r2, #0
 80056ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f6:	4619      	mov	r1, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	331c      	adds	r3, #28
 80056fe:	461a      	mov	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005706:	f7fc fbcd 	bl	8001ea4 <HAL_DMA_Start_IT>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d005      	beq.n	800571c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e047      	b.n	80057ac <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800571c:	2100      	movs	r1, #0
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 fbd2 	bl	8005ec8 <SAI_InterruptFlag>
 8005724:	4601      	mov	r1, r0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	691a      	ldr	r2, [r3, #16]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005742:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005744:	e015      	b.n	8005772 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005746:	f7fc f9b3 	bl	8001ab0 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005754:	d90d      	bls.n	8005772 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800575c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e01c      	b.n	80057ac <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0e2      	beq.n	8005746 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d107      	bne.n	800579e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800579c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	e000      	b.n	80057ac <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 80057aa:	2302      	movs	r3, #2
  }
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	0800600b 	.word	0x0800600b
 80057b8:	08005fad 	.word	0x08005fad
 80057bc:	080060a1 	.word	0x080060a1

080057c0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	4613      	mov	r3, r2
 80057cc:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <HAL_SAI_Receive_DMA+0x1a>
 80057d4:	88fb      	ldrh	r3, [r7, #6]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e074      	b.n	80058c8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d16d      	bne.n	80058c6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d101      	bne.n	80057f8 <HAL_SAI_Receive_DMA+0x38>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e067      	b.n	80058c8 <HAL_SAI_Receive_DMA+0x108>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	88fa      	ldrh	r2, [r7, #6]
 800580a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	88fa      	ldrh	r2, [r7, #6]
 8005812:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2222      	movs	r2, #34	@ 0x22
 8005822:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582a:	4a29      	ldr	r2, [pc, #164]	@ (80058d0 <HAL_SAI_Receive_DMA+0x110>)
 800582c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005832:	4a28      	ldr	r2, [pc, #160]	@ (80058d4 <HAL_SAI_Receive_DMA+0x114>)
 8005834:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800583a:	4a27      	ldr	r2, [pc, #156]	@ (80058d8 <HAL_SAI_Receive_DMA+0x118>)
 800583c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005842:	2200      	movs	r2, #0
 8005844:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	331c      	adds	r3, #28
 8005850:	4619      	mov	r1, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005856:	461a      	mov	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800585e:	f7fc fb21 	bl	8001ea4 <HAL_DMA_Start_IT>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e029      	b.n	80058c8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005874:	2100      	movs	r1, #0
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f000 fb26 	bl	8005ec8 <SAI_InterruptFlag>
 800587c:	4601      	mov	r1, r0
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	691a      	ldr	r2, [r3, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800589a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d107      	bne.n	80058ba <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80058b8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	e000      	b.n	80058c8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80058c6:	2302      	movs	r3, #2
  }
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	08006085 	.word	0x08006085
 80058d4:	08006027 	.word	0x08006027
 80058d8:	080060a1 	.word	0x080060a1

080058dc <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f000 8192 	beq.w	8005c16 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b00      	cmp	r3, #0
 8005912:	d009      	beq.n	8005928 <HAL_SAI_IRQHandler+0x4c>
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d004      	beq.n	8005928 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	4798      	blx	r3
 8005926:	e176      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d01e      	beq.n	8005970 <HAL_SAI_IRQHandler+0x94>
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d019      	beq.n	8005970 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2201      	movs	r2, #1
 8005942:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b22      	cmp	r3, #34	@ 0x22
 800594e:	d101      	bne.n	8005954 <HAL_SAI_IRQHandler+0x78>
 8005950:	2301      	movs	r3, #1
 8005952:	e000      	b.n	8005956 <HAL_SAI_IRQHandler+0x7a>
 8005954:	2302      	movs	r3, #2
 8005956:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	431a      	orrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f96f 	bl	8005c4c <HAL_SAI_ErrorCallback>
 800596e:	e152      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d011      	beq.n	800599e <HAL_SAI_IRQHandler+0xc2>
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00c      	beq.n	800599e <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2202      	movs	r2, #2
 800598a:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 8140 	beq.w	8005c16 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800599a:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800599c:	e13b      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f003 0320 	and.w	r3, r3, #32
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d055      	beq.n	8005a54 <HAL_SAI_IRQHandler+0x178>
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f003 0320 	and.w	r3, r3, #32
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d050      	beq.n	8005a54 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2220      	movs	r2, #32
 80059b8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059c0:	f043 0204 	orr.w	r2, r3, #4
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d038      	beq.n	8005a46 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d016      	beq.n	8005a0a <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059e0:	4a8f      	ldr	r2, [pc, #572]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 80059e2:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7fc faf9 	bl	8001fe0 <HAL_DMA_Abort_IT>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00a      	beq.n	8005a0a <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 f921 	bl	8005c4c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80fc 	beq.w	8005c0c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a18:	4a81      	ldr	r2, [pc, #516]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 8005a1a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fc fadd 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80ef 	beq.w	8005c0c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a34:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f904 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a44:	e0e2      	b.n	8005c0c <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7ff fda4 	bl	8005594 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f8fd 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a52:	e0db      	b.n	8005c0c <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d055      	beq.n	8005b0a <HAL_SAI_IRQHandler+0x22e>
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d050      	beq.n	8005b0a <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2240      	movs	r2, #64	@ 0x40
 8005a6e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a76:	f043 0208 	orr.w	r2, r3, #8
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d038      	beq.n	8005afc <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d016      	beq.n	8005ac0 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a96:	4a62      	ldr	r2, [pc, #392]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 8005a98:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7fc fa9e 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ab0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f8c6 	bl	8005c4c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 80a3 	beq.w	8005c10 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ace:	4a54      	ldr	r2, [pc, #336]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 8005ad0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fc fa82 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 8096 	beq.w	8005c10 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f8a9 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005afa:	e089      	b.n	8005c10 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7ff fd49 	bl	8005594 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f8a2 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b08:	e082      	b.n	8005c10 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d061      	beq.n	8005bd8 <HAL_SAI_IRQHandler+0x2fc>
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d05c      	beq.n	8005bd8 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2204      	movs	r2, #4
 8005b24:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2c:	f043 0220 	orr.w	r2, r3, #32
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d036      	beq.n	8005bae <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d016      	beq.n	8005b76 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b4c:	4a34      	ldr	r2, [pc, #208]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 8005b4e:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7fc fa43 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00a      	beq.n	8005b76 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f86b 	bl	8005c4c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d04a      	beq.n	8005c14 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b82:	4a27      	ldr	r2, [pc, #156]	@ (8005c20 <HAL_SAI_IRQHandler+0x344>)
 8005b84:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7fc fa28 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d03e      	beq.n	8005c14 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b9c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f850 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bac:	e032      	b.n	8005c14 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f04f 32ff 	mov.w	r2, #4294967295
 8005bbe:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f83b 	bl	8005c4c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bd6:	e01d      	b.n	8005c14 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f003 0310 	and.w	r3, r3, #16
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d019      	beq.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f003 0310 	and.w	r3, r3, #16
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d014      	beq.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2210      	movs	r2, #16
 8005bf2:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bfa:	f043 0210 	orr.w	r2, r3, #16
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f821 	bl	8005c4c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005c0a:	e004      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c0c:	bf00      	nop
 8005c0e:	e002      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c10:	bf00      	nop
 8005c12:	e000      	b.n	8005c16 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c14:	bf00      	nop
}
 8005c16:	bf00      	nop
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	080060f3 	.word	0x080060f3

08005c24 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d003      	beq.n	8005c8e <SAI_InitI2S+0x2e>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d103      	bne.n	8005c96 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c94:	e002      	b.n	8005c9c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005ca2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005caa:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e077      	b.n	8005db6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d107      	bne.n	8005cdc <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005cd8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cda:	e006      	b.n	8005cea <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005ce2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b03      	cmp	r3, #3
 8005cee:	d84f      	bhi.n	8005d90 <SAI_InitI2S+0x130>
 8005cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf8 <SAI_InitI2S+0x98>)
 8005cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf6:	bf00      	nop
 8005cf8:	08005d09 	.word	0x08005d09
 8005cfc:	08005d2b 	.word	0x08005d2b
 8005d00:	08005d4d 	.word	0x08005d4d
 8005d04:	08005d6f 	.word	0x08005d6f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2280      	movs	r2, #128	@ 0x80
 8005d0c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	085b      	lsrs	r3, r3, #1
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	085b      	lsrs	r3, r3, #1
 8005d1c:	011a      	lsls	r2, r3, #4
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2240      	movs	r2, #64	@ 0x40
 8005d26:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d28:	e035      	b.n	8005d96 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2280      	movs	r2, #128	@ 0x80
 8005d2e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	085b      	lsrs	r3, r3, #1
 8005d34:	019a      	lsls	r2, r3, #6
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	085b      	lsrs	r3, r3, #1
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2280      	movs	r2, #128	@ 0x80
 8005d48:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d4a:	e024      	b.n	8005d96 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	22c0      	movs	r2, #192	@ 0xc0
 8005d50:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	085b      	lsrs	r3, r3, #1
 8005d56:	019a      	lsls	r2, r3, #6
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	085b      	lsrs	r3, r3, #1
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2280      	movs	r2, #128	@ 0x80
 8005d6a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d6c:	e013      	b.n	8005d96 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	22e0      	movs	r2, #224	@ 0xe0
 8005d72:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	085b      	lsrs	r3, r3, #1
 8005d78:	019a      	lsls	r2, r3, #6
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	085b      	lsrs	r3, r3, #1
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2280      	movs	r2, #128	@ 0x80
 8005d8c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d8e:	e002      	b.n	8005d96 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	75fb      	strb	r3, [r7, #23]
      break;
 8005d94:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d10b      	bne.n	8005db4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d102      	bne.n	8005da8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2210      	movs	r2, #16
 8005da6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d102      	bne.n	8005db4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2208      	movs	r2, #8
 8005db2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop

08005dc4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <SAI_InitPCM+0x2e>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d103      	bne.n	8005dfa <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005df8:	e002      	b.n	8005e00 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005e14:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e28:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b04      	cmp	r3, #4
 8005e2e:	d103      	bne.n	8005e38 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2201      	movs	r2, #1
 8005e34:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e36:	e002      	b.n	8005e3e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	220d      	movs	r2, #13
 8005e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2b03      	cmp	r3, #3
 8005e42:	d837      	bhi.n	8005eb4 <SAI_InitPCM+0xf0>
 8005e44:	a201      	add	r2, pc, #4	@ (adr r2, 8005e4c <SAI_InitPCM+0x88>)
 8005e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4a:	bf00      	nop
 8005e4c:	08005e5d 	.word	0x08005e5d
 8005e50:	08005e73 	.word	0x08005e73
 8005e54:	08005e89 	.word	0x08005e89
 8005e58:	08005e9f 	.word	0x08005e9f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2280      	movs	r2, #128	@ 0x80
 8005e60:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	011a      	lsls	r2, r3, #4
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2240      	movs	r2, #64	@ 0x40
 8005e6e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e70:	e023      	b.n	8005eba <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2280      	movs	r2, #128	@ 0x80
 8005e76:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	015a      	lsls	r2, r3, #5
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2280      	movs	r2, #128	@ 0x80
 8005e84:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e86:	e018      	b.n	8005eba <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	22c0      	movs	r2, #192	@ 0xc0
 8005e8c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2280      	movs	r2, #128	@ 0x80
 8005e9a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e9c:	e00d      	b.n	8005eba <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	22e0      	movs	r2, #224	@ 0xe0
 8005ea2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2280      	movs	r2, #128	@ 0x80
 8005eb0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005eb2:	e002      	b.n	8005eba <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	75fb      	strb	r3, [r7, #23]
      break;
 8005eb8:	bf00      	nop
  }

  return status;
 8005eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005ed8:	78fb      	ldrb	r3, [r7, #3]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d103      	bne.n	8005ee6 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f043 0308 	orr.w	r3, r3, #8
 8005ee4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d10b      	bne.n	8005f06 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d003      	beq.n	8005efe <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d103      	bne.n	8005f06 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f043 0310 	orr.w	r3, r3, #16
 8005f04:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	d003      	beq.n	8005f16 <SAI_InterruptFlag+0x4e>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d104      	bne.n	8005f20 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005f1c:	60fb      	str	r3, [r7, #12]
 8005f1e:	e003      	b.n	8005f28 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f043 0304 	orr.w	r3, r3, #4
 8005f26:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005f28:	68fb      	ldr	r3, [r7, #12]
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
	...

08005f38 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005f40:	4b18      	ldr	r3, [pc, #96]	@ (8005fa4 <SAI_Disable+0x6c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a18      	ldr	r2, [pc, #96]	@ (8005fa8 <SAI_Disable+0x70>)
 8005f46:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4a:	0b1b      	lsrs	r3, r3, #12
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005f50:	2300      	movs	r3, #0
 8005f52:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f62:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10a      	bne.n	8005f80 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	72fb      	strb	r3, [r7, #11]
      break;
 8005f7e:	e009      	b.n	8005f94 <SAI_Disable+0x5c>
    }
    count--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1e7      	bne.n	8005f64 <SAI_Disable+0x2c>

  return status;
 8005f94:	7afb      	ldrb	r3, [r7, #11]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20000014 	.word	0x20000014
 8005fa8:	95cbec1b 	.word	0x95cbec1b

08005fac <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	d01c      	beq.n	8005ffc <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005fd8:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005fda:	2100      	movs	r1, #0
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7ff ff73 	bl	8005ec8 <SAI_InterruptFlag>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	43d9      	mvns	r1, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	691a      	ldr	r2, [r3, #16]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	400a      	ands	r2, r1
 8005ff2:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f7ff fe11 	bl	8005c24 <HAL_SAI_TxCpltCallback>
#endif
}
 8006002:	bf00      	nop
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006016:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff fe0d 	bl	8005c38 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800601e:	bf00      	nop
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006032:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	2b20      	cmp	r3, #32
 800603a:	d01c      	beq.n	8006076 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800604a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006054:	2100      	movs	r1, #0
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff ff36 	bl	8005ec8 <SAI_InterruptFlag>
 800605c:	4603      	mov	r3, r0
 800605e:	43d9      	mvns	r1, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	400a      	ands	r2, r1
 800606c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f7fb f8ac 	bl	80011d4 <HAL_SAI_RxCpltCallback>
#endif
}
 800607c:	bf00      	nop
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f7fb f884 	bl	80011a0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006098:	bf00      	nop
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ac:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060b4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060cc:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff ff32 	bl	8005f38 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80060e4:	68f8      	ldr	r0, [r7, #12]
 80060e6:	f7ff fdb1 	bl	8005c4c <HAL_SAI_ErrorCallback>
#endif
}
 80060ea:	bf00      	nop
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800610e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2200      	movs	r2, #0
 8006116:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f04f 32ff 	mov.w	r2, #4294967295
 8006120:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006128:	2b20      	cmp	r3, #32
 800612a:	d00a      	beq.n	8006142 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f7ff ff03 	bl	8005f38 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0208 	orr.w	r2, r2, #8
 8006140:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f7ff fd7a 	bl	8005c4c <HAL_SAI_ErrorCallback>
#endif
}
 8006158:	bf00      	nop
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e095      	b.n	800629e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006176:	2b00      	cmp	r3, #0
 8006178:	d108      	bne.n	800618c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006182:	d009      	beq.n	8006198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	61da      	str	r2, [r3, #28]
 800618a:	e005      	b.n	8006198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7fb f9b0 	bl	8001518 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061d8:	d902      	bls.n	80061e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061da:	2300      	movs	r3, #0
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	e002      	b.n	80061e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80061ee:	d007      	beq.n	8006200 <HAL_SPI_Init+0xa0>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061f8:	d002      	beq.n	8006200 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006210:	431a      	orrs	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	431a      	orrs	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	f003 0301 	and.w	r3, r3, #1
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69db      	ldr	r3, [r3, #28]
 8006234:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006242:	ea42 0103 	orr.w	r1, r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	0c1b      	lsrs	r3, r3, #16
 800625c:	f003 0204 	and.w	r2, r3, #4
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006264:	f003 0310 	and.w	r3, r3, #16
 8006268:	431a      	orrs	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800626e:	f003 0308 	and.w	r3, r3, #8
 8006272:	431a      	orrs	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800627c:	ea42 0103 	orr.w	r1, r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b088      	sub	sp, #32
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	603b      	str	r3, [r7, #0]
 80062b2:	4613      	mov	r3, r2
 80062b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062b6:	f7fb fbfb 	bl	8001ab0 <HAL_GetTick>
 80062ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80062bc:	88fb      	ldrh	r3, [r7, #6]
 80062be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d001      	beq.n	80062d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80062cc:	2302      	movs	r3, #2
 80062ce:	e15c      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d002      	beq.n	80062dc <HAL_SPI_Transmit+0x36>
 80062d6:	88fb      	ldrh	r3, [r7, #6]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e154      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_SPI_Transmit+0x48>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e14d      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2203      	movs	r2, #3
 80062fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	88fa      	ldrh	r2, [r7, #6]
 800630e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	88fa      	ldrh	r2, [r7, #6]
 8006314:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006340:	d10f      	bne.n	8006362 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006350:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006360:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636c:	2b40      	cmp	r3, #64	@ 0x40
 800636e:	d007      	beq.n	8006380 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800637e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006388:	d952      	bls.n	8006430 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_SPI_Transmit+0xf2>
 8006392:	8b7b      	ldrh	r3, [r7, #26]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d145      	bne.n	8006424 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639c:	881a      	ldrh	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a8:	1c9a      	adds	r2, r3, #2
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	3b01      	subs	r3, #1
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063bc:	e032      	b.n	8006424 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d112      	bne.n	80063f2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d0:	881a      	ldrh	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063dc:	1c9a      	adds	r2, r3, #2
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063f0:	e018      	b.n	8006424 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063f2:	f7fb fb5d 	bl	8001ab0 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d803      	bhi.n	800640a <HAL_SPI_Transmit+0x164>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006408:	d102      	bne.n	8006410 <HAL_SPI_Transmit+0x16a>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d109      	bne.n	8006424 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e0b2      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006428:	b29b      	uxth	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1c7      	bne.n	80063be <HAL_SPI_Transmit+0x118>
 800642e:	e083      	b.n	8006538 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d002      	beq.n	800643e <HAL_SPI_Transmit+0x198>
 8006438:	8b7b      	ldrh	r3, [r7, #26]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d177      	bne.n	800652e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006442:	b29b      	uxth	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	d912      	bls.n	800646e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800644c:	881a      	ldrh	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006458:	1c9a      	adds	r2, r3, #2
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b02      	subs	r3, #2
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800646c:	e05f      	b.n	800652e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	330c      	adds	r3, #12
 8006478:	7812      	ldrb	r2, [r2, #0]
 800647a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800648a:	b29b      	uxth	r3, r3
 800648c:	3b01      	subs	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006494:	e04b      	b.n	800652e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d12b      	bne.n	80064fc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d912      	bls.n	80064d4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b2:	881a      	ldrh	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064be:	1c9a      	adds	r2, r3, #2
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	3b02      	subs	r3, #2
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064d2:	e02c      	b.n	800652e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	330c      	adds	r3, #12
 80064de:	7812      	ldrb	r2, [r2, #0]
 80064e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	3b01      	subs	r3, #1
 80064f4:	b29a      	uxth	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064fa:	e018      	b.n	800652e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064fc:	f7fb fad8 	bl	8001ab0 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	429a      	cmp	r2, r3
 800650a:	d803      	bhi.n	8006514 <HAL_SPI_Transmit+0x26e>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006512:	d102      	bne.n	800651a <HAL_SPI_Transmit+0x274>
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d109      	bne.n	800652e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e02d      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1ae      	bne.n	8006496 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	6839      	ldr	r1, [r7, #0]
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 fb65 	bl	8006c0c <SPI_EndRxTxTransaction>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d002      	beq.n	800654e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2220      	movs	r2, #32
 800654c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10a      	bne.n	800656c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006556:	2300      	movs	r3, #0
 8006558:	617b      	str	r3, [r7, #20]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	617b      	str	r3, [r7, #20]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e000      	b.n	800658a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006588:	2300      	movs	r3, #0
  }
}
 800658a:	4618      	mov	r0, r3
 800658c:	3720      	adds	r7, #32
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b08a      	sub	sp, #40	@ 0x28
 8006596:	af00      	add	r7, sp, #0
 8006598:	60f8      	str	r0, [r7, #12]
 800659a:	60b9      	str	r1, [r7, #8]
 800659c:	607a      	str	r2, [r7, #4]
 800659e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065a0:	2301      	movs	r3, #1
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a4:	f7fb fa84 	bl	8001ab0 <HAL_GetTick>
 80065a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065b8:	887b      	ldrh	r3, [r7, #2]
 80065ba:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80065bc:	887b      	ldrh	r3, [r7, #2]
 80065be:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065c0:	7ffb      	ldrb	r3, [r7, #31]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d00c      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4e>
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065cc:	d106      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x4a>
 80065d6:	7ffb      	ldrb	r3, [r7, #31]
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d001      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065dc:	2302      	movs	r3, #2
 80065de:	e1f3      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d005      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x60>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x60>
 80065ec:	887b      	ldrh	r3, [r7, #2]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e1e8      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_SPI_TransmitReceive+0x72>
 8006600:	2302      	movs	r3, #2
 8006602:	e1e1      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b04      	cmp	r3, #4
 8006616:	d003      	beq.n	8006620 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2205      	movs	r2, #5
 800661c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	887a      	ldrh	r2, [r7, #2]
 8006630:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	887a      	ldrh	r2, [r7, #2]
 8006638:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	887a      	ldrh	r2, [r7, #2]
 8006646:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	887a      	ldrh	r2, [r7, #2]
 800664c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2200      	movs	r2, #0
 8006658:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006662:	d802      	bhi.n	800666a <HAL_SPI_TransmitReceive+0xd8>
 8006664:	8abb      	ldrh	r3, [r7, #20]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d908      	bls.n	800667c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006678:	605a      	str	r2, [r3, #4]
 800667a:	e007      	b.n	800668c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800668a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006696:	2b40      	cmp	r3, #64	@ 0x40
 8006698:	d007      	beq.n	80066aa <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066b2:	f240 8083 	bls.w	80067bc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d002      	beq.n	80066c4 <HAL_SPI_TransmitReceive+0x132>
 80066be:	8afb      	ldrh	r3, [r7, #22]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d16f      	bne.n	80067a4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c8:	881a      	ldrh	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d4:	1c9a      	adds	r2, r3, #2
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066de:	b29b      	uxth	r3, r3
 80066e0:	3b01      	subs	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066e8:	e05c      	b.n	80067a4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d11b      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x19e>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d016      	beq.n	8006730 <HAL_SPI_TransmitReceive+0x19e>
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	2b01      	cmp	r3, #1
 8006706:	d113      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670c:	881a      	ldrh	r2, [r3, #0]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006718:	1c9a      	adds	r2, r3, #2
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006722:	b29b      	uxth	r3, r3
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800672c:	2300      	movs	r3, #0
 800672e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b01      	cmp	r3, #1
 800673c:	d11c      	bne.n	8006778 <HAL_SPI_TransmitReceive+0x1e6>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006744:	b29b      	uxth	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d016      	beq.n	8006778 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006754:	b292      	uxth	r2, r2
 8006756:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675c:	1c9a      	adds	r2, r3, #2
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006768:	b29b      	uxth	r3, r3
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006774:	2301      	movs	r3, #1
 8006776:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006778:	f7fb f99a 	bl	8001ab0 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006784:	429a      	cmp	r2, r3
 8006786:	d80d      	bhi.n	80067a4 <HAL_SPI_TransmitReceive+0x212>
 8006788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d009      	beq.n	80067a4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e111      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d19d      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x158>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d197      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x158>
 80067ba:	e0e5      	b.n	8006988 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <HAL_SPI_TransmitReceive+0x23a>
 80067c4:	8afb      	ldrh	r3, [r7, #22]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	f040 80d1 	bne.w	800696e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d912      	bls.n	80067fc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	881a      	ldrh	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e6:	1c9a      	adds	r2, r3, #2
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	3b02      	subs	r3, #2
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067fa:	e0b8      	b.n	800696e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	330c      	adds	r3, #12
 8006806:	7812      	ldrb	r2, [r2, #0]
 8006808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006818:	b29b      	uxth	r3, r3
 800681a:	3b01      	subs	r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006822:	e0a4      	b.n	800696e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b02      	cmp	r3, #2
 8006830:	d134      	bne.n	800689c <HAL_SPI_TransmitReceive+0x30a>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006836:	b29b      	uxth	r3, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	d02f      	beq.n	800689c <HAL_SPI_TransmitReceive+0x30a>
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	2b01      	cmp	r3, #1
 8006840:	d12c      	bne.n	800689c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b01      	cmp	r3, #1
 800684a:	d912      	bls.n	8006872 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006850:	881a      	ldrh	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685c:	1c9a      	adds	r2, r3, #2
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006866:	b29b      	uxth	r3, r3
 8006868:	3b02      	subs	r3, #2
 800686a:	b29a      	uxth	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006870:	e012      	b.n	8006898 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	330c      	adds	r3, #12
 800687c:	7812      	ldrb	r2, [r2, #0]
 800687e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800688e:	b29b      	uxth	r3, r3
 8006890:	3b01      	subs	r3, #1
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d148      	bne.n	800693c <HAL_SPI_TransmitReceive+0x3aa>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d042      	beq.n	800693c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d923      	bls.n	800690a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68da      	ldr	r2, [r3, #12]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068cc:	b292      	uxth	r2, r2
 80068ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d4:	1c9a      	adds	r2, r3, #2
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	3b02      	subs	r3, #2
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d81f      	bhi.n	8006938 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006906:	605a      	str	r2, [r3, #4]
 8006908:	e016      	b.n	8006938 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f103 020c 	add.w	r2, r3, #12
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006916:	7812      	ldrb	r2, [r2, #0]
 8006918:	b2d2      	uxtb	r2, r2
 800691a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006920:	1c5a      	adds	r2, r3, #1
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006938:	2301      	movs	r3, #1
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800693c:	f7fb f8b8 	bl	8001ab0 <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006948:	429a      	cmp	r2, r3
 800694a:	d803      	bhi.n	8006954 <HAL_SPI_TransmitReceive+0x3c2>
 800694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006952:	d102      	bne.n	800695a <HAL_SPI_TransmitReceive+0x3c8>
 8006954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006956:	2b00      	cmp	r3, #0
 8006958:	d109      	bne.n	800696e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e02c      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	f47f af55 	bne.w	8006824 <HAL_SPI_TransmitReceive+0x292>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	f47f af4e 	bne.w	8006824 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006988:	6a3a      	ldr	r2, [r7, #32]
 800698a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800698c:	68f8      	ldr	r0, [r7, #12]
 800698e:	f000 f93d 	bl	8006c0c <SPI_EndRxTxTransaction>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d008      	beq.n	80069aa <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2220      	movs	r2, #32
 800699c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e00e      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e000      	b.n	80069c8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80069c6:	2300      	movs	r3, #0
  }
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3728      	adds	r7, #40	@ 0x28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	603b      	str	r3, [r7, #0]
 80069dc:	4613      	mov	r3, r2
 80069de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069e0:	f7fb f866 	bl	8001ab0 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e8:	1a9b      	subs	r3, r3, r2
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	4413      	add	r3, r2
 80069ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069f0:	f7fb f85e 	bl	8001ab0 <HAL_GetTick>
 80069f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069f6:	4b39      	ldr	r3, [pc, #228]	@ (8006adc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	015b      	lsls	r3, r3, #5
 80069fc:	0d1b      	lsrs	r3, r3, #20
 80069fe:	69fa      	ldr	r2, [r7, #28]
 8006a00:	fb02 f303 	mul.w	r3, r2, r3
 8006a04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a06:	e054      	b.n	8006ab2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0e:	d050      	beq.n	8006ab2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a10:	f7fb f84e 	bl	8001ab0 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	69fa      	ldr	r2, [r7, #28]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d902      	bls.n	8006a26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d13d      	bne.n	8006aa2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a3e:	d111      	bne.n	8006a64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a48:	d004      	beq.n	8006a54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a52:	d107      	bne.n	8006a64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a6c:	d10f      	bne.n	8006a8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a7c:	601a      	str	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e017      	b.n	8006ad2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	4013      	ands	r3, r2
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	bf0c      	ite	eq
 8006ac2:	2301      	moveq	r3, #1
 8006ac4:	2300      	movne	r3, #0
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	461a      	mov	r2, r3
 8006aca:	79fb      	ldrb	r3, [r7, #7]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d19b      	bne.n	8006a08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3720      	adds	r7, #32
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000014 	.word	0x20000014

08006ae0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08a      	sub	sp, #40	@ 0x28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006aee:	2300      	movs	r3, #0
 8006af0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006af2:	f7fa ffdd 	bl	8001ab0 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afa:	1a9b      	subs	r3, r3, r2
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	4413      	add	r3, r2
 8006b00:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006b02:	f7fa ffd5 	bl	8001ab0 <HAL_GetTick>
 8006b06:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	330c      	adds	r3, #12
 8006b0e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b10:	4b3d      	ldr	r3, [pc, #244]	@ (8006c08 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	4613      	mov	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4413      	add	r3, r2
 8006b1a:	00da      	lsls	r2, r3, #3
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	0d1b      	lsrs	r3, r3, #20
 8006b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b22:	fb02 f303 	mul.w	r3, r2, r3
 8006b26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b28:	e060      	b.n	8006bec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006b30:	d107      	bne.n	8006b42 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d104      	bne.n	8006b42 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b40:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b48:	d050      	beq.n	8006bec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b4a:	f7fa ffb1 	bl	8001ab0 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	6a3b      	ldr	r3, [r7, #32]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d902      	bls.n	8006b60 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d13d      	bne.n	8006bdc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685a      	ldr	r2, [r3, #4]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b78:	d111      	bne.n	8006b9e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b82:	d004      	beq.n	8006b8e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8c:	d107      	bne.n	8006b9e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ba6:	d10f      	bne.n	8006bc8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e010      	b.n	8006bfe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	3b01      	subs	r3, #1
 8006bea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d196      	bne.n	8006b2a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3728      	adds	r7, #40	@ 0x28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20000014 	.word	0x20000014

08006c0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b086      	sub	sp, #24
 8006c10:	af02      	add	r7, sp, #8
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f7ff ff5b 	bl	8006ae0 <SPI_WaitFifoStateUntilTimeout>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d007      	beq.n	8006c40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c34:	f043 0220 	orr.w	r2, r3, #32
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e027      	b.n	8006c90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2200      	movs	r2, #0
 8006c48:	2180      	movs	r1, #128	@ 0x80
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f7ff fec0 	bl	80069d0 <SPI_WaitFlagStateUntilTimeout>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d007      	beq.n	8006c66 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c5a:	f043 0220 	orr.w	r2, r3, #32
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e014      	b.n	8006c90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7ff ff34 	bl	8006ae0 <SPI_WaitFifoStateUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d007      	beq.n	8006c8e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c82:	f043 0220 	orr.w	r2, r3, #32
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e000      	b.n	8006c90 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e040      	b.n	8006d2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d106      	bne.n	8006cc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fa fdfa 	bl	80018b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2224      	movs	r2, #36	@ 0x24
 8006cc4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f022 0201 	bic.w	r2, r2, #1
 8006cd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d002      	beq.n	8006ce4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fedc 	bl	8007a9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fc21 	bl	800752c <UART_SetConfig>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d101      	bne.n	8006cf4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e01b      	b.n	8006d2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689a      	ldr	r2, [r3, #8]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 ff5b 	bl	8007be0 <UART_CheckIdleState>
 8006d2a:	4603      	mov	r3, r0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	@ 0x28
 8006d38:	af02      	add	r7, sp, #8
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d177      	bne.n	8006e3c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <HAL_UART_Transmit+0x24>
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d101      	bne.n	8006d5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e070      	b.n	8006e3e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2221      	movs	r2, #33	@ 0x21
 8006d68:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d6a:	f7fa fea1 	bl	8001ab0 <HAL_GetTick>
 8006d6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	88fa      	ldrh	r2, [r7, #6]
 8006d74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	88fa      	ldrh	r2, [r7, #6]
 8006d7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d88:	d108      	bne.n	8006d9c <HAL_UART_Transmit+0x68>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d104      	bne.n	8006d9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	61bb      	str	r3, [r7, #24]
 8006d9a:	e003      	b.n	8006da4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006da4:	e02f      	b.n	8006e06 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2200      	movs	r2, #0
 8006dae:	2180      	movs	r1, #128	@ 0x80
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 ffbd 	bl	8007d30 <UART_WaitOnFlagUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d004      	beq.n	8006dc6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2220      	movs	r2, #32
 8006dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e03b      	b.n	8006e3e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10b      	bne.n	8006de4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	881a      	ldrh	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd8:	b292      	uxth	r2, r2
 8006dda:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	3302      	adds	r3, #2
 8006de0:	61bb      	str	r3, [r7, #24]
 8006de2:	e007      	b.n	8006df4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	781a      	ldrb	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	3301      	adds	r3, #1
 8006df2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1c9      	bne.n	8006da6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2140      	movs	r1, #64	@ 0x40
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 ff87 	bl	8007d30 <UART_WaitOnFlagUntilTimeout>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d004      	beq.n	8006e32 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e005      	b.n	8006e3e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2220      	movs	r2, #32
 8006e36:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	e000      	b.n	8006e3e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006e3c:	2302      	movs	r3, #2
  }
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3720      	adds	r7, #32
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
	...

08006e48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b08a      	sub	sp, #40	@ 0x28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	4613      	mov	r3, r2
 8006e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e5c:	2b20      	cmp	r3, #32
 8006e5e:	d137      	bne.n	8006ed0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <HAL_UART_Receive_IT+0x24>
 8006e66:	88fb      	ldrh	r3, [r7, #6]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d101      	bne.n	8006e70 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e030      	b.n	8006ed2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2200      	movs	r2, #0
 8006e74:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a18      	ldr	r2, [pc, #96]	@ (8006edc <HAL_UART_Receive_IT+0x94>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d01f      	beq.n	8006ec0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d018      	beq.n	8006ec0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	e853 3f00 	ldrex	r3, [r3]
 8006e9a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eac:	623b      	str	r3, [r7, #32]
 8006eae:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb0:	69f9      	ldr	r1, [r7, #28]
 8006eb2:	6a3a      	ldr	r2, [r7, #32]
 8006eb4:	e841 2300 	strex	r3, r2, [r1]
 8006eb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e6      	bne.n	8006e8e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ec0:	88fb      	ldrh	r3, [r7, #6]
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	68b9      	ldr	r1, [r7, #8]
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 ffa0 	bl	8007e0c <UART_Start_Receive_IT>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	e000      	b.n	8006ed2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ed0:	2302      	movs	r3, #2
  }
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3728      	adds	r7, #40	@ 0x28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40008000 	.word	0x40008000

08006ee0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b0ba      	sub	sp, #232	@ 0xe8
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	69db      	ldr	r3, [r3, #28]
 8006eee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f06:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006f0a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006f0e:	4013      	ands	r3, r2
 8006f10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006f14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d115      	bne.n	8006f48 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f20:	f003 0320 	and.w	r3, r3, #32
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00f      	beq.n	8006f48 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f2c:	f003 0320 	and.w	r3, r3, #32
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d009      	beq.n	8006f48 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f000 82ca 	beq.w	80074d2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	4798      	blx	r3
      }
      return;
 8006f46:	e2c4      	b.n	80074d2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006f48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8117 	beq.w	8007180 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d106      	bne.n	8006f6c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006f5e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006f62:	4b85      	ldr	r3, [pc, #532]	@ (8007178 <HAL_UART_IRQHandler+0x298>)
 8006f64:	4013      	ands	r3, r2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f000 810a 	beq.w	8007180 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f70:	f003 0301 	and.w	r3, r3, #1
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d011      	beq.n	8006f9c <HAL_UART_IRQHandler+0xbc>
 8006f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00b      	beq.n	8006f9c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f92:	f043 0201 	orr.w	r2, r3, #1
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d011      	beq.n	8006fcc <HAL_UART_IRQHandler+0xec>
 8006fa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00b      	beq.n	8006fcc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fc2:	f043 0204 	orr.w	r2, r3, #4
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fd0:	f003 0304 	and.w	r3, r3, #4
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d011      	beq.n	8006ffc <HAL_UART_IRQHandler+0x11c>
 8006fd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fdc:	f003 0301 	and.w	r3, r3, #1
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00b      	beq.n	8006ffc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2204      	movs	r2, #4
 8006fea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ff2:	f043 0202 	orr.w	r2, r3, #2
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007000:	f003 0308 	and.w	r3, r3, #8
 8007004:	2b00      	cmp	r3, #0
 8007006:	d017      	beq.n	8007038 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800700c:	f003 0320 	and.w	r3, r3, #32
 8007010:	2b00      	cmp	r3, #0
 8007012:	d105      	bne.n	8007020 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007018:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800701c:	2b00      	cmp	r3, #0
 800701e:	d00b      	beq.n	8007038 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2208      	movs	r2, #8
 8007026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800702e:	f043 0208 	orr.w	r2, r3, #8
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007040:	2b00      	cmp	r3, #0
 8007042:	d012      	beq.n	800706a <HAL_UART_IRQHandler+0x18a>
 8007044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007048:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00c      	beq.n	800706a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007058:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007060:	f043 0220 	orr.w	r2, r3, #32
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 8230 	beq.w	80074d6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800707a:	f003 0320 	and.w	r3, r3, #32
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00d      	beq.n	800709e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007082:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	2b00      	cmp	r3, #0
 800708c:	d007      	beq.n	800709e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007092:	2b00      	cmp	r3, #0
 8007094:	d003      	beq.n	800709e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b2:	2b40      	cmp	r3, #64	@ 0x40
 80070b4:	d005      	beq.n	80070c2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80070b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d04f      	beq.n	8007162 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 ff68 	bl	8007f98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d2:	2b40      	cmp	r3, #64	@ 0x40
 80070d4:	d141      	bne.n	800715a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3308      	adds	r3, #8
 80070dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80070ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3308      	adds	r3, #8
 80070fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007102:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007106:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800710e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800711a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d1d9      	bne.n	80070d6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007126:	2b00      	cmp	r3, #0
 8007128:	d013      	beq.n	8007152 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800712e:	4a13      	ldr	r2, [pc, #76]	@ (800717c <HAL_UART_IRQHandler+0x29c>)
 8007130:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007136:	4618      	mov	r0, r3
 8007138:	f7fa ff52 	bl	8001fe0 <HAL_DMA_Abort_IT>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d017      	beq.n	8007172 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800714c:	4610      	mov	r0, r2
 800714e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007150:	e00f      	b.n	8007172 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f9d4 	bl	8007500 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007158:	e00b      	b.n	8007172 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 f9d0 	bl	8007500 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007160:	e007      	b.n	8007172 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 f9cc 	bl	8007500 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007170:	e1b1      	b.n	80074d6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007172:	bf00      	nop
    return;
 8007174:	e1af      	b.n	80074d6 <HAL_UART_IRQHandler+0x5f6>
 8007176:	bf00      	nop
 8007178:	04000120 	.word	0x04000120
 800717c:	08008061 	.word	0x08008061

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007184:	2b01      	cmp	r3, #1
 8007186:	f040 816a 	bne.w	800745e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800718a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800718e:	f003 0310 	and.w	r3, r3, #16
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 8163 	beq.w	800745e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 815c 	beq.w	800745e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2210      	movs	r2, #16
 80071ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b8:	2b40      	cmp	r3, #64	@ 0x40
 80071ba:	f040 80d4 	bne.w	8007366 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071ca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f000 80ad 	beq.w	800732e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071de:	429a      	cmp	r2, r3
 80071e0:	f080 80a5 	bcs.w	800732e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071ea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0320 	and.w	r3, r3, #32
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f040 8086 	bne.w	800730c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800720c:	e853 3f00 	ldrex	r3, [r3]
 8007210:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007214:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800721c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	461a      	mov	r2, r3
 8007226:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800722a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800722e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007232:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007236:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007242:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1da      	bne.n	8007200 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3308      	adds	r3, #8
 8007250:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800725a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800725c:	f023 0301 	bic.w	r3, r3, #1
 8007260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3308      	adds	r3, #8
 800726a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800726e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007272:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007274:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007276:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800727a:	e841 2300 	strex	r3, r2, [r1]
 800727e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1e1      	bne.n	800724a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	3308      	adds	r3, #8
 800728c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007290:	e853 3f00 	ldrex	r3, [r3]
 8007294:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007296:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007298:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800729c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3308      	adds	r3, #8
 80072a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80072aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80072ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80072b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80072b2:	e841 2300 	strex	r3, r2, [r1]
 80072b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80072b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1e3      	bne.n	8007286 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2220      	movs	r2, #32
 80072c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072dc:	f023 0310 	bic.w	r3, r3, #16
 80072e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	461a      	mov	r2, r3
 80072ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1e4      	bne.n	80072cc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007306:	4618      	mov	r0, r3
 8007308:	f7fa fe2c 	bl	8001f64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800731e:	b29b      	uxth	r3, r3
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	b29b      	uxth	r3, r3
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f8f4 	bl	8007514 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800732c:	e0d5      	b.n	80074da <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007334:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007338:	429a      	cmp	r2, r3
 800733a:	f040 80ce 	bne.w	80074da <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0320 	and.w	r3, r3, #32
 800734a:	2b20      	cmp	r3, #32
 800734c:	f040 80c5 	bne.w	80074da <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800735c:	4619      	mov	r1, r3
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f8d8 	bl	8007514 <HAL_UARTEx_RxEventCallback>
      return;
 8007364:	e0b9      	b.n	80074da <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007372:	b29b      	uxth	r3, r3
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007380:	b29b      	uxth	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 80ab 	beq.w	80074de <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007388:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 80a6 	beq.w	80074de <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739a:	e853 3f00 	ldrex	r3, [r3]
 800739e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80073b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073bc:	e841 2300 	strex	r3, r2, [r1]
 80073c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1e4      	bne.n	8007392 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	3308      	adds	r3, #8
 80073ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d2:	e853 3f00 	ldrex	r3, [r3]
 80073d6:	623b      	str	r3, [r7, #32]
   return(result);
 80073d8:	6a3b      	ldr	r3, [r7, #32]
 80073da:	f023 0301 	bic.w	r3, r3, #1
 80073de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3308      	adds	r3, #8
 80073e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80073ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80073ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073f4:	e841 2300 	strex	r3, r2, [r1]
 80073f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1e3      	bne.n	80073c8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2220      	movs	r2, #32
 8007404:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	e853 3f00 	ldrex	r3, [r3]
 8007420:	60fb      	str	r3, [r7, #12]
   return(result);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f023 0310 	bic.w	r3, r3, #16
 8007428:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	461a      	mov	r2, r3
 8007432:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007436:	61fb      	str	r3, [r7, #28]
 8007438:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743a:	69b9      	ldr	r1, [r7, #24]
 800743c:	69fa      	ldr	r2, [r7, #28]
 800743e:	e841 2300 	strex	r3, r2, [r1]
 8007442:	617b      	str	r3, [r7, #20]
   return(result);
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1e4      	bne.n	8007414 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2202      	movs	r2, #2
 800744e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007450:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007454:	4619      	mov	r1, r3
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f85c 	bl	8007514 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800745c:	e03f      	b.n	80074de <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800745e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007462:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00e      	beq.n	8007488 <HAL_UART_IRQHandler+0x5a8>
 800746a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800746e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d008      	beq.n	8007488 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800747e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 ffe9 	bl	8008458 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007486:	e02d      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800748c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00e      	beq.n	80074b2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800749c:	2b00      	cmp	r3, #0
 800749e:	d008      	beq.n	80074b2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d01c      	beq.n	80074e2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	4798      	blx	r3
    }
    return;
 80074b0:	e017      	b.n	80074e2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d012      	beq.n	80074e4 <HAL_UART_IRQHandler+0x604>
 80074be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00c      	beq.n	80074e4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fdde 	bl	800808c <UART_EndTransmit_IT>
    return;
 80074d0:	e008      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
      return;
 80074d2:	bf00      	nop
 80074d4:	e006      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
    return;
 80074d6:	bf00      	nop
 80074d8:	e004      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
      return;
 80074da:	bf00      	nop
 80074dc:	e002      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
      return;
 80074de:	bf00      	nop
 80074e0:	e000      	b.n	80074e4 <HAL_UART_IRQHandler+0x604>
    return;
 80074e2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80074e4:	37e8      	adds	r7, #232	@ 0xe8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop

080074ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	460b      	mov	r3, r1
 800751e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800752c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007530:	b08a      	sub	sp, #40	@ 0x28
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	689a      	ldr	r2, [r3, #8]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	431a      	orrs	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	431a      	orrs	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	4313      	orrs	r3, r2
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	4ba4      	ldr	r3, [pc, #656]	@ (80077ec <UART_SetConfig+0x2c0>)
 800755c:	4013      	ands	r3, r2
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	6812      	ldr	r2, [r2, #0]
 8007562:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007564:	430b      	orrs	r3, r1
 8007566:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	68da      	ldr	r2, [r3, #12]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a99      	ldr	r2, [pc, #612]	@ (80077f0 <UART_SetConfig+0x2c4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d004      	beq.n	8007598 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007594:	4313      	orrs	r3, r2
 8007596:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075a8:	430a      	orrs	r2, r1
 80075aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a90      	ldr	r2, [pc, #576]	@ (80077f4 <UART_SetConfig+0x2c8>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d126      	bne.n	8007604 <UART_SetConfig+0xd8>
 80075b6:	4b90      	ldr	r3, [pc, #576]	@ (80077f8 <UART_SetConfig+0x2cc>)
 80075b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075bc:	f003 0303 	and.w	r3, r3, #3
 80075c0:	2b03      	cmp	r3, #3
 80075c2:	d81b      	bhi.n	80075fc <UART_SetConfig+0xd0>
 80075c4:	a201      	add	r2, pc, #4	@ (adr r2, 80075cc <UART_SetConfig+0xa0>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080075dd 	.word	0x080075dd
 80075d0:	080075ed 	.word	0x080075ed
 80075d4:	080075e5 	.word	0x080075e5
 80075d8:	080075f5 	.word	0x080075f5
 80075dc:	2301      	movs	r3, #1
 80075de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075e2:	e116      	b.n	8007812 <UART_SetConfig+0x2e6>
 80075e4:	2302      	movs	r3, #2
 80075e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ea:	e112      	b.n	8007812 <UART_SetConfig+0x2e6>
 80075ec:	2304      	movs	r3, #4
 80075ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f2:	e10e      	b.n	8007812 <UART_SetConfig+0x2e6>
 80075f4:	2308      	movs	r3, #8
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e10a      	b.n	8007812 <UART_SetConfig+0x2e6>
 80075fc:	2310      	movs	r3, #16
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e106      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a7c      	ldr	r2, [pc, #496]	@ (80077fc <UART_SetConfig+0x2d0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d138      	bne.n	8007680 <UART_SetConfig+0x154>
 800760e:	4b7a      	ldr	r3, [pc, #488]	@ (80077f8 <UART_SetConfig+0x2cc>)
 8007610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007614:	f003 030c 	and.w	r3, r3, #12
 8007618:	2b0c      	cmp	r3, #12
 800761a:	d82d      	bhi.n	8007678 <UART_SetConfig+0x14c>
 800761c:	a201      	add	r2, pc, #4	@ (adr r2, 8007624 <UART_SetConfig+0xf8>)
 800761e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007622:	bf00      	nop
 8007624:	08007659 	.word	0x08007659
 8007628:	08007679 	.word	0x08007679
 800762c:	08007679 	.word	0x08007679
 8007630:	08007679 	.word	0x08007679
 8007634:	08007669 	.word	0x08007669
 8007638:	08007679 	.word	0x08007679
 800763c:	08007679 	.word	0x08007679
 8007640:	08007679 	.word	0x08007679
 8007644:	08007661 	.word	0x08007661
 8007648:	08007679 	.word	0x08007679
 800764c:	08007679 	.word	0x08007679
 8007650:	08007679 	.word	0x08007679
 8007654:	08007671 	.word	0x08007671
 8007658:	2300      	movs	r3, #0
 800765a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765e:	e0d8      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007660:	2302      	movs	r3, #2
 8007662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007666:	e0d4      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007668:	2304      	movs	r3, #4
 800766a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766e:	e0d0      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007670:	2308      	movs	r3, #8
 8007672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007676:	e0cc      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007678:	2310      	movs	r3, #16
 800767a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800767e:	e0c8      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a5e      	ldr	r2, [pc, #376]	@ (8007800 <UART_SetConfig+0x2d4>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d125      	bne.n	80076d6 <UART_SetConfig+0x1aa>
 800768a:	4b5b      	ldr	r3, [pc, #364]	@ (80077f8 <UART_SetConfig+0x2cc>)
 800768c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007690:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007694:	2b30      	cmp	r3, #48	@ 0x30
 8007696:	d016      	beq.n	80076c6 <UART_SetConfig+0x19a>
 8007698:	2b30      	cmp	r3, #48	@ 0x30
 800769a:	d818      	bhi.n	80076ce <UART_SetConfig+0x1a2>
 800769c:	2b20      	cmp	r3, #32
 800769e:	d00a      	beq.n	80076b6 <UART_SetConfig+0x18a>
 80076a0:	2b20      	cmp	r3, #32
 80076a2:	d814      	bhi.n	80076ce <UART_SetConfig+0x1a2>
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <UART_SetConfig+0x182>
 80076a8:	2b10      	cmp	r3, #16
 80076aa:	d008      	beq.n	80076be <UART_SetConfig+0x192>
 80076ac:	e00f      	b.n	80076ce <UART_SetConfig+0x1a2>
 80076ae:	2300      	movs	r3, #0
 80076b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b4:	e0ad      	b.n	8007812 <UART_SetConfig+0x2e6>
 80076b6:	2302      	movs	r3, #2
 80076b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076bc:	e0a9      	b.n	8007812 <UART_SetConfig+0x2e6>
 80076be:	2304      	movs	r3, #4
 80076c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c4:	e0a5      	b.n	8007812 <UART_SetConfig+0x2e6>
 80076c6:	2308      	movs	r3, #8
 80076c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076cc:	e0a1      	b.n	8007812 <UART_SetConfig+0x2e6>
 80076ce:	2310      	movs	r3, #16
 80076d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076d4:	e09d      	b.n	8007812 <UART_SetConfig+0x2e6>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a4a      	ldr	r2, [pc, #296]	@ (8007804 <UART_SetConfig+0x2d8>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d125      	bne.n	800772c <UART_SetConfig+0x200>
 80076e0:	4b45      	ldr	r3, [pc, #276]	@ (80077f8 <UART_SetConfig+0x2cc>)
 80076e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076e6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80076ec:	d016      	beq.n	800771c <UART_SetConfig+0x1f0>
 80076ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80076f0:	d818      	bhi.n	8007724 <UART_SetConfig+0x1f8>
 80076f2:	2b80      	cmp	r3, #128	@ 0x80
 80076f4:	d00a      	beq.n	800770c <UART_SetConfig+0x1e0>
 80076f6:	2b80      	cmp	r3, #128	@ 0x80
 80076f8:	d814      	bhi.n	8007724 <UART_SetConfig+0x1f8>
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <UART_SetConfig+0x1d8>
 80076fe:	2b40      	cmp	r3, #64	@ 0x40
 8007700:	d008      	beq.n	8007714 <UART_SetConfig+0x1e8>
 8007702:	e00f      	b.n	8007724 <UART_SetConfig+0x1f8>
 8007704:	2300      	movs	r3, #0
 8007706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800770a:	e082      	b.n	8007812 <UART_SetConfig+0x2e6>
 800770c:	2302      	movs	r3, #2
 800770e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007712:	e07e      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007714:	2304      	movs	r3, #4
 8007716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800771a:	e07a      	b.n	8007812 <UART_SetConfig+0x2e6>
 800771c:	2308      	movs	r3, #8
 800771e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007722:	e076      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007724:	2310      	movs	r3, #16
 8007726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800772a:	e072      	b.n	8007812 <UART_SetConfig+0x2e6>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a35      	ldr	r2, [pc, #212]	@ (8007808 <UART_SetConfig+0x2dc>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d12a      	bne.n	800778c <UART_SetConfig+0x260>
 8007736:	4b30      	ldr	r3, [pc, #192]	@ (80077f8 <UART_SetConfig+0x2cc>)
 8007738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800773c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007740:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007744:	d01a      	beq.n	800777c <UART_SetConfig+0x250>
 8007746:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800774a:	d81b      	bhi.n	8007784 <UART_SetConfig+0x258>
 800774c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007750:	d00c      	beq.n	800776c <UART_SetConfig+0x240>
 8007752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007756:	d815      	bhi.n	8007784 <UART_SetConfig+0x258>
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <UART_SetConfig+0x238>
 800775c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007760:	d008      	beq.n	8007774 <UART_SetConfig+0x248>
 8007762:	e00f      	b.n	8007784 <UART_SetConfig+0x258>
 8007764:	2300      	movs	r3, #0
 8007766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800776a:	e052      	b.n	8007812 <UART_SetConfig+0x2e6>
 800776c:	2302      	movs	r3, #2
 800776e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007772:	e04e      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007774:	2304      	movs	r3, #4
 8007776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800777a:	e04a      	b.n	8007812 <UART_SetConfig+0x2e6>
 800777c:	2308      	movs	r3, #8
 800777e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007782:	e046      	b.n	8007812 <UART_SetConfig+0x2e6>
 8007784:	2310      	movs	r3, #16
 8007786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800778a:	e042      	b.n	8007812 <UART_SetConfig+0x2e6>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a17      	ldr	r2, [pc, #92]	@ (80077f0 <UART_SetConfig+0x2c4>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d13a      	bne.n	800780c <UART_SetConfig+0x2e0>
 8007796:	4b18      	ldr	r3, [pc, #96]	@ (80077f8 <UART_SetConfig+0x2cc>)
 8007798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a4:	d01a      	beq.n	80077dc <UART_SetConfig+0x2b0>
 80077a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077aa:	d81b      	bhi.n	80077e4 <UART_SetConfig+0x2b8>
 80077ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b0:	d00c      	beq.n	80077cc <UART_SetConfig+0x2a0>
 80077b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b6:	d815      	bhi.n	80077e4 <UART_SetConfig+0x2b8>
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d003      	beq.n	80077c4 <UART_SetConfig+0x298>
 80077bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077c0:	d008      	beq.n	80077d4 <UART_SetConfig+0x2a8>
 80077c2:	e00f      	b.n	80077e4 <UART_SetConfig+0x2b8>
 80077c4:	2300      	movs	r3, #0
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ca:	e022      	b.n	8007812 <UART_SetConfig+0x2e6>
 80077cc:	2302      	movs	r3, #2
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d2:	e01e      	b.n	8007812 <UART_SetConfig+0x2e6>
 80077d4:	2304      	movs	r3, #4
 80077d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077da:	e01a      	b.n	8007812 <UART_SetConfig+0x2e6>
 80077dc:	2308      	movs	r3, #8
 80077de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e2:	e016      	b.n	8007812 <UART_SetConfig+0x2e6>
 80077e4:	2310      	movs	r3, #16
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ea:	e012      	b.n	8007812 <UART_SetConfig+0x2e6>
 80077ec:	efff69f3 	.word	0xefff69f3
 80077f0:	40008000 	.word	0x40008000
 80077f4:	40013800 	.word	0x40013800
 80077f8:	40021000 	.word	0x40021000
 80077fc:	40004400 	.word	0x40004400
 8007800:	40004800 	.word	0x40004800
 8007804:	40004c00 	.word	0x40004c00
 8007808:	40005000 	.word	0x40005000
 800780c:	2310      	movs	r3, #16
 800780e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a9f      	ldr	r2, [pc, #636]	@ (8007a94 <UART_SetConfig+0x568>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d17a      	bne.n	8007912 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800781c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007820:	2b08      	cmp	r3, #8
 8007822:	d824      	bhi.n	800786e <UART_SetConfig+0x342>
 8007824:	a201      	add	r2, pc, #4	@ (adr r2, 800782c <UART_SetConfig+0x300>)
 8007826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782a:	bf00      	nop
 800782c:	08007851 	.word	0x08007851
 8007830:	0800786f 	.word	0x0800786f
 8007834:	08007859 	.word	0x08007859
 8007838:	0800786f 	.word	0x0800786f
 800783c:	0800785f 	.word	0x0800785f
 8007840:	0800786f 	.word	0x0800786f
 8007844:	0800786f 	.word	0x0800786f
 8007848:	0800786f 	.word	0x0800786f
 800784c:	08007867 	.word	0x08007867
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007850:	f7fc f956 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8007854:	61f8      	str	r0, [r7, #28]
        break;
 8007856:	e010      	b.n	800787a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007858:	4b8f      	ldr	r3, [pc, #572]	@ (8007a98 <UART_SetConfig+0x56c>)
 800785a:	61fb      	str	r3, [r7, #28]
        break;
 800785c:	e00d      	b.n	800787a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800785e:	f7fc f8b7 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8007862:	61f8      	str	r0, [r7, #28]
        break;
 8007864:	e009      	b.n	800787a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800786a:	61fb      	str	r3, [r7, #28]
        break;
 800786c:	e005      	b.n	800787a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007878:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 80fb 	beq.w	8007a78 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	4613      	mov	r3, r2
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	4413      	add	r3, r2
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	429a      	cmp	r2, r3
 8007890:	d305      	bcc.n	800789e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007898:	69fa      	ldr	r2, [r7, #28]
 800789a:	429a      	cmp	r2, r3
 800789c:	d903      	bls.n	80078a6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078a4:	e0e8      	b.n	8007a78 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	2200      	movs	r2, #0
 80078aa:	461c      	mov	r4, r3
 80078ac:	4615      	mov	r5, r2
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	022b      	lsls	r3, r5, #8
 80078b8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078bc:	0222      	lsls	r2, r4, #8
 80078be:	68f9      	ldr	r1, [r7, #12]
 80078c0:	6849      	ldr	r1, [r1, #4]
 80078c2:	0849      	lsrs	r1, r1, #1
 80078c4:	2000      	movs	r0, #0
 80078c6:	4688      	mov	r8, r1
 80078c8:	4681      	mov	r9, r0
 80078ca:	eb12 0a08 	adds.w	sl, r2, r8
 80078ce:	eb43 0b09 	adc.w	fp, r3, r9
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	603b      	str	r3, [r7, #0]
 80078da:	607a      	str	r2, [r7, #4]
 80078dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078e0:	4650      	mov	r0, sl
 80078e2:	4659      	mov	r1, fp
 80078e4:	f7f8 fcc4 	bl	8000270 <__aeabi_uldivmod>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	4613      	mov	r3, r2
 80078ee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078f6:	d308      	bcc.n	800790a <UART_SetConfig+0x3de>
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078fe:	d204      	bcs.n	800790a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	69ba      	ldr	r2, [r7, #24]
 8007906:	60da      	str	r2, [r3, #12]
 8007908:	e0b6      	b.n	8007a78 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007910:	e0b2      	b.n	8007a78 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800791a:	d15e      	bne.n	80079da <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800791c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007920:	2b08      	cmp	r3, #8
 8007922:	d828      	bhi.n	8007976 <UART_SetConfig+0x44a>
 8007924:	a201      	add	r2, pc, #4	@ (adr r2, 800792c <UART_SetConfig+0x400>)
 8007926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792a:	bf00      	nop
 800792c:	08007951 	.word	0x08007951
 8007930:	08007959 	.word	0x08007959
 8007934:	08007961 	.word	0x08007961
 8007938:	08007977 	.word	0x08007977
 800793c:	08007967 	.word	0x08007967
 8007940:	08007977 	.word	0x08007977
 8007944:	08007977 	.word	0x08007977
 8007948:	08007977 	.word	0x08007977
 800794c:	0800796f 	.word	0x0800796f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007950:	f7fc f8d6 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8007954:	61f8      	str	r0, [r7, #28]
        break;
 8007956:	e014      	b.n	8007982 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007958:	f7fc f8e8 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 800795c:	61f8      	str	r0, [r7, #28]
        break;
 800795e:	e010      	b.n	8007982 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007960:	4b4d      	ldr	r3, [pc, #308]	@ (8007a98 <UART_SetConfig+0x56c>)
 8007962:	61fb      	str	r3, [r7, #28]
        break;
 8007964:	e00d      	b.n	8007982 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007966:	f7fc f833 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800796a:	61f8      	str	r0, [r7, #28]
        break;
 800796c:	e009      	b.n	8007982 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800796e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007972:	61fb      	str	r3, [r7, #28]
        break;
 8007974:	e005      	b.n	8007982 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007976:	2300      	movs	r3, #0
 8007978:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007980:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d077      	beq.n	8007a78 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	005a      	lsls	r2, r3, #1
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	085b      	lsrs	r3, r3, #1
 8007992:	441a      	add	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	fbb2 f3f3 	udiv	r3, r2, r3
 800799c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	2b0f      	cmp	r3, #15
 80079a2:	d916      	bls.n	80079d2 <UART_SetConfig+0x4a6>
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079aa:	d212      	bcs.n	80079d2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	f023 030f 	bic.w	r3, r3, #15
 80079b4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	085b      	lsrs	r3, r3, #1
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f003 0307 	and.w	r3, r3, #7
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	8afb      	ldrh	r3, [r7, #22]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	8afa      	ldrh	r2, [r7, #22]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	e052      	b.n	8007a78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079d8:	e04e      	b.n	8007a78 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079de:	2b08      	cmp	r3, #8
 80079e0:	d827      	bhi.n	8007a32 <UART_SetConfig+0x506>
 80079e2:	a201      	add	r2, pc, #4	@ (adr r2, 80079e8 <UART_SetConfig+0x4bc>)
 80079e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e8:	08007a0d 	.word	0x08007a0d
 80079ec:	08007a15 	.word	0x08007a15
 80079f0:	08007a1d 	.word	0x08007a1d
 80079f4:	08007a33 	.word	0x08007a33
 80079f8:	08007a23 	.word	0x08007a23
 80079fc:	08007a33 	.word	0x08007a33
 8007a00:	08007a33 	.word	0x08007a33
 8007a04:	08007a33 	.word	0x08007a33
 8007a08:	08007a2b 	.word	0x08007a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a0c:	f7fc f878 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8007a10:	61f8      	str	r0, [r7, #28]
        break;
 8007a12:	e014      	b.n	8007a3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a14:	f7fc f88a 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8007a18:	61f8      	str	r0, [r7, #28]
        break;
 8007a1a:	e010      	b.n	8007a3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8007a98 <UART_SetConfig+0x56c>)
 8007a1e:	61fb      	str	r3, [r7, #28]
        break;
 8007a20:	e00d      	b.n	8007a3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a22:	f7fb ffd5 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8007a26:	61f8      	str	r0, [r7, #28]
        break;
 8007a28:	e009      	b.n	8007a3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a2e:	61fb      	str	r3, [r7, #28]
        break;
 8007a30:	e005      	b.n	8007a3e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a3c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d019      	beq.n	8007a78 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	085a      	lsrs	r2, r3, #1
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	441a      	add	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	2b0f      	cmp	r3, #15
 8007a5c:	d909      	bls.n	8007a72 <UART_SetConfig+0x546>
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a64:	d205      	bcs.n	8007a72 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	b29a      	uxth	r2, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	60da      	str	r2, [r3, #12]
 8007a70:	e002      	b.n	8007a78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007a84:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3728      	adds	r7, #40	@ 0x28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a92:	bf00      	nop
 8007a94:	40008000 	.word	0x40008000
 8007a98:	00f42400 	.word	0x00f42400

08007a9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa8:	f003 0308 	and.w	r3, r3, #8
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00a      	beq.n	8007ac6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	430a      	orrs	r2, r1
 8007ac4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aca:	f003 0301 	and.w	r3, r3, #1
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00a      	beq.n	8007ae8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aec:	f003 0302 	and.w	r3, r3, #2
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00a      	beq.n	8007b0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0e:	f003 0304 	and.w	r3, r3, #4
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d00a      	beq.n	8007b2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	430a      	orrs	r2, r1
 8007b2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00a      	beq.n	8007b4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b52:	f003 0320 	and.w	r3, r3, #32
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00a      	beq.n	8007b70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	430a      	orrs	r2, r1
 8007b6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d01a      	beq.n	8007bb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	430a      	orrs	r2, r1
 8007b90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b9a:	d10a      	bne.n	8007bb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	430a      	orrs	r2, r1
 8007bb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00a      	beq.n	8007bd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	430a      	orrs	r2, r1
 8007bd2:	605a      	str	r2, [r3, #4]
  }
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b098      	sub	sp, #96	@ 0x60
 8007be4:	af02      	add	r7, sp, #8
 8007be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bf0:	f7f9 ff5e 	bl	8001ab0 <HAL_GetTick>
 8007bf4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f003 0308 	and.w	r3, r3, #8
 8007c00:	2b08      	cmp	r3, #8
 8007c02:	d12e      	bne.n	8007c62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f88c 	bl	8007d30 <UART_WaitOnFlagUntilTimeout>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d021      	beq.n	8007c62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c26:	e853 3f00 	ldrex	r3, [r3]
 8007c2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c32:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	461a      	mov	r2, r3
 8007c3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c44:	e841 2300 	strex	r3, r2, [r1]
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1e6      	bne.n	8007c1e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2220      	movs	r2, #32
 8007c54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	e062      	b.n	8007d28 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 0304 	and.w	r3, r3, #4
 8007c6c:	2b04      	cmp	r3, #4
 8007c6e:	d149      	bne.n	8007d04 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f856 	bl	8007d30 <UART_WaitOnFlagUntilTimeout>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d03c      	beq.n	8007d04 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c92:	e853 3f00 	ldrex	r3, [r3]
 8007c96:	623b      	str	r3, [r7, #32]
   return(result);
 8007c98:	6a3b      	ldr	r3, [r7, #32]
 8007c9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ca8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007caa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e6      	bne.n	8007c8a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0301 	bic.w	r3, r3, #1
 8007cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3308      	adds	r3, #8
 8007cda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cdc:	61fa      	str	r2, [r7, #28]
 8007cde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	69b9      	ldr	r1, [r7, #24]
 8007ce2:	69fa      	ldr	r2, [r7, #28]
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e5      	bne.n	8007cbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e011      	b.n	8007d28 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2220      	movs	r2, #32
 8007d08:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3758      	adds	r7, #88	@ 0x58
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	603b      	str	r3, [r7, #0]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d40:	e04f      	b.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d48:	d04b      	beq.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d4a:	f7f9 feb1 	bl	8001ab0 <HAL_GetTick>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	1ad3      	subs	r3, r2, r3
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d302      	bcc.n	8007d60 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e04e      	b.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0304 	and.w	r3, r3, #4
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d037      	beq.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b80      	cmp	r3, #128	@ 0x80
 8007d76:	d034      	beq.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	2b40      	cmp	r3, #64	@ 0x40
 8007d7c:	d031      	beq.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	69db      	ldr	r3, [r3, #28]
 8007d84:	f003 0308 	and.w	r3, r3, #8
 8007d88:	2b08      	cmp	r3, #8
 8007d8a:	d110      	bne.n	8007dae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2208      	movs	r2, #8
 8007d92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 f8ff 	bl	8007f98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2208      	movs	r2, #8
 8007d9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e029      	b.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	69db      	ldr	r3, [r3, #28]
 8007db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007db8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dbc:	d111      	bne.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f000 f8e5 	bl	8007f98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007dde:	2303      	movs	r3, #3
 8007de0:	e00f      	b.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	69da      	ldr	r2, [r3, #28]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	4013      	ands	r3, r2
 8007dec:	68ba      	ldr	r2, [r7, #8]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	bf0c      	ite	eq
 8007df2:	2301      	moveq	r3, #1
 8007df4:	2300      	movne	r3, #0
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	461a      	mov	r2, r3
 8007dfa:	79fb      	ldrb	r3, [r7, #7]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d0a0      	beq.n	8007d42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
	...

08007e0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b097      	sub	sp, #92	@ 0x5c
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	4613      	mov	r3, r2
 8007e18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	88fa      	ldrh	r2, [r7, #6]
 8007e24:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	88fa      	ldrh	r2, [r7, #6]
 8007e2c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e3e:	d10e      	bne.n	8007e5e <UART_Start_Receive_IT+0x52>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d105      	bne.n	8007e54 <UART_Start_Receive_IT+0x48>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007e4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e52:	e02d      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	22ff      	movs	r2, #255	@ 0xff
 8007e58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e5c:	e028      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10d      	bne.n	8007e82 <UART_Start_Receive_IT+0x76>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d104      	bne.n	8007e78 <UART_Start_Receive_IT+0x6c>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	22ff      	movs	r2, #255	@ 0xff
 8007e72:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e76:	e01b      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	227f      	movs	r2, #127	@ 0x7f
 8007e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e80:	e016      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e8a:	d10d      	bne.n	8007ea8 <UART_Start_Receive_IT+0x9c>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d104      	bne.n	8007e9e <UART_Start_Receive_IT+0x92>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	227f      	movs	r2, #127	@ 0x7f
 8007e98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e9c:	e008      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	223f      	movs	r2, #63	@ 0x3f
 8007ea2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ea6:	e003      	b.n	8007eb0 <UART_Start_Receive_IT+0xa4>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2222      	movs	r2, #34	@ 0x22
 8007ebc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eca:	e853 3f00 	ldrex	r3, [r3]
 8007ece:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed2:	f043 0301 	orr.w	r3, r3, #1
 8007ed6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3308      	adds	r3, #8
 8007ede:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ee0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007ee2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ee8:	e841 2300 	strex	r3, r2, [r1]
 8007eec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1e5      	bne.n	8007ec0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007efc:	d107      	bne.n	8007f0e <UART_Start_Receive_IT+0x102>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d103      	bne.n	8007f0e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	4a21      	ldr	r2, [pc, #132]	@ (8007f90 <UART_Start_Receive_IT+0x184>)
 8007f0a:	669a      	str	r2, [r3, #104]	@ 0x68
 8007f0c:	e002      	b.n	8007f14 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a20      	ldr	r2, [pc, #128]	@ (8007f94 <UART_Start_Receive_IT+0x188>)
 8007f12:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d019      	beq.n	8007f50 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f24:	e853 3f00 	ldrex	r3, [r3]
 8007f28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f42:	e841 2300 	strex	r3, r2, [r1]
 8007f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1e6      	bne.n	8007f1c <UART_Start_Receive_IT+0x110>
 8007f4e:	e018      	b.n	8007f82 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	e853 3f00 	ldrex	r3, [r3]
 8007f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	f043 0320 	orr.w	r3, r3, #32
 8007f64:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f6e:	623b      	str	r3, [r7, #32]
 8007f70:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f72:	69f9      	ldr	r1, [r7, #28]
 8007f74:	6a3a      	ldr	r2, [r7, #32]
 8007f76:	e841 2300 	strex	r3, r2, [r1]
 8007f7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1e6      	bne.n	8007f50 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	375c      	adds	r7, #92	@ 0x5c
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	0800829d 	.word	0x0800829d
 8007f94:	080080e1 	.word	0x080080e1

08007f98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b095      	sub	sp, #84	@ 0x54
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa8:	e853 3f00 	ldrex	r3, [r3]
 8007fac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	461a      	mov	r2, r3
 8007fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fc0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fc4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fc6:	e841 2300 	strex	r3, r2, [r1]
 8007fca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1e6      	bne.n	8007fa0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fda:	6a3b      	ldr	r3, [r7, #32]
 8007fdc:	e853 3f00 	ldrex	r3, [r3]
 8007fe0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	f023 0301 	bic.w	r3, r3, #1
 8007fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	3308      	adds	r3, #8
 8007ff0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ff2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ff8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ffa:	e841 2300 	strex	r3, r2, [r1]
 8007ffe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008002:	2b00      	cmp	r3, #0
 8008004:	d1e5      	bne.n	8007fd2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800800a:	2b01      	cmp	r3, #1
 800800c:	d118      	bne.n	8008040 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	e853 3f00 	ldrex	r3, [r3]
 800801a:	60bb      	str	r3, [r7, #8]
   return(result);
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	f023 0310 	bic.w	r3, r3, #16
 8008022:	647b      	str	r3, [r7, #68]	@ 0x44
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	461a      	mov	r2, r3
 800802a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800802c:	61bb      	str	r3, [r7, #24]
 800802e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	6979      	ldr	r1, [r7, #20]
 8008032:	69ba      	ldr	r2, [r7, #24]
 8008034:	e841 2300 	strex	r3, r2, [r1]
 8008038:	613b      	str	r3, [r7, #16]
   return(result);
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e6      	bne.n	800800e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2220      	movs	r2, #32
 8008044:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008054:	bf00      	nop
 8008056:	3754      	adds	r7, #84	@ 0x54
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800806c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fa3e 	bl	8007500 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b088      	sub	sp, #32
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080a8:	61fb      	str	r3, [r7, #28]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	61bb      	str	r3, [r7, #24]
 80080b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	6979      	ldr	r1, [r7, #20]
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	613b      	str	r3, [r7, #16]
   return(result);
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e6      	bne.n	8008094 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2220      	movs	r2, #32
 80080ca:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7ff fa0a 	bl	80074ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080d8:	bf00      	nop
 80080da:	3720      	adds	r7, #32
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b09c      	sub	sp, #112	@ 0x70
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080f8:	2b22      	cmp	r3, #34	@ 0x22
 80080fa:	f040 80be 	bne.w	800827a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008104:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008108:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800810c:	b2d9      	uxtb	r1, r3
 800810e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008112:	b2da      	uxtb	r2, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008118:	400a      	ands	r2, r1
 800811a:	b2d2      	uxtb	r2, r2
 800811c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008122:	1c5a      	adds	r2, r3, #1
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800812e:	b29b      	uxth	r3, r3
 8008130:	3b01      	subs	r3, #1
 8008132:	b29a      	uxth	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	f040 80a3 	bne.w	800828e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008150:	e853 3f00 	ldrex	r3, [r3]
 8008154:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800815c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	461a      	mov	r2, r3
 8008164:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008166:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008168:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800816c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800816e:	e841 2300 	strex	r3, r2, [r1]
 8008172:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008174:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008176:	2b00      	cmp	r3, #0
 8008178:	d1e6      	bne.n	8008148 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3308      	adds	r3, #8
 8008180:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008184:	e853 3f00 	ldrex	r3, [r3]
 8008188:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800818a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800818c:	f023 0301 	bic.w	r3, r3, #1
 8008190:	667b      	str	r3, [r7, #100]	@ 0x64
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3308      	adds	r3, #8
 8008198:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800819a:	647a      	str	r2, [r7, #68]	@ 0x44
 800819c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081a2:	e841 2300 	strex	r3, r2, [r1]
 80081a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1e5      	bne.n	800817a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2220      	movs	r2, #32
 80081b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a34      	ldr	r2, [pc, #208]	@ (8008298 <UART_RxISR_8BIT+0x1b8>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d01f      	beq.n	800820c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d018      	beq.n	800820c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e2:	e853 3f00 	ldrex	r3, [r3]
 80081e6:	623b      	str	r3, [r7, #32]
   return(result);
 80081e8:	6a3b      	ldr	r3, [r7, #32]
 80081ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	461a      	mov	r2, r3
 80081f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80081fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008200:	e841 2300 	strex	r3, r2, [r1]
 8008204:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1e6      	bne.n	80081da <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008210:	2b01      	cmp	r3, #1
 8008212:	d12e      	bne.n	8008272 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	e853 3f00 	ldrex	r3, [r3]
 8008226:	60fb      	str	r3, [r7, #12]
   return(result);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f023 0310 	bic.w	r3, r3, #16
 800822e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008238:	61fb      	str	r3, [r7, #28]
 800823a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	69b9      	ldr	r1, [r7, #24]
 800823e:	69fa      	ldr	r2, [r7, #28]
 8008240:	e841 2300 	strex	r3, r2, [r1]
 8008244:	617b      	str	r3, [r7, #20]
   return(result);
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e6      	bne.n	800821a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	69db      	ldr	r3, [r3, #28]
 8008252:	f003 0310 	and.w	r3, r3, #16
 8008256:	2b10      	cmp	r3, #16
 8008258:	d103      	bne.n	8008262 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2210      	movs	r2, #16
 8008260:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7ff f952 	bl	8007514 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008270:	e00d      	b.n	800828e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7f8 fda6 	bl	8000dc4 <HAL_UART_RxCpltCallback>
}
 8008278:	e009      	b.n	800828e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	8b1b      	ldrh	r3, [r3, #24]
 8008280:	b29a      	uxth	r2, r3
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0208 	orr.w	r2, r2, #8
 800828a:	b292      	uxth	r2, r2
 800828c:	831a      	strh	r2, [r3, #24]
}
 800828e:	bf00      	nop
 8008290:	3770      	adds	r7, #112	@ 0x70
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	40008000 	.word	0x40008000

0800829c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b09c      	sub	sp, #112	@ 0x70
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b4:	2b22      	cmp	r3, #34	@ 0x22
 80082b6:	f040 80be 	bne.w	8008436 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80082ca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80082ce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082d2:	4013      	ands	r3, r2
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082d8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082de:	1c9a      	adds	r2, r3, #2
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	3b01      	subs	r3, #1
 80082ee:	b29a      	uxth	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f040 80a3 	bne.w	800844a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800830c:	e853 3f00 	ldrex	r3, [r3]
 8008310:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008318:	667b      	str	r3, [r7, #100]	@ 0x64
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	461a      	mov	r2, r3
 8008320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008322:	657b      	str	r3, [r7, #84]	@ 0x54
 8008324:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008326:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008328:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800832a:	e841 2300 	strex	r3, r2, [r1]
 800832e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008330:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1e6      	bne.n	8008304 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3308      	adds	r3, #8
 800833c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008340:	e853 3f00 	ldrex	r3, [r3]
 8008344:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	f023 0301 	bic.w	r3, r3, #1
 800834c:	663b      	str	r3, [r7, #96]	@ 0x60
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3308      	adds	r3, #8
 8008354:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008356:	643a      	str	r2, [r7, #64]	@ 0x40
 8008358:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800835c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800835e:	e841 2300 	strex	r3, r2, [r1]
 8008362:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1e5      	bne.n	8008336 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2220      	movs	r2, #32
 800836e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a34      	ldr	r2, [pc, #208]	@ (8008454 <UART_RxISR_16BIT+0x1b8>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d01f      	beq.n	80083c8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d018      	beq.n	80083c8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	6a3b      	ldr	r3, [r7, #32]
 800839e:	e853 3f00 	ldrex	r3, [r3]
 80083a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	461a      	mov	r2, r3
 80083b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083b6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e6      	bne.n	8008396 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d12e      	bne.n	800842e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f023 0310 	bic.w	r3, r3, #16
 80083ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	461a      	mov	r2, r3
 80083f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083f4:	61bb      	str	r3, [r7, #24]
 80083f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f8:	6979      	ldr	r1, [r7, #20]
 80083fa:	69ba      	ldr	r2, [r7, #24]
 80083fc:	e841 2300 	strex	r3, r2, [r1]
 8008400:	613b      	str	r3, [r7, #16]
   return(result);
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e6      	bne.n	80083d6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	69db      	ldr	r3, [r3, #28]
 800840e:	f003 0310 	and.w	r3, r3, #16
 8008412:	2b10      	cmp	r3, #16
 8008414:	d103      	bne.n	800841e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2210      	movs	r2, #16
 800841c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff f874 	bl	8007514 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800842c:	e00d      	b.n	800844a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7f8 fcc8 	bl	8000dc4 <HAL_UART_RxCpltCallback>
}
 8008434:	e009      	b.n	800844a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	8b1b      	ldrh	r3, [r3, #24]
 800843c:	b29a      	uxth	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f042 0208 	orr.w	r2, r2, #8
 8008446:	b292      	uxth	r2, r2
 8008448:	831a      	strh	r2, [r3, #24]
}
 800844a:	bf00      	nop
 800844c:	3770      	adds	r7, #112	@ 0x70
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40008000 	.word	0x40008000

08008458 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800846c:	b480      	push	{r7}
 800846e:	b085      	sub	sp, #20
 8008470:	af00      	add	r7, sp, #0
 8008472:	4603      	mov	r3, r0
 8008474:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008476:	2300      	movs	r3, #0
 8008478:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800847a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800847e:	2b84      	cmp	r3, #132	@ 0x84
 8008480:	d005      	beq.n	800848e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008482:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4413      	add	r3, r2
 800848a:	3303      	adds	r3, #3
 800848c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800848e:	68fb      	ldr	r3, [r7, #12]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80084a0:	f000 fe72 	bl	8009188 <vTaskStartScheduler>
  
  return osOK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	bd80      	pop	{r7, pc}

080084aa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80084aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084ac:	b089      	sub	sp, #36	@ 0x24
 80084ae:	af04      	add	r7, sp, #16
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	695b      	ldr	r3, [r3, #20]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d020      	beq.n	80084fe <osThreadCreate+0x54>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d01c      	beq.n	80084fe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685c      	ldr	r4, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	691e      	ldr	r6, [r3, #16]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7ff ffc8 	bl	800846c <makeFreeRtosPriority>
 80084dc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084e6:	9202      	str	r2, [sp, #8]
 80084e8:	9301      	str	r3, [sp, #4]
 80084ea:	9100      	str	r1, [sp, #0]
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	4632      	mov	r2, r6
 80084f0:	4629      	mov	r1, r5
 80084f2:	4620      	mov	r0, r4
 80084f4:	f000 fbd2 	bl	8008c9c <xTaskCreateStatic>
 80084f8:	4603      	mov	r3, r0
 80084fa:	60fb      	str	r3, [r7, #12]
 80084fc:	e01c      	b.n	8008538 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	685c      	ldr	r4, [r3, #4]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800850a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008512:	4618      	mov	r0, r3
 8008514:	f7ff ffaa 	bl	800846c <makeFreeRtosPriority>
 8008518:	4602      	mov	r2, r0
 800851a:	f107 030c 	add.w	r3, r7, #12
 800851e:	9301      	str	r3, [sp, #4]
 8008520:	9200      	str	r2, [sp, #0]
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	4632      	mov	r2, r6
 8008526:	4629      	mov	r1, r5
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fc17 	bl	8008d5c <xTaskCreate>
 800852e:	4603      	mov	r3, r0
 8008530:	2b01      	cmp	r3, #1
 8008532:	d001      	beq.n	8008538 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008534:	2300      	movs	r3, #0
 8008536:	e000      	b.n	800853a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008538:	68fb      	ldr	r3, [r7, #12]
}
 800853a:	4618      	mov	r0, r3
 800853c:	3714      	adds	r7, #20
 800853e:	46bd      	mov	sp, r7
 8008540:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008542 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b084      	sub	sp, #16
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <osDelay+0x16>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	e000      	b.n	800855a <osDelay+0x18>
 8008558:	2301      	movs	r3, #1
 800855a:	4618      	mov	r0, r3
 800855c:	f000 fdde 	bl	800911c <vTaskDelay>
  
  return osOK;
 8008560:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008562:	4618      	mov	r0, r3
 8008564:	3710      	adds	r7, #16
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f103 0208 	add.w	r2, r3, #8
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f04f 32ff 	mov.w	r2, #4294967295
 8008582:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f103 0208 	add.w	r2, r3, #8
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f103 0208 	add.w	r2, r3, #8
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800859e:	bf00      	nop
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr

080085aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80085aa:	b480      	push	{r7}
 80085ac:	b083      	sub	sp, #12
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	689a      	ldr	r2, [r3, #8]
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	1c5a      	adds	r2, r3, #1
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	601a      	str	r2, [r3, #0]
}
 8008600:	bf00      	nop
 8008602:	3714      	adds	r7, #20
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800860c:	b480      	push	{r7}
 800860e:	b085      	sub	sp, #20
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008622:	d103      	bne.n	800862c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	60fb      	str	r3, [r7, #12]
 800862a:	e00c      	b.n	8008646 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3308      	adds	r3, #8
 8008630:	60fb      	str	r3, [r7, #12]
 8008632:	e002      	b.n	800863a <vListInsert+0x2e>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	60fb      	str	r3, [r7, #12]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	429a      	cmp	r2, r3
 8008644:	d2f6      	bcs.n	8008634 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	1c5a      	adds	r2, r3, #1
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	601a      	str	r2, [r3, #0]
}
 8008672:	bf00      	nop
 8008674:	3714      	adds	r7, #20
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr

0800867e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800867e:	b480      	push	{r7}
 8008680:	b085      	sub	sp, #20
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	6892      	ldr	r2, [r2, #8]
 8008694:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	6852      	ldr	r2, [r2, #4]
 800869e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d103      	bne.n	80086b2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	689a      	ldr	r2, [r3, #8]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	1e5a      	subs	r2, r3, #1
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3714      	adds	r7, #20
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
	...

080086d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d10b      	bne.n	8008700 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80086fa:	bf00      	nop
 80086fc:	bf00      	nop
 80086fe:	e7fd      	b.n	80086fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008700:	f001 fc32 	bl	8009f68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870c:	68f9      	ldr	r1, [r7, #12]
 800870e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008710:	fb01 f303 	mul.w	r3, r1, r3
 8008714:	441a      	add	r2, r3
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008730:	3b01      	subs	r3, #1
 8008732:	68f9      	ldr	r1, [r7, #12]
 8008734:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008736:	fb01 f303 	mul.w	r3, r1, r3
 800873a:	441a      	add	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	22ff      	movs	r2, #255	@ 0xff
 8008744:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	22ff      	movs	r2, #255	@ 0xff
 800874c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d114      	bne.n	8008780 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	691b      	ldr	r3, [r3, #16]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d01a      	beq.n	8008794 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	3310      	adds	r3, #16
 8008762:	4618      	mov	r0, r3
 8008764:	f000 ff6a 	bl	800963c <xTaskRemoveFromEventList>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d012      	beq.n	8008794 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800876e:	4b0d      	ldr	r3, [pc, #52]	@ (80087a4 <xQueueGenericReset+0xd0>)
 8008770:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	e009      	b.n	8008794 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3310      	adds	r3, #16
 8008784:	4618      	mov	r0, r3
 8008786:	f7ff fef0 	bl	800856a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	3324      	adds	r3, #36	@ 0x24
 800878e:	4618      	mov	r0, r3
 8008790:	f7ff feeb 	bl	800856a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008794:	f001 fc1a 	bl	8009fcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008798:	2301      	movs	r3, #1
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	e000ed04 	.word	0xe000ed04

080087a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b08a      	sub	sp, #40	@ 0x28
 80087ac:	af02      	add	r7, sp, #8
 80087ae:	60f8      	str	r0, [r7, #12]
 80087b0:	60b9      	str	r1, [r7, #8]
 80087b2:	4613      	mov	r3, r2
 80087b4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d10b      	bne.n	80087d4 <xQueueGenericCreate+0x2c>
	__asm volatile
 80087bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c0:	f383 8811 	msr	BASEPRI, r3
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	613b      	str	r3, [r7, #16]
}
 80087ce:	bf00      	nop
 80087d0:	bf00      	nop
 80087d2:	e7fd      	b.n	80087d0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	fb02 f303 	mul.w	r3, r2, r3
 80087dc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	3348      	adds	r3, #72	@ 0x48
 80087e2:	4618      	mov	r0, r3
 80087e4:	f001 fce2 	bl	800a1ac <pvPortMalloc>
 80087e8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80087ea:	69bb      	ldr	r3, [r7, #24]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d011      	beq.n	8008814 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	3348      	adds	r3, #72	@ 0x48
 80087f8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	2200      	movs	r2, #0
 80087fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008802:	79fa      	ldrb	r2, [r7, #7]
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	9300      	str	r3, [sp, #0]
 8008808:	4613      	mov	r3, r2
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	68b9      	ldr	r1, [r7, #8]
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 f805 	bl	800881e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008814:	69bb      	ldr	r3, [r7, #24]
	}
 8008816:	4618      	mov	r0, r3
 8008818:	3720      	adds	r7, #32
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b084      	sub	sp, #16
 8008822:	af00      	add	r7, sp, #0
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	607a      	str	r2, [r7, #4]
 800882a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d103      	bne.n	800883a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	69ba      	ldr	r2, [r7, #24]
 8008836:	601a      	str	r2, [r3, #0]
 8008838:	e002      	b.n	8008840 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	68ba      	ldr	r2, [r7, #8]
 800884a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800884c:	2101      	movs	r1, #1
 800884e:	69b8      	ldr	r0, [r7, #24]
 8008850:	f7ff ff40 	bl	80086d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008854:	bf00      	nop
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08e      	sub	sp, #56	@ 0x38
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800886a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886c:	2b00      	cmp	r3, #0
 800886e:	d10b      	bne.n	8008888 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	623b      	str	r3, [r7, #32]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008894:	f383 8811 	msr	BASEPRI, r3
 8008898:	f3bf 8f6f 	isb	sy
 800889c:	f3bf 8f4f 	dsb	sy
 80088a0:	61fb      	str	r3, [r7, #28]
}
 80088a2:	bf00      	nop
 80088a4:	bf00      	nop
 80088a6:	e7fd      	b.n	80088a4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80088a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d103      	bne.n	80088b8 <xQueueGiveFromISR+0x5c>
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d101      	bne.n	80088bc <xQueueGiveFromISR+0x60>
 80088b8:	2301      	movs	r3, #1
 80088ba:	e000      	b.n	80088be <xQueueGiveFromISR+0x62>
 80088bc:	2300      	movs	r3, #0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10b      	bne.n	80088da <xQueueGiveFromISR+0x7e>
	__asm volatile
 80088c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	61bb      	str	r3, [r7, #24]
}
 80088d4:	bf00      	nop
 80088d6:	bf00      	nop
 80088d8:	e7fd      	b.n	80088d6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088da:	f001 fc25 	bl	800a128 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80088de:	f3ef 8211 	mrs	r2, BASEPRI
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	617a      	str	r2, [r7, #20]
 80088f4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80088f6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008906:	429a      	cmp	r2, r3
 8008908:	d22b      	bcs.n	8008962 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800891c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008924:	d112      	bne.n	800894c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892a:	2b00      	cmp	r3, #0
 800892c:	d016      	beq.n	800895c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	3324      	adds	r3, #36	@ 0x24
 8008932:	4618      	mov	r0, r3
 8008934:	f000 fe82 	bl	800963c <xTaskRemoveFromEventList>
 8008938:	4603      	mov	r3, r0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00e      	beq.n	800895c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00b      	beq.n	800895c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	2201      	movs	r2, #1
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	e007      	b.n	800895c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800894c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008950:	3301      	adds	r3, #1
 8008952:	b2db      	uxtb	r3, r3
 8008954:	b25a      	sxtb	r2, r3
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800895c:	2301      	movs	r3, #1
 800895e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008960:	e001      	b.n	8008966 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008962:	2300      	movs	r3, #0
 8008964:	637b      	str	r3, [r7, #52]	@ 0x34
 8008966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008968:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008970:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008974:	4618      	mov	r0, r3
 8008976:	3738      	adds	r7, #56	@ 0x38
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b08e      	sub	sp, #56	@ 0x38
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008986:	2300      	movs	r3, #0
 8008988:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800898e:	2300      	movs	r3, #0
 8008990:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10b      	bne.n	80089b0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899c:	f383 8811 	msr	BASEPRI, r3
 80089a0:	f3bf 8f6f 	isb	sy
 80089a4:	f3bf 8f4f 	dsb	sy
 80089a8:	623b      	str	r3, [r7, #32]
}
 80089aa:	bf00      	nop
 80089ac:	bf00      	nop
 80089ae:	e7fd      	b.n	80089ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80089b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00b      	beq.n	80089d0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80089b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089bc:	f383 8811 	msr	BASEPRI, r3
 80089c0:	f3bf 8f6f 	isb	sy
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	61fb      	str	r3, [r7, #28]
}
 80089ca:	bf00      	nop
 80089cc:	bf00      	nop
 80089ce:	e7fd      	b.n	80089cc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089d0:	f000 fffa 	bl	80099c8 <xTaskGetSchedulerState>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d102      	bne.n	80089e0 <xQueueSemaphoreTake+0x64>
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d101      	bne.n	80089e4 <xQueueSemaphoreTake+0x68>
 80089e0:	2301      	movs	r3, #1
 80089e2:	e000      	b.n	80089e6 <xQueueSemaphoreTake+0x6a>
 80089e4:	2300      	movs	r3, #0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10b      	bne.n	8008a02 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ee:	f383 8811 	msr	BASEPRI, r3
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	61bb      	str	r3, [r7, #24]
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a02:	f001 fab1 	bl	8009f68 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d024      	beq.n	8008a5c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a14:	1e5a      	subs	r2, r3, #1
 8008a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a18:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d104      	bne.n	8008a2c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008a22:	f001 f8f5 	bl	8009c10 <pvTaskIncrementMutexHeldCount>
 8008a26:	4602      	mov	r2, r0
 8008a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00f      	beq.n	8008a54 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a36:	3310      	adds	r3, #16
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f000 fdff 	bl	800963c <xTaskRemoveFromEventList>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d007      	beq.n	8008a54 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008a44:	4b54      	ldr	r3, [pc, #336]	@ (8008b98 <xQueueSemaphoreTake+0x21c>)
 8008a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a4a:	601a      	str	r2, [r3, #0]
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008a54:	f001 faba 	bl	8009fcc <vPortExitCritical>
				return pdPASS;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e098      	b.n	8008b8e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d112      	bne.n	8008a88 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00b      	beq.n	8008a80 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6c:	f383 8811 	msr	BASEPRI, r3
 8008a70:	f3bf 8f6f 	isb	sy
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	617b      	str	r3, [r7, #20]
}
 8008a7a:	bf00      	nop
 8008a7c:	bf00      	nop
 8008a7e:	e7fd      	b.n	8008a7c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a80:	f001 faa4 	bl	8009fcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a84:	2300      	movs	r3, #0
 8008a86:	e082      	b.n	8008b8e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d106      	bne.n	8008a9c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a8e:	f107 030c 	add.w	r3, r7, #12
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 fe36 	bl	8009704 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a9c:	f001 fa96 	bl	8009fcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008aa0:	f000 fbdc 	bl	800925c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008aa4:	f001 fa60 	bl	8009f68 <vPortEnterCritical>
 8008aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aaa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008aae:	b25b      	sxtb	r3, r3
 8008ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab4:	d103      	bne.n	8008abe <xQueueSemaphoreTake+0x142>
 8008ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ac4:	b25b      	sxtb	r3, r3
 8008ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aca:	d103      	bne.n	8008ad4 <xQueueSemaphoreTake+0x158>
 8008acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ad4:	f001 fa7a 	bl	8009fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ad8:	463a      	mov	r2, r7
 8008ada:	f107 030c 	add.w	r3, r7, #12
 8008ade:	4611      	mov	r1, r2
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f000 fe25 	bl	8009730 <xTaskCheckForTimeOut>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d132      	bne.n	8008b52 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008aec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008aee:	f000 f8bf 	bl	8008c70 <prvIsQueueEmpty>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d026      	beq.n	8008b46 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d109      	bne.n	8008b14 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008b00:	f001 fa32 	bl	8009f68 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 ff7b 	bl	8009a04 <xTaskPriorityInherit>
 8008b0e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008b10:	f001 fa5c 	bl	8009fcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b16:	3324      	adds	r3, #36	@ 0x24
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	4611      	mov	r1, r2
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f000 fd67 	bl	80095f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b24:	f000 f852 	bl	8008bcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b28:	f000 fba6 	bl	8009278 <xTaskResumeAll>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f47f af67 	bne.w	8008a02 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008b34:	4b18      	ldr	r3, [pc, #96]	@ (8008b98 <xQueueSemaphoreTake+0x21c>)
 8008b36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b3a:	601a      	str	r2, [r3, #0]
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	f3bf 8f6f 	isb	sy
 8008b44:	e75d      	b.n	8008a02 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008b46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b48:	f000 f840 	bl	8008bcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b4c:	f000 fb94 	bl	8009278 <xTaskResumeAll>
 8008b50:	e757      	b.n	8008a02 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008b52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b54:	f000 f83a 	bl	8008bcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b58:	f000 fb8e 	bl	8009278 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b5e:	f000 f887 	bl	8008c70 <prvIsQueueEmpty>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f43f af4c 	beq.w	8008a02 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00d      	beq.n	8008b8c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008b70:	f001 f9fa 	bl	8009f68 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b76:	f000 f811 	bl	8008b9c <prvGetDisinheritPriorityAfterTimeout>
 8008b7a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 ffb4 	bl	8009af0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008b88:	f001 fa20 	bl	8009fcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3738      	adds	r7, #56	@ 0x38
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	e000ed04 	.word	0xe000ed04

08008b9c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b085      	sub	sp, #20
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d006      	beq.n	8008bba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f1c3 0307 	rsb	r3, r3, #7
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	e001      	b.n	8008bbe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
	}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3714      	adds	r7, #20
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008bd4:	f001 f9c8 	bl	8009f68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008bde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008be0:	e011      	b.n	8008c06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d012      	beq.n	8008c10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	3324      	adds	r3, #36	@ 0x24
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f000 fd24 	bl	800963c <xTaskRemoveFromEventList>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008bfa:	f000 fdfd 	bl	80097f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008bfe:	7bfb      	ldrb	r3, [r7, #15]
 8008c00:	3b01      	subs	r3, #1
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	dce9      	bgt.n	8008be2 <prvUnlockQueue+0x16>
 8008c0e:	e000      	b.n	8008c12 <prvUnlockQueue+0x46>
					break;
 8008c10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	22ff      	movs	r2, #255	@ 0xff
 8008c16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008c1a:	f001 f9d7 	bl	8009fcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008c1e:	f001 f9a3 	bl	8009f68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c2a:	e011      	b.n	8008c50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	691b      	ldr	r3, [r3, #16]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d012      	beq.n	8008c5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3310      	adds	r3, #16
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f000 fcff 	bl	800963c <xTaskRemoveFromEventList>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c44:	f000 fdd8 	bl	80097f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c48:	7bbb      	ldrb	r3, [r7, #14]
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dce9      	bgt.n	8008c2c <prvUnlockQueue+0x60>
 8008c58:	e000      	b.n	8008c5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	22ff      	movs	r2, #255	@ 0xff
 8008c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008c64:	f001 f9b2 	bl	8009fcc <vPortExitCritical>
}
 8008c68:	bf00      	nop
 8008c6a:	3710      	adds	r7, #16
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c78:	f001 f976 	bl	8009f68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d102      	bne.n	8008c8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c84:	2301      	movs	r3, #1
 8008c86:	60fb      	str	r3, [r7, #12]
 8008c88:	e001      	b.n	8008c8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c8e:	f001 f99d 	bl	8009fcc <vPortExitCritical>

	return xReturn;
 8008c92:	68fb      	ldr	r3, [r7, #12]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b08e      	sub	sp, #56	@ 0x38
 8008ca0:	af04      	add	r7, sp, #16
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]
 8008ca8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d10b      	bne.n	8008cc8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb4:	f383 8811 	msr	BASEPRI, r3
 8008cb8:	f3bf 8f6f 	isb	sy
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	623b      	str	r3, [r7, #32]
}
 8008cc2:	bf00      	nop
 8008cc4:	bf00      	nop
 8008cc6:	e7fd      	b.n	8008cc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10b      	bne.n	8008ce6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	61fb      	str	r3, [r7, #28]
}
 8008ce0:	bf00      	nop
 8008ce2:	bf00      	nop
 8008ce4:	e7fd      	b.n	8008ce2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ce6:	23a0      	movs	r3, #160	@ 0xa0
 8008ce8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	2ba0      	cmp	r3, #160	@ 0xa0
 8008cee:	d00b      	beq.n	8008d08 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf4:	f383 8811 	msr	BASEPRI, r3
 8008cf8:	f3bf 8f6f 	isb	sy
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	61bb      	str	r3, [r7, #24]
}
 8008d02:	bf00      	nop
 8008d04:	bf00      	nop
 8008d06:	e7fd      	b.n	8008d04 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d01e      	beq.n	8008d4e <xTaskCreateStatic+0xb2>
 8008d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d01b      	beq.n	8008d4e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d18:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d22:	2202      	movs	r2, #2
 8008d24:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d28:	2300      	movs	r3, #0
 8008d2a:	9303      	str	r3, [sp, #12]
 8008d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2e:	9302      	str	r3, [sp, #8]
 8008d30:	f107 0314 	add.w	r3, r7, #20
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	68b9      	ldr	r1, [r7, #8]
 8008d40:	68f8      	ldr	r0, [r7, #12]
 8008d42:	f000 f851 	bl	8008de8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d48:	f000 f8ee 	bl	8008f28 <prvAddNewTaskToReadyList>
 8008d4c:	e001      	b.n	8008d52 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d52:	697b      	ldr	r3, [r7, #20]
	}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3728      	adds	r7, #40	@ 0x28
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b08c      	sub	sp, #48	@ 0x30
 8008d60:	af04      	add	r7, sp, #16
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4613      	mov	r3, r2
 8008d6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d6c:	88fb      	ldrh	r3, [r7, #6]
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4618      	mov	r0, r3
 8008d72:	f001 fa1b 	bl	800a1ac <pvPortMalloc>
 8008d76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00e      	beq.n	8008d9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008d7e:	20a0      	movs	r0, #160	@ 0xa0
 8008d80:	f001 fa14 	bl	800a1ac <pvPortMalloc>
 8008d84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d003      	beq.n	8008d94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d92:	e005      	b.n	8008da0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d94:	6978      	ldr	r0, [r7, #20]
 8008d96:	f001 fad7 	bl	800a348 <vPortFree>
 8008d9a:	e001      	b.n	8008da0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d017      	beq.n	8008dd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008dae:	88fa      	ldrh	r2, [r7, #6]
 8008db0:	2300      	movs	r3, #0
 8008db2:	9303      	str	r3, [sp, #12]
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	9302      	str	r3, [sp, #8]
 8008db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dba:	9301      	str	r3, [sp, #4]
 8008dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	68b9      	ldr	r1, [r7, #8]
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f000 f80f 	bl	8008de8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008dca:	69f8      	ldr	r0, [r7, #28]
 8008dcc:	f000 f8ac 	bl	8008f28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	e002      	b.n	8008ddc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008ddc:	69bb      	ldr	r3, [r7, #24]
	}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3720      	adds	r7, #32
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
	...

08008de8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b088      	sub	sp, #32
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
 8008df4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008e00:	3b01      	subs	r3, #1
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	4413      	add	r3, r2
 8008e06:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	f023 0307 	bic.w	r3, r3, #7
 8008e0e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	f003 0307 	and.w	r3, r3, #7
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00b      	beq.n	8008e32 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e1e:	f383 8811 	msr	BASEPRI, r3
 8008e22:	f3bf 8f6f 	isb	sy
 8008e26:	f3bf 8f4f 	dsb	sy
 8008e2a:	617b      	str	r3, [r7, #20]
}
 8008e2c:	bf00      	nop
 8008e2e:	bf00      	nop
 8008e30:	e7fd      	b.n	8008e2e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d01f      	beq.n	8008e78 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e38:	2300      	movs	r3, #0
 8008e3a:	61fb      	str	r3, [r7, #28]
 8008e3c:	e012      	b.n	8008e64 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	4413      	add	r3, r2
 8008e44:	7819      	ldrb	r1, [r3, #0]
 8008e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	3334      	adds	r3, #52	@ 0x34
 8008e4e:	460a      	mov	r2, r1
 8008e50:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e52:	68ba      	ldr	r2, [r7, #8]
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	4413      	add	r3, r2
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d006      	beq.n	8008e6c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	3301      	adds	r3, #1
 8008e62:	61fb      	str	r3, [r7, #28]
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	2b0f      	cmp	r3, #15
 8008e68:	d9e9      	bls.n	8008e3e <prvInitialiseNewTask+0x56>
 8008e6a:	e000      	b.n	8008e6e <prvInitialiseNewTask+0x86>
			{
				break;
 8008e6c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e70:	2200      	movs	r2, #0
 8008e72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e76:	e003      	b.n	8008e80 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e82:	2b06      	cmp	r3, #6
 8008e84:	d901      	bls.n	8008e8a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e86:	2306      	movs	r3, #6
 8008e88:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e94:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	2200      	movs	r2, #0
 8008e9a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f7ff fb82 	bl	80085aa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea8:	3318      	adds	r3, #24
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7ff fb7d 	bl	80085aa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eb4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb8:	f1c3 0207 	rsb	r2, r3, #7
 8008ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ebe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ec4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed8:	334c      	adds	r3, #76	@ 0x4c
 8008eda:	224c      	movs	r2, #76	@ 0x4c
 8008edc:	2100      	movs	r1, #0
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f002 f8ee 	bl	800b0c0 <memset>
 8008ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8008f1c <prvInitialiseNewTask+0x134>)
 8008ee8:	651a      	str	r2, [r3, #80]	@ 0x50
 8008eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eec:	4a0c      	ldr	r2, [pc, #48]	@ (8008f20 <prvInitialiseNewTask+0x138>)
 8008eee:	655a      	str	r2, [r3, #84]	@ 0x54
 8008ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8008f24 <prvInitialiseNewTask+0x13c>)
 8008ef4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ef6:	683a      	ldr	r2, [r7, #0]
 8008ef8:	68f9      	ldr	r1, [r7, #12]
 8008efa:	69b8      	ldr	r0, [r7, #24]
 8008efc:	f000 ff02 	bl	8009d04 <pxPortInitialiseStack>
 8008f00:	4602      	mov	r2, r0
 8008f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d002      	beq.n	8008f12 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f12:	bf00      	nop
 8008f14:	3720      	adds	r7, #32
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}
 8008f1a:	bf00      	nop
 8008f1c:	2000bffc 	.word	0x2000bffc
 8008f20:	2000c064 	.word	0x2000c064
 8008f24:	2000c0cc 	.word	0x2000c0cc

08008f28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f30:	f001 f81a 	bl	8009f68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f34:	4b2a      	ldr	r3, [pc, #168]	@ (8008fe0 <prvAddNewTaskToReadyList+0xb8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3301      	adds	r3, #1
 8008f3a:	4a29      	ldr	r2, [pc, #164]	@ (8008fe0 <prvAddNewTaskToReadyList+0xb8>)
 8008f3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f3e:	4b29      	ldr	r3, [pc, #164]	@ (8008fe4 <prvAddNewTaskToReadyList+0xbc>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d109      	bne.n	8008f5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f46:	4a27      	ldr	r2, [pc, #156]	@ (8008fe4 <prvAddNewTaskToReadyList+0xbc>)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f4c:	4b24      	ldr	r3, [pc, #144]	@ (8008fe0 <prvAddNewTaskToReadyList+0xb8>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d110      	bne.n	8008f76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f54:	f000 fc74 	bl	8009840 <prvInitialiseTaskLists>
 8008f58:	e00d      	b.n	8008f76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f5a:	4b23      	ldr	r3, [pc, #140]	@ (8008fe8 <prvAddNewTaskToReadyList+0xc0>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d109      	bne.n	8008f76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f62:	4b20      	ldr	r3, [pc, #128]	@ (8008fe4 <prvAddNewTaskToReadyList+0xbc>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d802      	bhi.n	8008f76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f70:	4a1c      	ldr	r2, [pc, #112]	@ (8008fe4 <prvAddNewTaskToReadyList+0xbc>)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f76:	4b1d      	ldr	r3, [pc, #116]	@ (8008fec <prvAddNewTaskToReadyList+0xc4>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8008fec <prvAddNewTaskToReadyList+0xc4>)
 8008f7e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f84:	2201      	movs	r2, #1
 8008f86:	409a      	lsls	r2, r3
 8008f88:	4b19      	ldr	r3, [pc, #100]	@ (8008ff0 <prvAddNewTaskToReadyList+0xc8>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	4a18      	ldr	r2, [pc, #96]	@ (8008ff0 <prvAddNewTaskToReadyList+0xc8>)
 8008f90:	6013      	str	r3, [r2, #0]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f96:	4613      	mov	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	4413      	add	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4a15      	ldr	r2, [pc, #84]	@ (8008ff4 <prvAddNewTaskToReadyList+0xcc>)
 8008fa0:	441a      	add	r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4610      	mov	r0, r2
 8008faa:	f7ff fb0b 	bl	80085c4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008fae:	f001 f80d 	bl	8009fcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe8 <prvAddNewTaskToReadyList+0xc0>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00e      	beq.n	8008fd8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fba:	4b0a      	ldr	r3, [pc, #40]	@ (8008fe4 <prvAddNewTaskToReadyList+0xbc>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d207      	bcs.n	8008fd8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff8 <prvAddNewTaskToReadyList+0xd0>)
 8008fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	f3bf 8f4f 	dsb	sy
 8008fd4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fd8:	bf00      	nop
 8008fda:	3708      	adds	r7, #8
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}
 8008fe0:	2000b3e4 	.word	0x2000b3e4
 8008fe4:	2000b2e4 	.word	0x2000b2e4
 8008fe8:	2000b3f0 	.word	0x2000b3f0
 8008fec:	2000b400 	.word	0x2000b400
 8008ff0:	2000b3ec 	.word	0x2000b3ec
 8008ff4:	2000b2e8 	.word	0x2000b2e8
 8008ff8:	e000ed04 	.word	0xe000ed04

08008ffc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009004:	f000 ffb0 	bl	8009f68 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d102      	bne.n	8009014 <vTaskDelete+0x18>
 800900e:	4b39      	ldr	r3, [pc, #228]	@ (80090f4 <vTaskDelete+0xf8>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	e000      	b.n	8009016 <vTaskDelete+0x1a>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	3304      	adds	r3, #4
 800901c:	4618      	mov	r0, r3
 800901e:	f7ff fb2e 	bl	800867e <uxListRemove>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d115      	bne.n	8009054 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800902c:	4932      	ldr	r1, [pc, #200]	@ (80090f8 <vTaskDelete+0xfc>)
 800902e:	4613      	mov	r3, r2
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4413      	add	r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	440b      	add	r3, r1
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10a      	bne.n	8009054 <vTaskDelete+0x58>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009042:	2201      	movs	r2, #1
 8009044:	fa02 f303 	lsl.w	r3, r2, r3
 8009048:	43da      	mvns	r2, r3
 800904a:	4b2c      	ldr	r3, [pc, #176]	@ (80090fc <vTaskDelete+0x100>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4013      	ands	r3, r2
 8009050:	4a2a      	ldr	r2, [pc, #168]	@ (80090fc <vTaskDelete+0x100>)
 8009052:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009058:	2b00      	cmp	r3, #0
 800905a:	d004      	beq.n	8009066 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	3318      	adds	r3, #24
 8009060:	4618      	mov	r0, r3
 8009062:	f7ff fb0c 	bl	800867e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009066:	4b26      	ldr	r3, [pc, #152]	@ (8009100 <vTaskDelete+0x104>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	4a24      	ldr	r2, [pc, #144]	@ (8009100 <vTaskDelete+0x104>)
 800906e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009070:	4b20      	ldr	r3, [pc, #128]	@ (80090f4 <vTaskDelete+0xf8>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68fa      	ldr	r2, [r7, #12]
 8009076:	429a      	cmp	r2, r3
 8009078:	d10b      	bne.n	8009092 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	3304      	adds	r3, #4
 800907e:	4619      	mov	r1, r3
 8009080:	4820      	ldr	r0, [pc, #128]	@ (8009104 <vTaskDelete+0x108>)
 8009082:	f7ff fa9f 	bl	80085c4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009086:	4b20      	ldr	r3, [pc, #128]	@ (8009108 <vTaskDelete+0x10c>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	3301      	adds	r3, #1
 800908c:	4a1e      	ldr	r2, [pc, #120]	@ (8009108 <vTaskDelete+0x10c>)
 800908e:	6013      	str	r3, [r2, #0]
 8009090:	e009      	b.n	80090a6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009092:	4b1e      	ldr	r3, [pc, #120]	@ (800910c <vTaskDelete+0x110>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3b01      	subs	r3, #1
 8009098:	4a1c      	ldr	r2, [pc, #112]	@ (800910c <vTaskDelete+0x110>)
 800909a:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fc3d 	bl	800991c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80090a2:	f000 fc71 	bl	8009988 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80090a6:	f000 ff91 	bl	8009fcc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80090aa:	4b19      	ldr	r3, [pc, #100]	@ (8009110 <vTaskDelete+0x114>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d01c      	beq.n	80090ec <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 80090b2:	4b10      	ldr	r3, [pc, #64]	@ (80090f4 <vTaskDelete+0xf8>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d117      	bne.n	80090ec <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80090bc:	4b15      	ldr	r3, [pc, #84]	@ (8009114 <vTaskDelete+0x118>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d00b      	beq.n	80090dc <vTaskDelete+0xe0>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	60bb      	str	r3, [r7, #8]
}
 80090d6:	bf00      	nop
 80090d8:	bf00      	nop
 80090da:	e7fd      	b.n	80090d8 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80090dc:	4b0e      	ldr	r3, [pc, #56]	@ (8009118 <vTaskDelete+0x11c>)
 80090de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	f3bf 8f4f 	dsb	sy
 80090e8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80090ec:	bf00      	nop
 80090ee:	3710      	adds	r7, #16
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}
 80090f4:	2000b2e4 	.word	0x2000b2e4
 80090f8:	2000b2e8 	.word	0x2000b2e8
 80090fc:	2000b3ec 	.word	0x2000b3ec
 8009100:	2000b400 	.word	0x2000b400
 8009104:	2000b3b8 	.word	0x2000b3b8
 8009108:	2000b3cc 	.word	0x2000b3cc
 800910c:	2000b3e4 	.word	0x2000b3e4
 8009110:	2000b3f0 	.word	0x2000b3f0
 8009114:	2000b40c 	.word	0x2000b40c
 8009118:	e000ed04 	.word	0xe000ed04

0800911c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009124:	2300      	movs	r3, #0
 8009126:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d018      	beq.n	8009160 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800912e:	4b14      	ldr	r3, [pc, #80]	@ (8009180 <vTaskDelay+0x64>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00b      	beq.n	800914e <vTaskDelay+0x32>
	__asm volatile
 8009136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913a:	f383 8811 	msr	BASEPRI, r3
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	60bb      	str	r3, [r7, #8]
}
 8009148:	bf00      	nop
 800914a:	bf00      	nop
 800914c:	e7fd      	b.n	800914a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800914e:	f000 f885 	bl	800925c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009152:	2100      	movs	r1, #0
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fd6f 	bl	8009c38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800915a:	f000 f88d 	bl	8009278 <xTaskResumeAll>
 800915e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d107      	bne.n	8009176 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009166:	4b07      	ldr	r3, [pc, #28]	@ (8009184 <vTaskDelay+0x68>)
 8009168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009176:	bf00      	nop
 8009178:	3710      	adds	r7, #16
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	2000b40c 	.word	0x2000b40c
 8009184:	e000ed04 	.word	0xe000ed04

08009188 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b08a      	sub	sp, #40	@ 0x28
 800918c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800918e:	2300      	movs	r3, #0
 8009190:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009192:	2300      	movs	r3, #0
 8009194:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009196:	463a      	mov	r2, r7
 8009198:	1d39      	adds	r1, r7, #4
 800919a:	f107 0308 	add.w	r3, r7, #8
 800919e:	4618      	mov	r0, r3
 80091a0:	f7f7 fa90 	bl	80006c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80091a4:	6839      	ldr	r1, [r7, #0]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	9202      	str	r2, [sp, #8]
 80091ac:	9301      	str	r3, [sp, #4]
 80091ae:	2300      	movs	r3, #0
 80091b0:	9300      	str	r3, [sp, #0]
 80091b2:	2300      	movs	r3, #0
 80091b4:	460a      	mov	r2, r1
 80091b6:	4921      	ldr	r1, [pc, #132]	@ (800923c <vTaskStartScheduler+0xb4>)
 80091b8:	4821      	ldr	r0, [pc, #132]	@ (8009240 <vTaskStartScheduler+0xb8>)
 80091ba:	f7ff fd6f 	bl	8008c9c <xTaskCreateStatic>
 80091be:	4603      	mov	r3, r0
 80091c0:	4a20      	ldr	r2, [pc, #128]	@ (8009244 <vTaskStartScheduler+0xbc>)
 80091c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80091c4:	4b1f      	ldr	r3, [pc, #124]	@ (8009244 <vTaskStartScheduler+0xbc>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d002      	beq.n	80091d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091cc:	2301      	movs	r3, #1
 80091ce:	617b      	str	r3, [r7, #20]
 80091d0:	e001      	b.n	80091d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091d2:	2300      	movs	r3, #0
 80091d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d11b      	bne.n	8009214 <vTaskStartScheduler+0x8c>
	__asm volatile
 80091dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e0:	f383 8811 	msr	BASEPRI, r3
 80091e4:	f3bf 8f6f 	isb	sy
 80091e8:	f3bf 8f4f 	dsb	sy
 80091ec:	613b      	str	r3, [r7, #16]
}
 80091ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091f0:	4b15      	ldr	r3, [pc, #84]	@ (8009248 <vTaskStartScheduler+0xc0>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	334c      	adds	r3, #76	@ 0x4c
 80091f6:	4a15      	ldr	r2, [pc, #84]	@ (800924c <vTaskStartScheduler+0xc4>)
 80091f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091fa:	4b15      	ldr	r3, [pc, #84]	@ (8009250 <vTaskStartScheduler+0xc8>)
 80091fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009200:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009202:	4b14      	ldr	r3, [pc, #80]	@ (8009254 <vTaskStartScheduler+0xcc>)
 8009204:	2201      	movs	r2, #1
 8009206:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009208:	4b13      	ldr	r3, [pc, #76]	@ (8009258 <vTaskStartScheduler+0xd0>)
 800920a:	2200      	movs	r2, #0
 800920c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800920e:	f000 fe07 	bl	8009e20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009212:	e00f      	b.n	8009234 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921a:	d10b      	bne.n	8009234 <vTaskStartScheduler+0xac>
	__asm volatile
 800921c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009220:	f383 8811 	msr	BASEPRI, r3
 8009224:	f3bf 8f6f 	isb	sy
 8009228:	f3bf 8f4f 	dsb	sy
 800922c:	60fb      	str	r3, [r7, #12]
}
 800922e:	bf00      	nop
 8009230:	bf00      	nop
 8009232:	e7fd      	b.n	8009230 <vTaskStartScheduler+0xa8>
}
 8009234:	bf00      	nop
 8009236:	3718      	adds	r7, #24
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	0800c090 	.word	0x0800c090
 8009240:	08009811 	.word	0x08009811
 8009244:	2000b408 	.word	0x2000b408
 8009248:	2000b2e4 	.word	0x2000b2e4
 800924c:	20000038 	.word	0x20000038
 8009250:	2000b404 	.word	0x2000b404
 8009254:	2000b3f0 	.word	0x2000b3f0
 8009258:	2000b3e8 	.word	0x2000b3e8

0800925c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800925c:	b480      	push	{r7}
 800925e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009260:	4b04      	ldr	r3, [pc, #16]	@ (8009274 <vTaskSuspendAll+0x18>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	3301      	adds	r3, #1
 8009266:	4a03      	ldr	r2, [pc, #12]	@ (8009274 <vTaskSuspendAll+0x18>)
 8009268:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800926a:	bf00      	nop
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr
 8009274:	2000b40c 	.word	0x2000b40c

08009278 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800927e:	2300      	movs	r3, #0
 8009280:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009282:	2300      	movs	r3, #0
 8009284:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009286:	4b42      	ldr	r3, [pc, #264]	@ (8009390 <xTaskResumeAll+0x118>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10b      	bne.n	80092a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	603b      	str	r3, [r7, #0]
}
 80092a0:	bf00      	nop
 80092a2:	bf00      	nop
 80092a4:	e7fd      	b.n	80092a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80092a6:	f000 fe5f 	bl	8009f68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80092aa:	4b39      	ldr	r3, [pc, #228]	@ (8009390 <xTaskResumeAll+0x118>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	3b01      	subs	r3, #1
 80092b0:	4a37      	ldr	r2, [pc, #220]	@ (8009390 <xTaskResumeAll+0x118>)
 80092b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092b4:	4b36      	ldr	r3, [pc, #216]	@ (8009390 <xTaskResumeAll+0x118>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d161      	bne.n	8009380 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80092bc:	4b35      	ldr	r3, [pc, #212]	@ (8009394 <xTaskResumeAll+0x11c>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d05d      	beq.n	8009380 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092c4:	e02e      	b.n	8009324 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092c6:	4b34      	ldr	r3, [pc, #208]	@ (8009398 <xTaskResumeAll+0x120>)
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3318      	adds	r3, #24
 80092d2:	4618      	mov	r0, r3
 80092d4:	f7ff f9d3 	bl	800867e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	3304      	adds	r3, #4
 80092dc:	4618      	mov	r0, r3
 80092de:	f7ff f9ce 	bl	800867e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e6:	2201      	movs	r2, #1
 80092e8:	409a      	lsls	r2, r3
 80092ea:	4b2c      	ldr	r3, [pc, #176]	@ (800939c <xTaskResumeAll+0x124>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	4a2a      	ldr	r2, [pc, #168]	@ (800939c <xTaskResumeAll+0x124>)
 80092f2:	6013      	str	r3, [r2, #0]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f8:	4613      	mov	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4a27      	ldr	r2, [pc, #156]	@ (80093a0 <xTaskResumeAll+0x128>)
 8009302:	441a      	add	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	3304      	adds	r3, #4
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f7ff f95a 	bl	80085c4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	4b23      	ldr	r3, [pc, #140]	@ (80093a4 <xTaskResumeAll+0x12c>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931a:	429a      	cmp	r2, r3
 800931c:	d302      	bcc.n	8009324 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800931e:	4b22      	ldr	r3, [pc, #136]	@ (80093a8 <xTaskResumeAll+0x130>)
 8009320:	2201      	movs	r2, #1
 8009322:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009324:	4b1c      	ldr	r3, [pc, #112]	@ (8009398 <xTaskResumeAll+0x120>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1cc      	bne.n	80092c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d001      	beq.n	8009336 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009332:	f000 fb29 	bl	8009988 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009336:	4b1d      	ldr	r3, [pc, #116]	@ (80093ac <xTaskResumeAll+0x134>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d010      	beq.n	8009364 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009342:	f000 f837 	bl	80093b4 <xTaskIncrementTick>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d002      	beq.n	8009352 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800934c:	4b16      	ldr	r3, [pc, #88]	@ (80093a8 <xTaskResumeAll+0x130>)
 800934e:	2201      	movs	r2, #1
 8009350:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	3b01      	subs	r3, #1
 8009356:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1f1      	bne.n	8009342 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800935e:	4b13      	ldr	r3, [pc, #76]	@ (80093ac <xTaskResumeAll+0x134>)
 8009360:	2200      	movs	r2, #0
 8009362:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009364:	4b10      	ldr	r3, [pc, #64]	@ (80093a8 <xTaskResumeAll+0x130>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d009      	beq.n	8009380 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800936c:	2301      	movs	r3, #1
 800936e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009370:	4b0f      	ldr	r3, [pc, #60]	@ (80093b0 <xTaskResumeAll+0x138>)
 8009372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009376:	601a      	str	r2, [r3, #0]
 8009378:	f3bf 8f4f 	dsb	sy
 800937c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009380:	f000 fe24 	bl	8009fcc <vPortExitCritical>

	return xAlreadyYielded;
 8009384:	68bb      	ldr	r3, [r7, #8]
}
 8009386:	4618      	mov	r0, r3
 8009388:	3710      	adds	r7, #16
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	2000b40c 	.word	0x2000b40c
 8009394:	2000b3e4 	.word	0x2000b3e4
 8009398:	2000b3a4 	.word	0x2000b3a4
 800939c:	2000b3ec 	.word	0x2000b3ec
 80093a0:	2000b2e8 	.word	0x2000b2e8
 80093a4:	2000b2e4 	.word	0x2000b2e4
 80093a8:	2000b3f8 	.word	0x2000b3f8
 80093ac:	2000b3f4 	.word	0x2000b3f4
 80093b0:	e000ed04 	.word	0xe000ed04

080093b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093ba:	2300      	movs	r3, #0
 80093bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093be:	4b4f      	ldr	r3, [pc, #316]	@ (80094fc <xTaskIncrementTick+0x148>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	f040 808f 	bne.w	80094e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093c8:	4b4d      	ldr	r3, [pc, #308]	@ (8009500 <xTaskIncrementTick+0x14c>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3301      	adds	r3, #1
 80093ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093d0:	4a4b      	ldr	r2, [pc, #300]	@ (8009500 <xTaskIncrementTick+0x14c>)
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d121      	bne.n	8009420 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093dc:	4b49      	ldr	r3, [pc, #292]	@ (8009504 <xTaskIncrementTick+0x150>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00b      	beq.n	80093fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	603b      	str	r3, [r7, #0]
}
 80093f8:	bf00      	nop
 80093fa:	bf00      	nop
 80093fc:	e7fd      	b.n	80093fa <xTaskIncrementTick+0x46>
 80093fe:	4b41      	ldr	r3, [pc, #260]	@ (8009504 <xTaskIncrementTick+0x150>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	60fb      	str	r3, [r7, #12]
 8009404:	4b40      	ldr	r3, [pc, #256]	@ (8009508 <xTaskIncrementTick+0x154>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a3e      	ldr	r2, [pc, #248]	@ (8009504 <xTaskIncrementTick+0x150>)
 800940a:	6013      	str	r3, [r2, #0]
 800940c:	4a3e      	ldr	r2, [pc, #248]	@ (8009508 <xTaskIncrementTick+0x154>)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6013      	str	r3, [r2, #0]
 8009412:	4b3e      	ldr	r3, [pc, #248]	@ (800950c <xTaskIncrementTick+0x158>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	3301      	adds	r3, #1
 8009418:	4a3c      	ldr	r2, [pc, #240]	@ (800950c <xTaskIncrementTick+0x158>)
 800941a:	6013      	str	r3, [r2, #0]
 800941c:	f000 fab4 	bl	8009988 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009420:	4b3b      	ldr	r3, [pc, #236]	@ (8009510 <xTaskIncrementTick+0x15c>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	429a      	cmp	r2, r3
 8009428:	d348      	bcc.n	80094bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800942a:	4b36      	ldr	r3, [pc, #216]	@ (8009504 <xTaskIncrementTick+0x150>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d104      	bne.n	800943e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009434:	4b36      	ldr	r3, [pc, #216]	@ (8009510 <xTaskIncrementTick+0x15c>)
 8009436:	f04f 32ff 	mov.w	r2, #4294967295
 800943a:	601a      	str	r2, [r3, #0]
					break;
 800943c:	e03e      	b.n	80094bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800943e:	4b31      	ldr	r3, [pc, #196]	@ (8009504 <xTaskIncrementTick+0x150>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	429a      	cmp	r2, r3
 8009454:	d203      	bcs.n	800945e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009456:	4a2e      	ldr	r2, [pc, #184]	@ (8009510 <xTaskIncrementTick+0x15c>)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800945c:	e02e      	b.n	80094bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	3304      	adds	r3, #4
 8009462:	4618      	mov	r0, r3
 8009464:	f7ff f90b 	bl	800867e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946c:	2b00      	cmp	r3, #0
 800946e:	d004      	beq.n	800947a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	3318      	adds	r3, #24
 8009474:	4618      	mov	r0, r3
 8009476:	f7ff f902 	bl	800867e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800947e:	2201      	movs	r2, #1
 8009480:	409a      	lsls	r2, r3
 8009482:	4b24      	ldr	r3, [pc, #144]	@ (8009514 <xTaskIncrementTick+0x160>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4313      	orrs	r3, r2
 8009488:	4a22      	ldr	r2, [pc, #136]	@ (8009514 <xTaskIncrementTick+0x160>)
 800948a:	6013      	str	r3, [r2, #0]
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009490:	4613      	mov	r3, r2
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4413      	add	r3, r2
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	4a1f      	ldr	r2, [pc, #124]	@ (8009518 <xTaskIncrementTick+0x164>)
 800949a:	441a      	add	r2, r3
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	3304      	adds	r3, #4
 80094a0:	4619      	mov	r1, r3
 80094a2:	4610      	mov	r0, r2
 80094a4:	f7ff f88e 	bl	80085c4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ac:	4b1b      	ldr	r3, [pc, #108]	@ (800951c <xTaskIncrementTick+0x168>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d3b9      	bcc.n	800942a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80094b6:	2301      	movs	r3, #1
 80094b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ba:	e7b6      	b.n	800942a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094bc:	4b17      	ldr	r3, [pc, #92]	@ (800951c <xTaskIncrementTick+0x168>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c2:	4915      	ldr	r1, [pc, #84]	@ (8009518 <xTaskIncrementTick+0x164>)
 80094c4:	4613      	mov	r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	4413      	add	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	440b      	add	r3, r1
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d901      	bls.n	80094d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80094d4:	2301      	movs	r3, #1
 80094d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094d8:	4b11      	ldr	r3, [pc, #68]	@ (8009520 <xTaskIncrementTick+0x16c>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d007      	beq.n	80094f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80094e0:	2301      	movs	r3, #1
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	e004      	b.n	80094f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009524 <xTaskIncrementTick+0x170>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	4a0d      	ldr	r2, [pc, #52]	@ (8009524 <xTaskIncrementTick+0x170>)
 80094ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094f0:	697b      	ldr	r3, [r7, #20]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	2000b40c 	.word	0x2000b40c
 8009500:	2000b3e8 	.word	0x2000b3e8
 8009504:	2000b39c 	.word	0x2000b39c
 8009508:	2000b3a0 	.word	0x2000b3a0
 800950c:	2000b3fc 	.word	0x2000b3fc
 8009510:	2000b404 	.word	0x2000b404
 8009514:	2000b3ec 	.word	0x2000b3ec
 8009518:	2000b2e8 	.word	0x2000b2e8
 800951c:	2000b2e4 	.word	0x2000b2e4
 8009520:	2000b3f8 	.word	0x2000b3f8
 8009524:	2000b3f4 	.word	0x2000b3f4

08009528 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009528:	b480      	push	{r7}
 800952a:	b087      	sub	sp, #28
 800952c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800952e:	4b2a      	ldr	r3, [pc, #168]	@ (80095d8 <vTaskSwitchContext+0xb0>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009536:	4b29      	ldr	r3, [pc, #164]	@ (80095dc <vTaskSwitchContext+0xb4>)
 8009538:	2201      	movs	r2, #1
 800953a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800953c:	e045      	b.n	80095ca <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800953e:	4b27      	ldr	r3, [pc, #156]	@ (80095dc <vTaskSwitchContext+0xb4>)
 8009540:	2200      	movs	r2, #0
 8009542:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009544:	4b26      	ldr	r3, [pc, #152]	@ (80095e0 <vTaskSwitchContext+0xb8>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	fab3 f383 	clz	r3, r3
 8009550:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009552:	7afb      	ldrb	r3, [r7, #11]
 8009554:	f1c3 031f 	rsb	r3, r3, #31
 8009558:	617b      	str	r3, [r7, #20]
 800955a:	4922      	ldr	r1, [pc, #136]	@ (80095e4 <vTaskSwitchContext+0xbc>)
 800955c:	697a      	ldr	r2, [r7, #20]
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	440b      	add	r3, r1
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10b      	bne.n	8009586 <vTaskSwitchContext+0x5e>
	__asm volatile
 800956e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009572:	f383 8811 	msr	BASEPRI, r3
 8009576:	f3bf 8f6f 	isb	sy
 800957a:	f3bf 8f4f 	dsb	sy
 800957e:	607b      	str	r3, [r7, #4]
}
 8009580:	bf00      	nop
 8009582:	bf00      	nop
 8009584:	e7fd      	b.n	8009582 <vTaskSwitchContext+0x5a>
 8009586:	697a      	ldr	r2, [r7, #20]
 8009588:	4613      	mov	r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	4413      	add	r3, r2
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	4a14      	ldr	r2, [pc, #80]	@ (80095e4 <vTaskSwitchContext+0xbc>)
 8009592:	4413      	add	r3, r2
 8009594:	613b      	str	r3, [r7, #16]
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	685a      	ldr	r2, [r3, #4]
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	605a      	str	r2, [r3, #4]
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	685a      	ldr	r2, [r3, #4]
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	3308      	adds	r3, #8
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d104      	bne.n	80095b6 <vTaskSwitchContext+0x8e>
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	605a      	str	r2, [r3, #4]
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	4a0a      	ldr	r2, [pc, #40]	@ (80095e8 <vTaskSwitchContext+0xc0>)
 80095be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095c0:	4b09      	ldr	r3, [pc, #36]	@ (80095e8 <vTaskSwitchContext+0xc0>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	334c      	adds	r3, #76	@ 0x4c
 80095c6:	4a09      	ldr	r2, [pc, #36]	@ (80095ec <vTaskSwitchContext+0xc4>)
 80095c8:	6013      	str	r3, [r2, #0]
}
 80095ca:	bf00      	nop
 80095cc:	371c      	adds	r7, #28
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	2000b40c 	.word	0x2000b40c
 80095dc:	2000b3f8 	.word	0x2000b3f8
 80095e0:	2000b3ec 	.word	0x2000b3ec
 80095e4:	2000b2e8 	.word	0x2000b2e8
 80095e8:	2000b2e4 	.word	0x2000b2e4
 80095ec:	20000038 	.word	0x20000038

080095f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10b      	bne.n	8009618 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	60fb      	str	r3, [r7, #12]
}
 8009612:	bf00      	nop
 8009614:	bf00      	nop
 8009616:	e7fd      	b.n	8009614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009618:	4b07      	ldr	r3, [pc, #28]	@ (8009638 <vTaskPlaceOnEventList+0x48>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	3318      	adds	r3, #24
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7fe fff3 	bl	800860c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009626:	2101      	movs	r1, #1
 8009628:	6838      	ldr	r0, [r7, #0]
 800962a:	f000 fb05 	bl	8009c38 <prvAddCurrentTaskToDelayedList>
}
 800962e:	bf00      	nop
 8009630:	3710      	adds	r7, #16
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	2000b2e4 	.word	0x2000b2e4

0800963c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b086      	sub	sp, #24
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d10b      	bne.n	800966a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009656:	f383 8811 	msr	BASEPRI, r3
 800965a:	f3bf 8f6f 	isb	sy
 800965e:	f3bf 8f4f 	dsb	sy
 8009662:	60fb      	str	r3, [r7, #12]
}
 8009664:	bf00      	nop
 8009666:	bf00      	nop
 8009668:	e7fd      	b.n	8009666 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	3318      	adds	r3, #24
 800966e:	4618      	mov	r0, r3
 8009670:	f7ff f805 	bl	800867e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009674:	4b1d      	ldr	r3, [pc, #116]	@ (80096ec <xTaskRemoveFromEventList+0xb0>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d11c      	bne.n	80096b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	3304      	adds	r3, #4
 8009680:	4618      	mov	r0, r3
 8009682:	f7fe fffc 	bl	800867e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968a:	2201      	movs	r2, #1
 800968c:	409a      	lsls	r2, r3
 800968e:	4b18      	ldr	r3, [pc, #96]	@ (80096f0 <xTaskRemoveFromEventList+0xb4>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4313      	orrs	r3, r2
 8009694:	4a16      	ldr	r2, [pc, #88]	@ (80096f0 <xTaskRemoveFromEventList+0xb4>)
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800969c:	4613      	mov	r3, r2
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4a13      	ldr	r2, [pc, #76]	@ (80096f4 <xTaskRemoveFromEventList+0xb8>)
 80096a6:	441a      	add	r2, r3
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	3304      	adds	r3, #4
 80096ac:	4619      	mov	r1, r3
 80096ae:	4610      	mov	r0, r2
 80096b0:	f7fe ff88 	bl	80085c4 <vListInsertEnd>
 80096b4:	e005      	b.n	80096c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	3318      	adds	r3, #24
 80096ba:	4619      	mov	r1, r3
 80096bc:	480e      	ldr	r0, [pc, #56]	@ (80096f8 <xTaskRemoveFromEventList+0xbc>)
 80096be:	f7fe ff81 	bl	80085c4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c6:	4b0d      	ldr	r3, [pc, #52]	@ (80096fc <xTaskRemoveFromEventList+0xc0>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d905      	bls.n	80096dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80096d0:	2301      	movs	r3, #1
 80096d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80096d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009700 <xTaskRemoveFromEventList+0xc4>)
 80096d6:	2201      	movs	r2, #1
 80096d8:	601a      	str	r2, [r3, #0]
 80096da:	e001      	b.n	80096e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80096dc:	2300      	movs	r3, #0
 80096de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80096e0:	697b      	ldr	r3, [r7, #20]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3718      	adds	r7, #24
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	2000b40c 	.word	0x2000b40c
 80096f0:	2000b3ec 	.word	0x2000b3ec
 80096f4:	2000b2e8 	.word	0x2000b2e8
 80096f8:	2000b3a4 	.word	0x2000b3a4
 80096fc:	2000b2e4 	.word	0x2000b2e4
 8009700:	2000b3f8 	.word	0x2000b3f8

08009704 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800970c:	4b06      	ldr	r3, [pc, #24]	@ (8009728 <vTaskInternalSetTimeOutState+0x24>)
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009714:	4b05      	ldr	r3, [pc, #20]	@ (800972c <vTaskInternalSetTimeOutState+0x28>)
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	605a      	str	r2, [r3, #4]
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	2000b3fc 	.word	0x2000b3fc
 800972c:	2000b3e8 	.word	0x2000b3e8

08009730 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b088      	sub	sp, #32
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d10b      	bne.n	8009758 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009744:	f383 8811 	msr	BASEPRI, r3
 8009748:	f3bf 8f6f 	isb	sy
 800974c:	f3bf 8f4f 	dsb	sy
 8009750:	613b      	str	r3, [r7, #16]
}
 8009752:	bf00      	nop
 8009754:	bf00      	nop
 8009756:	e7fd      	b.n	8009754 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10b      	bne.n	8009776 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	60fb      	str	r3, [r7, #12]
}
 8009770:	bf00      	nop
 8009772:	bf00      	nop
 8009774:	e7fd      	b.n	8009772 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009776:	f000 fbf7 	bl	8009f68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800977a:	4b1d      	ldr	r3, [pc, #116]	@ (80097f0 <xTaskCheckForTimeOut+0xc0>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	69ba      	ldr	r2, [r7, #24]
 8009786:	1ad3      	subs	r3, r2, r3
 8009788:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009792:	d102      	bne.n	800979a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009794:	2300      	movs	r3, #0
 8009796:	61fb      	str	r3, [r7, #28]
 8009798:	e023      	b.n	80097e2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	4b15      	ldr	r3, [pc, #84]	@ (80097f4 <xTaskCheckForTimeOut+0xc4>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d007      	beq.n	80097b6 <xTaskCheckForTimeOut+0x86>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	69ba      	ldr	r2, [r7, #24]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d302      	bcc.n	80097b6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80097b0:	2301      	movs	r3, #1
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	e015      	b.n	80097e2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d20b      	bcs.n	80097d8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	1ad2      	subs	r2, r2, r3
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f7ff ff99 	bl	8009704 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80097d2:	2300      	movs	r3, #0
 80097d4:	61fb      	str	r3, [r7, #28]
 80097d6:	e004      	b.n	80097e2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	2200      	movs	r2, #0
 80097dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80097de:	2301      	movs	r3, #1
 80097e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80097e2:	f000 fbf3 	bl	8009fcc <vPortExitCritical>

	return xReturn;
 80097e6:	69fb      	ldr	r3, [r7, #28]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3720      	adds	r7, #32
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	2000b3e8 	.word	0x2000b3e8
 80097f4:	2000b3fc 	.word	0x2000b3fc

080097f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80097f8:	b480      	push	{r7}
 80097fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80097fc:	4b03      	ldr	r3, [pc, #12]	@ (800980c <vTaskMissedYield+0x14>)
 80097fe:	2201      	movs	r2, #1
 8009800:	601a      	str	r2, [r3, #0]
}
 8009802:	bf00      	nop
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr
 800980c:	2000b3f8 	.word	0x2000b3f8

08009810 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009818:	f000 f852 	bl	80098c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800981c:	4b06      	ldr	r3, [pc, #24]	@ (8009838 <prvIdleTask+0x28>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b01      	cmp	r3, #1
 8009822:	d9f9      	bls.n	8009818 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009824:	4b05      	ldr	r3, [pc, #20]	@ (800983c <prvIdleTask+0x2c>)
 8009826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800982a:	601a      	str	r2, [r3, #0]
 800982c:	f3bf 8f4f 	dsb	sy
 8009830:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009834:	e7f0      	b.n	8009818 <prvIdleTask+0x8>
 8009836:	bf00      	nop
 8009838:	2000b2e8 	.word	0x2000b2e8
 800983c:	e000ed04 	.word	0xe000ed04

08009840 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009846:	2300      	movs	r3, #0
 8009848:	607b      	str	r3, [r7, #4]
 800984a:	e00c      	b.n	8009866 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	4613      	mov	r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	4413      	add	r3, r2
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	4a12      	ldr	r2, [pc, #72]	@ (80098a0 <prvInitialiseTaskLists+0x60>)
 8009858:	4413      	add	r3, r2
 800985a:	4618      	mov	r0, r3
 800985c:	f7fe fe85 	bl	800856a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	3301      	adds	r3, #1
 8009864:	607b      	str	r3, [r7, #4]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2b06      	cmp	r3, #6
 800986a:	d9ef      	bls.n	800984c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800986c:	480d      	ldr	r0, [pc, #52]	@ (80098a4 <prvInitialiseTaskLists+0x64>)
 800986e:	f7fe fe7c 	bl	800856a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009872:	480d      	ldr	r0, [pc, #52]	@ (80098a8 <prvInitialiseTaskLists+0x68>)
 8009874:	f7fe fe79 	bl	800856a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009878:	480c      	ldr	r0, [pc, #48]	@ (80098ac <prvInitialiseTaskLists+0x6c>)
 800987a:	f7fe fe76 	bl	800856a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800987e:	480c      	ldr	r0, [pc, #48]	@ (80098b0 <prvInitialiseTaskLists+0x70>)
 8009880:	f7fe fe73 	bl	800856a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009884:	480b      	ldr	r0, [pc, #44]	@ (80098b4 <prvInitialiseTaskLists+0x74>)
 8009886:	f7fe fe70 	bl	800856a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800988a:	4b0b      	ldr	r3, [pc, #44]	@ (80098b8 <prvInitialiseTaskLists+0x78>)
 800988c:	4a05      	ldr	r2, [pc, #20]	@ (80098a4 <prvInitialiseTaskLists+0x64>)
 800988e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009890:	4b0a      	ldr	r3, [pc, #40]	@ (80098bc <prvInitialiseTaskLists+0x7c>)
 8009892:	4a05      	ldr	r2, [pc, #20]	@ (80098a8 <prvInitialiseTaskLists+0x68>)
 8009894:	601a      	str	r2, [r3, #0]
}
 8009896:	bf00      	nop
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	2000b2e8 	.word	0x2000b2e8
 80098a4:	2000b374 	.word	0x2000b374
 80098a8:	2000b388 	.word	0x2000b388
 80098ac:	2000b3a4 	.word	0x2000b3a4
 80098b0:	2000b3b8 	.word	0x2000b3b8
 80098b4:	2000b3d0 	.word	0x2000b3d0
 80098b8:	2000b39c 	.word	0x2000b39c
 80098bc:	2000b3a0 	.word	0x2000b3a0

080098c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b082      	sub	sp, #8
 80098c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098c6:	e019      	b.n	80098fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80098c8:	f000 fb4e 	bl	8009f68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098cc:	4b10      	ldr	r3, [pc, #64]	@ (8009910 <prvCheckTasksWaitingTermination+0x50>)
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	3304      	adds	r3, #4
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe fed0 	bl	800867e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80098de:	4b0d      	ldr	r3, [pc, #52]	@ (8009914 <prvCheckTasksWaitingTermination+0x54>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	3b01      	subs	r3, #1
 80098e4:	4a0b      	ldr	r2, [pc, #44]	@ (8009914 <prvCheckTasksWaitingTermination+0x54>)
 80098e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80098e8:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <prvCheckTasksWaitingTermination+0x58>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3b01      	subs	r3, #1
 80098ee:	4a0a      	ldr	r2, [pc, #40]	@ (8009918 <prvCheckTasksWaitingTermination+0x58>)
 80098f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80098f2:	f000 fb6b 	bl	8009fcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 f810 	bl	800991c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098fc:	4b06      	ldr	r3, [pc, #24]	@ (8009918 <prvCheckTasksWaitingTermination+0x58>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d1e1      	bne.n	80098c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009904:	bf00      	nop
 8009906:	bf00      	nop
 8009908:	3708      	adds	r7, #8
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	2000b3b8 	.word	0x2000b3b8
 8009914:	2000b3e4 	.word	0x2000b3e4
 8009918:	2000b3cc 	.word	0x2000b3cc

0800991c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	334c      	adds	r3, #76	@ 0x4c
 8009928:	4618      	mov	r0, r3
 800992a:	f001 fbe1 	bl	800b0f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009934:	2b00      	cmp	r3, #0
 8009936:	d108      	bne.n	800994a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800993c:	4618      	mov	r0, r3
 800993e:	f000 fd03 	bl	800a348 <vPortFree>
				vPortFree( pxTCB );
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fd00 	bl	800a348 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009948:	e019      	b.n	800997e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009950:	2b01      	cmp	r3, #1
 8009952:	d103      	bne.n	800995c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 fcf7 	bl	800a348 <vPortFree>
	}
 800995a:	e010      	b.n	800997e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009962:	2b02      	cmp	r3, #2
 8009964:	d00b      	beq.n	800997e <prvDeleteTCB+0x62>
	__asm volatile
 8009966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800996a:	f383 8811 	msr	BASEPRI, r3
 800996e:	f3bf 8f6f 	isb	sy
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	60fb      	str	r3, [r7, #12]
}
 8009978:	bf00      	nop
 800997a:	bf00      	nop
 800997c:	e7fd      	b.n	800997a <prvDeleteTCB+0x5e>
	}
 800997e:	bf00      	nop
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
	...

08009988 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800998e:	4b0c      	ldr	r3, [pc, #48]	@ (80099c0 <prvResetNextTaskUnblockTime+0x38>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009998:	4b0a      	ldr	r3, [pc, #40]	@ (80099c4 <prvResetNextTaskUnblockTime+0x3c>)
 800999a:	f04f 32ff 	mov.w	r2, #4294967295
 800999e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099a0:	e008      	b.n	80099b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099a2:	4b07      	ldr	r3, [pc, #28]	@ (80099c0 <prvResetNextTaskUnblockTime+0x38>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	4a04      	ldr	r2, [pc, #16]	@ (80099c4 <prvResetNextTaskUnblockTime+0x3c>)
 80099b2:	6013      	str	r3, [r2, #0]
}
 80099b4:	bf00      	nop
 80099b6:	370c      	adds	r7, #12
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr
 80099c0:	2000b39c 	.word	0x2000b39c
 80099c4:	2000b404 	.word	0x2000b404

080099c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80099ce:	4b0b      	ldr	r3, [pc, #44]	@ (80099fc <xTaskGetSchedulerState+0x34>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d102      	bne.n	80099dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80099d6:	2301      	movs	r3, #1
 80099d8:	607b      	str	r3, [r7, #4]
 80099da:	e008      	b.n	80099ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099dc:	4b08      	ldr	r3, [pc, #32]	@ (8009a00 <xTaskGetSchedulerState+0x38>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d102      	bne.n	80099ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80099e4:	2302      	movs	r3, #2
 80099e6:	607b      	str	r3, [r7, #4]
 80099e8:	e001      	b.n	80099ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80099ea:	2300      	movs	r3, #0
 80099ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80099ee:	687b      	ldr	r3, [r7, #4]
	}
 80099f0:	4618      	mov	r0, r3
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr
 80099fc:	2000b3f0 	.word	0x2000b3f0
 8009a00:	2000b40c 	.word	0x2000b40c

08009a04 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009a10:	2300      	movs	r3, #0
 8009a12:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d05e      	beq.n	8009ad8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a1e:	4b31      	ldr	r3, [pc, #196]	@ (8009ae4 <xTaskPriorityInherit+0xe0>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d24e      	bcs.n	8009ac6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	699b      	ldr	r3, [r3, #24]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	db06      	blt.n	8009a3e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a30:	4b2c      	ldr	r3, [pc, #176]	@ (8009ae4 <xTaskPriorityInherit+0xe0>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a36:	f1c3 0207 	rsb	r2, r3, #7
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	6959      	ldr	r1, [r3, #20]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a46:	4613      	mov	r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4a26      	ldr	r2, [pc, #152]	@ (8009ae8 <xTaskPriorityInherit+0xe4>)
 8009a50:	4413      	add	r3, r2
 8009a52:	4299      	cmp	r1, r3
 8009a54:	d12f      	bne.n	8009ab6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	3304      	adds	r3, #4
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe fe0f 	bl	800867e <uxListRemove>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d10a      	bne.n	8009a7c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a70:	43da      	mvns	r2, r3
 8009a72:	4b1e      	ldr	r3, [pc, #120]	@ (8009aec <xTaskPriorityInherit+0xe8>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4013      	ands	r3, r2
 8009a78:	4a1c      	ldr	r2, [pc, #112]	@ (8009aec <xTaskPriorityInherit+0xe8>)
 8009a7a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009a7c:	4b19      	ldr	r3, [pc, #100]	@ (8009ae4 <xTaskPriorityInherit+0xe0>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	409a      	lsls	r2, r3
 8009a8e:	4b17      	ldr	r3, [pc, #92]	@ (8009aec <xTaskPriorityInherit+0xe8>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	4a15      	ldr	r2, [pc, #84]	@ (8009aec <xTaskPriorityInherit+0xe8>)
 8009a96:	6013      	str	r3, [r2, #0]
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4a10      	ldr	r2, [pc, #64]	@ (8009ae8 <xTaskPriorityInherit+0xe4>)
 8009aa6:	441a      	add	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	3304      	adds	r3, #4
 8009aac:	4619      	mov	r1, r3
 8009aae:	4610      	mov	r0, r2
 8009ab0:	f7fe fd88 	bl	80085c4 <vListInsertEnd>
 8009ab4:	e004      	b.n	8009ac0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ae4 <xTaskPriorityInherit+0xe0>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	e008      	b.n	8009ad8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009aca:	4b06      	ldr	r3, [pc, #24]	@ (8009ae4 <xTaskPriorityInherit+0xe0>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d201      	bcs.n	8009ad8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
	}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	2000b2e4 	.word	0x2000b2e4
 8009ae8:	2000b2e8 	.word	0x2000b2e8
 8009aec:	2000b3ec 	.word	0x2000b3ec

08009af0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009afe:	2301      	movs	r3, #1
 8009b00:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d079      	beq.n	8009bfc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10b      	bne.n	8009b28 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	60fb      	str	r3, [r7, #12]
}
 8009b22:	bf00      	nop
 8009b24:	bf00      	nop
 8009b26:	e7fd      	b.n	8009b24 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b2c:	683a      	ldr	r2, [r7, #0]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d902      	bls.n	8009b38 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	61fb      	str	r3, [r7, #28]
 8009b36:	e002      	b.n	8009b3e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b3c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009b3e:	69bb      	ldr	r3, [r7, #24]
 8009b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b42:	69fa      	ldr	r2, [r7, #28]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d059      	beq.n	8009bfc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b4c:	697a      	ldr	r2, [r7, #20]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d154      	bne.n	8009bfc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009b52:	4b2c      	ldr	r3, [pc, #176]	@ (8009c04 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	69ba      	ldr	r2, [r7, #24]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d10b      	bne.n	8009b74 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	60bb      	str	r3, [r7, #8]
}
 8009b6e:	bf00      	nop
 8009b70:	bf00      	nop
 8009b72:	e7fd      	b.n	8009b70 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b78:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	69fa      	ldr	r2, [r7, #28]
 8009b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b80:	69bb      	ldr	r3, [r7, #24]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	db04      	blt.n	8009b92 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	f1c3 0207 	rsb	r2, r3, #7
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009b92:	69bb      	ldr	r3, [r7, #24]
 8009b94:	6959      	ldr	r1, [r3, #20]
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	4613      	mov	r3, r2
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4413      	add	r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	4a19      	ldr	r2, [pc, #100]	@ (8009c08 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009ba2:	4413      	add	r3, r2
 8009ba4:	4299      	cmp	r1, r3
 8009ba6:	d129      	bne.n	8009bfc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	3304      	adds	r3, #4
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7fe fd66 	bl	800867e <uxListRemove>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d10a      	bne.n	8009bce <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009bc2:	43da      	mvns	r2, r3
 8009bc4:	4b11      	ldr	r3, [pc, #68]	@ (8009c0c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4013      	ands	r3, r2
 8009bca:	4a10      	ldr	r2, [pc, #64]	@ (8009c0c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bcc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	409a      	lsls	r2, r3
 8009bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009c0c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8009c0c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bde:	6013      	str	r3, [r2, #0]
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009be4:	4613      	mov	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	4413      	add	r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	4a06      	ldr	r2, [pc, #24]	@ (8009c08 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009bee:	441a      	add	r2, r3
 8009bf0:	69bb      	ldr	r3, [r7, #24]
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	4610      	mov	r0, r2
 8009bf8:	f7fe fce4 	bl	80085c4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009bfc:	bf00      	nop
 8009bfe:	3720      	adds	r7, #32
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	2000b2e4 	.word	0x2000b2e4
 8009c08:	2000b2e8 	.word	0x2000b2e8
 8009c0c:	2000b3ec 	.word	0x2000b3ec

08009c10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009c10:	b480      	push	{r7}
 8009c12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009c14:	4b07      	ldr	r3, [pc, #28]	@ (8009c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d004      	beq.n	8009c26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009c1c:	4b05      	ldr	r3, [pc, #20]	@ (8009c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c22:	3201      	adds	r2, #1
 8009c24:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009c26:	4b03      	ldr	r3, [pc, #12]	@ (8009c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c28:	681b      	ldr	r3, [r3, #0]
	}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr
 8009c34:	2000b2e4 	.word	0x2000b2e4

08009c38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c42:	4b29      	ldr	r3, [pc, #164]	@ (8009ce8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c48:	4b28      	ldr	r3, [pc, #160]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3304      	adds	r3, #4
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7fe fd15 	bl	800867e <uxListRemove>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10b      	bne.n	8009c72 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009c5a:	4b24      	ldr	r3, [pc, #144]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c60:	2201      	movs	r2, #1
 8009c62:	fa02 f303 	lsl.w	r3, r2, r3
 8009c66:	43da      	mvns	r2, r3
 8009c68:	4b21      	ldr	r3, [pc, #132]	@ (8009cf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4013      	ands	r3, r2
 8009c6e:	4a20      	ldr	r2, [pc, #128]	@ (8009cf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c70:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c78:	d10a      	bne.n	8009c90 <prvAddCurrentTaskToDelayedList+0x58>
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d007      	beq.n	8009c90 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c80:	4b1a      	ldr	r3, [pc, #104]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4619      	mov	r1, r3
 8009c88:	481a      	ldr	r0, [pc, #104]	@ (8009cf4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009c8a:	f7fe fc9b 	bl	80085c4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c8e:	e026      	b.n	8009cde <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c90:	68fa      	ldr	r2, [r7, #12]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	4413      	add	r3, r2
 8009c96:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c98:	4b14      	ldr	r3, [pc, #80]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009ca0:	68ba      	ldr	r2, [r7, #8]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d209      	bcs.n	8009cbc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ca8:	4b13      	ldr	r3, [pc, #76]	@ (8009cf8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	4b0f      	ldr	r3, [pc, #60]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	3304      	adds	r3, #4
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	4610      	mov	r0, r2
 8009cb6:	f7fe fca9 	bl	800860c <vListInsert>
}
 8009cba:	e010      	b.n	8009cde <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8009cfc <prvAddCurrentTaskToDelayedList+0xc4>)
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	3304      	adds	r3, #4
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	4610      	mov	r0, r2
 8009cca:	f7fe fc9f 	bl	800860c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009cce:	4b0c      	ldr	r3, [pc, #48]	@ (8009d00 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d202      	bcs.n	8009cde <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009cd8:	4a09      	ldr	r2, [pc, #36]	@ (8009d00 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	6013      	str	r3, [r2, #0]
}
 8009cde:	bf00      	nop
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	2000b3e8 	.word	0x2000b3e8
 8009cec:	2000b2e4 	.word	0x2000b2e4
 8009cf0:	2000b3ec 	.word	0x2000b3ec
 8009cf4:	2000b3d0 	.word	0x2000b3d0
 8009cf8:	2000b3a0 	.word	0x2000b3a0
 8009cfc:	2000b39c 	.word	0x2000b39c
 8009d00:	2000b404 	.word	0x2000b404

08009d04 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	3b04      	subs	r3, #4
 8009d14:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009d1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	3b04      	subs	r3, #4
 8009d22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	f023 0201 	bic.w	r2, r3, #1
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3b04      	subs	r3, #4
 8009d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d34:	4a0c      	ldr	r2, [pc, #48]	@ (8009d68 <pxPortInitialiseStack+0x64>)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	3b14      	subs	r3, #20
 8009d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	3b04      	subs	r3, #4
 8009d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f06f 0202 	mvn.w	r2, #2
 8009d52:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	3b20      	subs	r3, #32
 8009d58:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3714      	adds	r7, #20
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr
 8009d68:	08009d6d 	.word	0x08009d6d

08009d6c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d72:	2300      	movs	r3, #0
 8009d74:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d76:	4b13      	ldr	r3, [pc, #76]	@ (8009dc4 <prvTaskExitError+0x58>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d7e:	d00b      	beq.n	8009d98 <prvTaskExitError+0x2c>
	__asm volatile
 8009d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	60fb      	str	r3, [r7, #12]
}
 8009d92:	bf00      	nop
 8009d94:	bf00      	nop
 8009d96:	e7fd      	b.n	8009d94 <prvTaskExitError+0x28>
	__asm volatile
 8009d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9c:	f383 8811 	msr	BASEPRI, r3
 8009da0:	f3bf 8f6f 	isb	sy
 8009da4:	f3bf 8f4f 	dsb	sy
 8009da8:	60bb      	str	r3, [r7, #8]
}
 8009daa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009dac:	bf00      	nop
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d0fc      	beq.n	8009dae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009db4:	bf00      	nop
 8009db6:	bf00      	nop
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	20000020 	.word	0x20000020
	...

08009dd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009dd0:	4b07      	ldr	r3, [pc, #28]	@ (8009df0 <pxCurrentTCBConst2>)
 8009dd2:	6819      	ldr	r1, [r3, #0]
 8009dd4:	6808      	ldr	r0, [r1, #0]
 8009dd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dda:	f380 8809 	msr	PSP, r0
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	f04f 0000 	mov.w	r0, #0
 8009de6:	f380 8811 	msr	BASEPRI, r0
 8009dea:	4770      	bx	lr
 8009dec:	f3af 8000 	nop.w

08009df0 <pxCurrentTCBConst2>:
 8009df0:	2000b2e4 	.word	0x2000b2e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009df4:	bf00      	nop
 8009df6:	bf00      	nop

08009df8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009df8:	4808      	ldr	r0, [pc, #32]	@ (8009e1c <prvPortStartFirstTask+0x24>)
 8009dfa:	6800      	ldr	r0, [r0, #0]
 8009dfc:	6800      	ldr	r0, [r0, #0]
 8009dfe:	f380 8808 	msr	MSP, r0
 8009e02:	f04f 0000 	mov.w	r0, #0
 8009e06:	f380 8814 	msr	CONTROL, r0
 8009e0a:	b662      	cpsie	i
 8009e0c:	b661      	cpsie	f
 8009e0e:	f3bf 8f4f 	dsb	sy
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	df00      	svc	0
 8009e18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e1a:	bf00      	nop
 8009e1c:	e000ed08 	.word	0xe000ed08

08009e20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e26:	4b47      	ldr	r3, [pc, #284]	@ (8009f44 <xPortStartScheduler+0x124>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a47      	ldr	r2, [pc, #284]	@ (8009f48 <xPortStartScheduler+0x128>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d10b      	bne.n	8009e48 <xPortStartScheduler+0x28>
	__asm volatile
 8009e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	60fb      	str	r3, [r7, #12]
}
 8009e42:	bf00      	nop
 8009e44:	bf00      	nop
 8009e46:	e7fd      	b.n	8009e44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e48:	4b3e      	ldr	r3, [pc, #248]	@ (8009f44 <xPortStartScheduler+0x124>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8009f4c <xPortStartScheduler+0x12c>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d10b      	bne.n	8009e6a <xPortStartScheduler+0x4a>
	__asm volatile
 8009e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e56:	f383 8811 	msr	BASEPRI, r3
 8009e5a:	f3bf 8f6f 	isb	sy
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	613b      	str	r3, [r7, #16]
}
 8009e64:	bf00      	nop
 8009e66:	bf00      	nop
 8009e68:	e7fd      	b.n	8009e66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e6a:	4b39      	ldr	r3, [pc, #228]	@ (8009f50 <xPortStartScheduler+0x130>)
 8009e6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	22ff      	movs	r2, #255	@ 0xff
 8009e7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e84:	78fb      	ldrb	r3, [r7, #3]
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	4b31      	ldr	r3, [pc, #196]	@ (8009f54 <xPortStartScheduler+0x134>)
 8009e90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e92:	4b31      	ldr	r3, [pc, #196]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009e94:	2207      	movs	r2, #7
 8009e96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e98:	e009      	b.n	8009eae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009ea2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ea4:	78fb      	ldrb	r3, [r7, #3]
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	005b      	lsls	r3, r3, #1
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009eae:	78fb      	ldrb	r3, [r7, #3]
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eb6:	2b80      	cmp	r3, #128	@ 0x80
 8009eb8:	d0ef      	beq.n	8009e9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009eba:	4b27      	ldr	r3, [pc, #156]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f1c3 0307 	rsb	r3, r3, #7
 8009ec2:	2b04      	cmp	r3, #4
 8009ec4:	d00b      	beq.n	8009ede <xPortStartScheduler+0xbe>
	__asm volatile
 8009ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eca:	f383 8811 	msr	BASEPRI, r3
 8009ece:	f3bf 8f6f 	isb	sy
 8009ed2:	f3bf 8f4f 	dsb	sy
 8009ed6:	60bb      	str	r3, [r7, #8]
}
 8009ed8:	bf00      	nop
 8009eda:	bf00      	nop
 8009edc:	e7fd      	b.n	8009eda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ede:	4b1e      	ldr	r3, [pc, #120]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009ee6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ef0:	4a19      	ldr	r2, [pc, #100]	@ (8009f58 <xPortStartScheduler+0x138>)
 8009ef2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	b2da      	uxtb	r2, r3
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009efc:	4b17      	ldr	r3, [pc, #92]	@ (8009f5c <xPortStartScheduler+0x13c>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a16      	ldr	r2, [pc, #88]	@ (8009f5c <xPortStartScheduler+0x13c>)
 8009f02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009f06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f08:	4b14      	ldr	r3, [pc, #80]	@ (8009f5c <xPortStartScheduler+0x13c>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a13      	ldr	r2, [pc, #76]	@ (8009f5c <xPortStartScheduler+0x13c>)
 8009f0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009f12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f14:	f000 f8da 	bl	800a0cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f18:	4b11      	ldr	r3, [pc, #68]	@ (8009f60 <xPortStartScheduler+0x140>)
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f1e:	f000 f8f9 	bl	800a114 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f22:	4b10      	ldr	r3, [pc, #64]	@ (8009f64 <xPortStartScheduler+0x144>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a0f      	ldr	r2, [pc, #60]	@ (8009f64 <xPortStartScheduler+0x144>)
 8009f28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009f2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f2e:	f7ff ff63 	bl	8009df8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f32:	f7ff faf9 	bl	8009528 <vTaskSwitchContext>
	prvTaskExitError();
 8009f36:	f7ff ff19 	bl	8009d6c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3718      	adds	r7, #24
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	e000ed00 	.word	0xe000ed00
 8009f48:	410fc271 	.word	0x410fc271
 8009f4c:	410fc270 	.word	0x410fc270
 8009f50:	e000e400 	.word	0xe000e400
 8009f54:	2000b410 	.word	0x2000b410
 8009f58:	2000b414 	.word	0x2000b414
 8009f5c:	e000ed20 	.word	0xe000ed20
 8009f60:	20000020 	.word	0x20000020
 8009f64:	e000ef34 	.word	0xe000ef34

08009f68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f72:	f383 8811 	msr	BASEPRI, r3
 8009f76:	f3bf 8f6f 	isb	sy
 8009f7a:	f3bf 8f4f 	dsb	sy
 8009f7e:	607b      	str	r3, [r7, #4]
}
 8009f80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f82:	4b10      	ldr	r3, [pc, #64]	@ (8009fc4 <vPortEnterCritical+0x5c>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3301      	adds	r3, #1
 8009f88:	4a0e      	ldr	r2, [pc, #56]	@ (8009fc4 <vPortEnterCritical+0x5c>)
 8009f8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc4 <vPortEnterCritical+0x5c>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	d110      	bne.n	8009fb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f94:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc8 <vPortEnterCritical+0x60>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d00b      	beq.n	8009fb6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	603b      	str	r3, [r7, #0]
}
 8009fb0:	bf00      	nop
 8009fb2:	bf00      	nop
 8009fb4:	e7fd      	b.n	8009fb2 <vPortEnterCritical+0x4a>
	}
}
 8009fb6:	bf00      	nop
 8009fb8:	370c      	adds	r7, #12
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	20000020 	.word	0x20000020
 8009fc8:	e000ed04 	.word	0xe000ed04

08009fcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009fd2:	4b12      	ldr	r3, [pc, #72]	@ (800a01c <vPortExitCritical+0x50>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d10b      	bne.n	8009ff2 <vPortExitCritical+0x26>
	__asm volatile
 8009fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fde:	f383 8811 	msr	BASEPRI, r3
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	f3bf 8f4f 	dsb	sy
 8009fea:	607b      	str	r3, [r7, #4]
}
 8009fec:	bf00      	nop
 8009fee:	bf00      	nop
 8009ff0:	e7fd      	b.n	8009fee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800a01c <vPortExitCritical+0x50>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	4a08      	ldr	r2, [pc, #32]	@ (800a01c <vPortExitCritical+0x50>)
 8009ffa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ffc:	4b07      	ldr	r3, [pc, #28]	@ (800a01c <vPortExitCritical+0x50>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d105      	bne.n	800a010 <vPortExitCritical+0x44>
 800a004:	2300      	movs	r3, #0
 800a006:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	f383 8811 	msr	BASEPRI, r3
}
 800a00e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr
 800a01c:	20000020 	.word	0x20000020

0800a020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a020:	f3ef 8009 	mrs	r0, PSP
 800a024:	f3bf 8f6f 	isb	sy
 800a028:	4b15      	ldr	r3, [pc, #84]	@ (800a080 <pxCurrentTCBConst>)
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	f01e 0f10 	tst.w	lr, #16
 800a030:	bf08      	it	eq
 800a032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03a:	6010      	str	r0, [r2, #0]
 800a03c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a040:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a044:	f380 8811 	msr	BASEPRI, r0
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	f3bf 8f6f 	isb	sy
 800a050:	f7ff fa6a 	bl	8009528 <vTaskSwitchContext>
 800a054:	f04f 0000 	mov.w	r0, #0
 800a058:	f380 8811 	msr	BASEPRI, r0
 800a05c:	bc09      	pop	{r0, r3}
 800a05e:	6819      	ldr	r1, [r3, #0]
 800a060:	6808      	ldr	r0, [r1, #0]
 800a062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a066:	f01e 0f10 	tst.w	lr, #16
 800a06a:	bf08      	it	eq
 800a06c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a070:	f380 8809 	msr	PSP, r0
 800a074:	f3bf 8f6f 	isb	sy
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	f3af 8000 	nop.w

0800a080 <pxCurrentTCBConst>:
 800a080:	2000b2e4 	.word	0x2000b2e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop

0800a088 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	607b      	str	r3, [r7, #4]
}
 800a0a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a0a2:	f7ff f987 	bl	80093b4 <xTaskIncrementTick>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d003      	beq.n	800a0b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0ac:	4b06      	ldr	r3, [pc, #24]	@ (800a0c8 <xPortSysTickHandler+0x40>)
 800a0ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0b2:	601a      	str	r2, [r3, #0]
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	f383 8811 	msr	BASEPRI, r3
}
 800a0be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0c0:	bf00      	nop
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	e000ed04 	.word	0xe000ed04

0800a0cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a100 <vPortSetupTimerInterrupt+0x34>)
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a104 <vPortSetupTimerInterrupt+0x38>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a108 <vPortSetupTimerInterrupt+0x3c>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a0a      	ldr	r2, [pc, #40]	@ (800a10c <vPortSetupTimerInterrupt+0x40>)
 800a0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e6:	099b      	lsrs	r3, r3, #6
 800a0e8:	4a09      	ldr	r2, [pc, #36]	@ (800a110 <vPortSetupTimerInterrupt+0x44>)
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ee:	4b04      	ldr	r3, [pc, #16]	@ (800a100 <vPortSetupTimerInterrupt+0x34>)
 800a0f0:	2207      	movs	r2, #7
 800a0f2:	601a      	str	r2, [r3, #0]
}
 800a0f4:	bf00      	nop
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
 800a0fe:	bf00      	nop
 800a100:	e000e010 	.word	0xe000e010
 800a104:	e000e018 	.word	0xe000e018
 800a108:	20000014 	.word	0x20000014
 800a10c:	10624dd3 	.word	0x10624dd3
 800a110:	e000e014 	.word	0xe000e014

0800a114 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a114:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a124 <vPortEnableVFP+0x10>
 800a118:	6801      	ldr	r1, [r0, #0]
 800a11a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a11e:	6001      	str	r1, [r0, #0]
 800a120:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a122:	bf00      	nop
 800a124:	e000ed88 	.word	0xe000ed88

0800a128 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a12e:	f3ef 8305 	mrs	r3, IPSR
 800a132:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2b0f      	cmp	r3, #15
 800a138:	d915      	bls.n	800a166 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a13a:	4a18      	ldr	r2, [pc, #96]	@ (800a19c <vPortValidateInterruptPriority+0x74>)
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	4413      	add	r3, r2
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a144:	4b16      	ldr	r3, [pc, #88]	@ (800a1a0 <vPortValidateInterruptPriority+0x78>)
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	7afa      	ldrb	r2, [r7, #11]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d20b      	bcs.n	800a166 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a152:	f383 8811 	msr	BASEPRI, r3
 800a156:	f3bf 8f6f 	isb	sy
 800a15a:	f3bf 8f4f 	dsb	sy
 800a15e:	607b      	str	r3, [r7, #4]
}
 800a160:	bf00      	nop
 800a162:	bf00      	nop
 800a164:	e7fd      	b.n	800a162 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a166:	4b0f      	ldr	r3, [pc, #60]	@ (800a1a4 <vPortValidateInterruptPriority+0x7c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a16e:	4b0e      	ldr	r3, [pc, #56]	@ (800a1a8 <vPortValidateInterruptPriority+0x80>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	429a      	cmp	r2, r3
 800a174:	d90b      	bls.n	800a18e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17a:	f383 8811 	msr	BASEPRI, r3
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	603b      	str	r3, [r7, #0]
}
 800a188:	bf00      	nop
 800a18a:	bf00      	nop
 800a18c:	e7fd      	b.n	800a18a <vPortValidateInterruptPriority+0x62>
	}
 800a18e:	bf00      	nop
 800a190:	3714      	adds	r7, #20
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr
 800a19a:	bf00      	nop
 800a19c:	e000e3f0 	.word	0xe000e3f0
 800a1a0:	2000b410 	.word	0x2000b410
 800a1a4:	e000ed0c 	.word	0xe000ed0c
 800a1a8:	2000b414 	.word	0x2000b414

0800a1ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b08a      	sub	sp, #40	@ 0x28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a1b8:	f7ff f850 	bl	800925c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a1bc:	4b5c      	ldr	r3, [pc, #368]	@ (800a330 <pvPortMalloc+0x184>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d101      	bne.n	800a1c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1c4:	f000 f924 	bl	800a410 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1c8:	4b5a      	ldr	r3, [pc, #360]	@ (800a334 <pvPortMalloc+0x188>)
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	4013      	ands	r3, r2
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f040 8095 	bne.w	800a300 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d01e      	beq.n	800a21a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a1dc:	2208      	movs	r2, #8
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4413      	add	r3, r2
 800a1e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f003 0307 	and.w	r3, r3, #7
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d015      	beq.n	800a21a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	f023 0307 	bic.w	r3, r3, #7
 800a1f4:	3308      	adds	r3, #8
 800a1f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f003 0307 	and.w	r3, r3, #7
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d00b      	beq.n	800a21a <pvPortMalloc+0x6e>
	__asm volatile
 800a202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a206:	f383 8811 	msr	BASEPRI, r3
 800a20a:	f3bf 8f6f 	isb	sy
 800a20e:	f3bf 8f4f 	dsb	sy
 800a212:	617b      	str	r3, [r7, #20]
}
 800a214:	bf00      	nop
 800a216:	bf00      	nop
 800a218:	e7fd      	b.n	800a216 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d06f      	beq.n	800a300 <pvPortMalloc+0x154>
 800a220:	4b45      	ldr	r3, [pc, #276]	@ (800a338 <pvPortMalloc+0x18c>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	429a      	cmp	r2, r3
 800a228:	d86a      	bhi.n	800a300 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a22a:	4b44      	ldr	r3, [pc, #272]	@ (800a33c <pvPortMalloc+0x190>)
 800a22c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a22e:	4b43      	ldr	r3, [pc, #268]	@ (800a33c <pvPortMalloc+0x190>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a234:	e004      	b.n	800a240 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a238:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	429a      	cmp	r2, r3
 800a248:	d903      	bls.n	800a252 <pvPortMalloc+0xa6>
 800a24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d1f1      	bne.n	800a236 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a252:	4b37      	ldr	r3, [pc, #220]	@ (800a330 <pvPortMalloc+0x184>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a258:	429a      	cmp	r2, r3
 800a25a:	d051      	beq.n	800a300 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a25c:	6a3b      	ldr	r3, [r7, #32]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2208      	movs	r2, #8
 800a262:	4413      	add	r3, r2
 800a264:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a268:	681a      	ldr	r2, [r3, #0]
 800a26a:	6a3b      	ldr	r3, [r7, #32]
 800a26c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a270:	685a      	ldr	r2, [r3, #4]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	1ad2      	subs	r2, r2, r3
 800a276:	2308      	movs	r3, #8
 800a278:	005b      	lsls	r3, r3, #1
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d920      	bls.n	800a2c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a27e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4413      	add	r3, r2
 800a284:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a286:	69bb      	ldr	r3, [r7, #24]
 800a288:	f003 0307 	and.w	r3, r3, #7
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d00b      	beq.n	800a2a8 <pvPortMalloc+0xfc>
	__asm volatile
 800a290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a294:	f383 8811 	msr	BASEPRI, r3
 800a298:	f3bf 8f6f 	isb	sy
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	613b      	str	r3, [r7, #16]
}
 800a2a2:	bf00      	nop
 800a2a4:	bf00      	nop
 800a2a6:	e7fd      	b.n	800a2a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	1ad2      	subs	r2, r2, r3
 800a2b0:	69bb      	ldr	r3, [r7, #24]
 800a2b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2ba:	69b8      	ldr	r0, [r7, #24]
 800a2bc:	f000 f90a 	bl	800a4d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a338 <pvPortMalloc+0x18c>)
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	1ad3      	subs	r3, r2, r3
 800a2ca:	4a1b      	ldr	r2, [pc, #108]	@ (800a338 <pvPortMalloc+0x18c>)
 800a2cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2ce:	4b1a      	ldr	r3, [pc, #104]	@ (800a338 <pvPortMalloc+0x18c>)
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a340 <pvPortMalloc+0x194>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d203      	bcs.n	800a2e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a2da:	4b17      	ldr	r3, [pc, #92]	@ (800a338 <pvPortMalloc+0x18c>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a18      	ldr	r2, [pc, #96]	@ (800a340 <pvPortMalloc+0x194>)
 800a2e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e4:	685a      	ldr	r2, [r3, #4]
 800a2e6:	4b13      	ldr	r3, [pc, #76]	@ (800a334 <pvPortMalloc+0x188>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	431a      	orrs	r2, r3
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a2f6:	4b13      	ldr	r3, [pc, #76]	@ (800a344 <pvPortMalloc+0x198>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	4a11      	ldr	r2, [pc, #68]	@ (800a344 <pvPortMalloc+0x198>)
 800a2fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a300:	f7fe ffba 	bl	8009278 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	f003 0307 	and.w	r3, r3, #7
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00b      	beq.n	800a326 <pvPortMalloc+0x17a>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	60fb      	str	r3, [r7, #12]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <pvPortMalloc+0x176>
	return pvReturn;
 800a326:	69fb      	ldr	r3, [r7, #28]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3728      	adds	r7, #40	@ 0x28
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	2000bfd8 	.word	0x2000bfd8
 800a334:	2000bfec 	.word	0x2000bfec
 800a338:	2000bfdc 	.word	0x2000bfdc
 800a33c:	2000bfd0 	.word	0x2000bfd0
 800a340:	2000bfe0 	.word	0x2000bfe0
 800a344:	2000bfe4 	.word	0x2000bfe4

0800a348 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b086      	sub	sp, #24
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d04f      	beq.n	800a3fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a35a:	2308      	movs	r3, #8
 800a35c:	425b      	negs	r3, r3
 800a35e:	697a      	ldr	r2, [r7, #20]
 800a360:	4413      	add	r3, r2
 800a362:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	4b25      	ldr	r3, [pc, #148]	@ (800a404 <vPortFree+0xbc>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4013      	ands	r3, r2
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10b      	bne.n	800a38e <vPortFree+0x46>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	60fb      	str	r3, [r7, #12]
}
 800a388:	bf00      	nop
 800a38a:	bf00      	nop
 800a38c:	e7fd      	b.n	800a38a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00b      	beq.n	800a3ae <vPortFree+0x66>
	__asm volatile
 800a396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39a:	f383 8811 	msr	BASEPRI, r3
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f3bf 8f4f 	dsb	sy
 800a3a6:	60bb      	str	r3, [r7, #8]
}
 800a3a8:	bf00      	nop
 800a3aa:	bf00      	nop
 800a3ac:	e7fd      	b.n	800a3aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	685a      	ldr	r2, [r3, #4]
 800a3b2:	4b14      	ldr	r3, [pc, #80]	@ (800a404 <vPortFree+0xbc>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4013      	ands	r3, r2
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d01e      	beq.n	800a3fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d11a      	bne.n	800a3fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	4b0e      	ldr	r3, [pc, #56]	@ (800a404 <vPortFree+0xbc>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	43db      	mvns	r3, r3
 800a3ce:	401a      	ands	r2, r3
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a3d4:	f7fe ff42 	bl	800925c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	685a      	ldr	r2, [r3, #4]
 800a3dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a408 <vPortFree+0xc0>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	4a09      	ldr	r2, [pc, #36]	@ (800a408 <vPortFree+0xc0>)
 800a3e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3e6:	6938      	ldr	r0, [r7, #16]
 800a3e8:	f000 f874 	bl	800a4d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3ec:	4b07      	ldr	r3, [pc, #28]	@ (800a40c <vPortFree+0xc4>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	4a06      	ldr	r2, [pc, #24]	@ (800a40c <vPortFree+0xc4>)
 800a3f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a3f6:	f7fe ff3f 	bl	8009278 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a3fa:	bf00      	nop
 800a3fc:	3718      	adds	r7, #24
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	2000bfec 	.word	0x2000bfec
 800a408:	2000bfdc 	.word	0x2000bfdc
 800a40c:	2000bfe8 	.word	0x2000bfe8

0800a410 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a416:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a41a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a41c:	4b27      	ldr	r3, [pc, #156]	@ (800a4bc <prvHeapInit+0xac>)
 800a41e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f003 0307 	and.w	r3, r3, #7
 800a426:	2b00      	cmp	r3, #0
 800a428:	d00c      	beq.n	800a444 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	3307      	adds	r3, #7
 800a42e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f023 0307 	bic.w	r3, r3, #7
 800a436:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a438:	68ba      	ldr	r2, [r7, #8]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	1ad3      	subs	r3, r2, r3
 800a43e:	4a1f      	ldr	r2, [pc, #124]	@ (800a4bc <prvHeapInit+0xac>)
 800a440:	4413      	add	r3, r2
 800a442:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a448:	4a1d      	ldr	r2, [pc, #116]	@ (800a4c0 <prvHeapInit+0xb0>)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a44e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4c0 <prvHeapInit+0xb0>)
 800a450:	2200      	movs	r2, #0
 800a452:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	4413      	add	r3, r2
 800a45a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a45c:	2208      	movs	r2, #8
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	1a9b      	subs	r3, r3, r2
 800a462:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f023 0307 	bic.w	r3, r3, #7
 800a46a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	4a15      	ldr	r2, [pc, #84]	@ (800a4c4 <prvHeapInit+0xb4>)
 800a470:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a472:	4b14      	ldr	r3, [pc, #80]	@ (800a4c4 <prvHeapInit+0xb4>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2200      	movs	r2, #0
 800a478:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a47a:	4b12      	ldr	r3, [pc, #72]	@ (800a4c4 <prvHeapInit+0xb4>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2200      	movs	r2, #0
 800a480:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	68fa      	ldr	r2, [r7, #12]
 800a48a:	1ad2      	subs	r2, r2, r3
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a490:	4b0c      	ldr	r3, [pc, #48]	@ (800a4c4 <prvHeapInit+0xb4>)
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	4a0a      	ldr	r2, [pc, #40]	@ (800a4c8 <prvHeapInit+0xb8>)
 800a49e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	4a09      	ldr	r2, [pc, #36]	@ (800a4cc <prvHeapInit+0xbc>)
 800a4a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4a8:	4b09      	ldr	r3, [pc, #36]	@ (800a4d0 <prvHeapInit+0xc0>)
 800a4aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a4ae:	601a      	str	r2, [r3, #0]
}
 800a4b0:	bf00      	nop
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	2000b418 	.word	0x2000b418
 800a4c0:	2000bfd0 	.word	0x2000bfd0
 800a4c4:	2000bfd8 	.word	0x2000bfd8
 800a4c8:	2000bfe0 	.word	0x2000bfe0
 800a4cc:	2000bfdc 	.word	0x2000bfdc
 800a4d0:	2000bfec 	.word	0x2000bfec

0800a4d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4dc:	4b28      	ldr	r3, [pc, #160]	@ (800a580 <prvInsertBlockIntoFreeList+0xac>)
 800a4de:	60fb      	str	r3, [r7, #12]
 800a4e0:	e002      	b.n	800a4e8 <prvInsertBlockIntoFreeList+0x14>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	60fb      	str	r3, [r7, #12]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d8f7      	bhi.n	800a4e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	429a      	cmp	r2, r3
 800a502:	d108      	bne.n	800a516 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	685a      	ldr	r2, [r3, #4]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	441a      	add	r2, r3
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	68ba      	ldr	r2, [r7, #8]
 800a520:	441a      	add	r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	429a      	cmp	r2, r3
 800a528:	d118      	bne.n	800a55c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	4b15      	ldr	r3, [pc, #84]	@ (800a584 <prvInsertBlockIntoFreeList+0xb0>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	429a      	cmp	r2, r3
 800a534:	d00d      	beq.n	800a552 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	685a      	ldr	r2, [r3, #4]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	441a      	add	r2, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	601a      	str	r2, [r3, #0]
 800a550:	e008      	b.n	800a564 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a552:	4b0c      	ldr	r3, [pc, #48]	@ (800a584 <prvInsertBlockIntoFreeList+0xb0>)
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	601a      	str	r2, [r3, #0]
 800a55a:	e003      	b.n	800a564 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d002      	beq.n	800a572 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a572:	bf00      	nop
 800a574:	3714      	adds	r7, #20
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	2000bfd0 	.word	0x2000bfd0
 800a584:	2000bfd8 	.word	0x2000bfd8

0800a588 <drv_uart1_transmit>:

	return 0;	// Life's too short for error management
}

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	460b      	mov	r3, r1
 800a592:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800a594:	887a      	ldrh	r2, [r7, #2]
 800a596:	f04f 33ff 	mov.w	r3, #4294967295
 800a59a:	6879      	ldr	r1, [r7, #4]
 800a59c:	4803      	ldr	r0, [pc, #12]	@ (800a5ac <drv_uart1_transmit+0x24>)
 800a59e:	f7fc fbc9 	bl	8006d34 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3708      	adds	r7, #8
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	2000b258 	.word	0x2000b258

0800a5b0 <uart_read>:
#include "gpio.h"

static h_shell_t *shell_instance = NULL;

// Fonction de lecture UART avec attente sur sémaphore
static char uart_read(h_shell_t *shell) {
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
    // Attendre que le callback donne le sémaphore
    xSemaphoreTake(shell->sem_uart_rx, portMAX_DELAY);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5bc:	f04f 31ff 	mov.w	r1, #4294967295
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe f9db 	bl	800897c <xQueueSemaphoreTake>
    return shell->received_char;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3708      	adds	r7, #8
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <shell_uart_write>:

// Fonction d'écriture UART
int shell_uart_write(char *s, uint16_t size) {
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 800a5e0:	887a      	ldrh	r2, [r7, #2]
 800a5e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a5e6:	6879      	ldr	r1, [r7, #4]
 800a5e8:	4803      	ldr	r0, [pc, #12]	@ (800a5f8 <shell_uart_write+0x24>)
 800a5ea:	f7fc fba3 	bl	8006d34 <HAL_UART_Transmit>
    return size;
 800a5ee:	887b      	ldrh	r3, [r7, #2]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3708      	adds	r7, #8
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}
 800a5f8:	2000b258 	.word	0x2000b258

0800a5fc <sh_help>:

// Fonction help
static int sh_help(h_shell_t *shell, int argc, char **argv) {
 800a5fc:	b590      	push	{r4, r7, lr}
 800a5fe:	b089      	sub	sp, #36	@ 0x24
 800a600:	af02      	add	r7, sp, #8
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	60b9      	str	r1, [r7, #8]
 800a606:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a608:	2300      	movs	r3, #0
 800a60a:	617b      	str	r3, [r7, #20]
 800a60c:	e027      	b.n	800a65e <sh_help+0x62>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f103 0008 	add.w	r0, r3, #8
                            shell->shell_func_list[i].c,
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6859      	ldr	r1, [r3, #4]
 800a618:	697a      	ldr	r2, [r7, #20]
 800a61a:	4613      	mov	r3, r2
 800a61c:	005b      	lsls	r3, r3, #1
 800a61e:	4413      	add	r3, r2
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	440b      	add	r3, r1
 800a624:	781b      	ldrb	r3, [r3, #0]
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a626:	461c      	mov	r4, r3
                            shell->shell_func_list[i].description);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	6859      	ldr	r1, [r3, #4]
 800a62c:	697a      	ldr	r2, [r7, #20]
 800a62e:	4613      	mov	r3, r2
 800a630:	005b      	lsls	r3, r3, #1
 800a632:	4413      	add	r3, r2
 800a634:	009b      	lsls	r3, r3, #2
 800a636:	440b      	add	r3, r1
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	4623      	mov	r3, r4
 800a63e:	4a0d      	ldr	r2, [pc, #52]	@ (800a674 <sh_help+0x78>)
 800a640:	2128      	movs	r1, #40	@ 0x28
 800a642:	f000 fc2f 	bl	800aea4 <sniprintf>
 800a646:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	3308      	adds	r3, #8
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	b292      	uxth	r2, r2
 800a650:	4611      	mov	r1, r2
 800a652:	4618      	mov	r0, r3
 800a654:	f7ff ffbe 	bl	800a5d4 <shell_uart_write>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	3301      	adds	r3, #1
 800a65c:	617b      	str	r3, [r7, #20]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	697a      	ldr	r2, [r7, #20]
 800a664:	429a      	cmp	r2, r3
 800a666:	dbd2      	blt.n	800a60e <sh_help+0x12>
    }
    return 0;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	371c      	adds	r7, #28
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd90      	pop	{r4, r7, pc}
 800a672:	bf00      	nop
 800a674:	0800c098 	.word	0x0800c098

0800a678 <shell_uart_rx_callback>:

// Callback appelé depuis l'interruption UART
void shell_uart_rx_callback(void) {
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
    BaseType_t higher_priority_task_woken = pdFALSE;
 800a67e:	2300      	movs	r3, #0
 800a680:	607b      	str	r3, [r7, #4]

    if (shell_instance != NULL) {
 800a682:	4b0d      	ldr	r3, [pc, #52]	@ (800a6b8 <shell_uart_rx_callback+0x40>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d012      	beq.n	800a6b0 <shell_uart_rx_callback+0x38>
        // Donner le sémaphore pour débloquer la tâche shell
        xSemaphoreGiveFromISR(shell_instance->sem_uart_rx, &higher_priority_task_woken);
 800a68a:	4b0b      	ldr	r3, [pc, #44]	@ (800a6b8 <shell_uart_rx_callback+0x40>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a690:	1d3a      	adds	r2, r7, #4
 800a692:	4611      	mov	r1, r2
 800a694:	4618      	mov	r0, r3
 800a696:	f7fe f8e1 	bl	800885c <xQueueGiveFromISR>
        portYIELD_FROM_ISR(higher_priority_task_woken);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d007      	beq.n	800a6b0 <shell_uart_rx_callback+0x38>
 800a6a0:	4b06      	ldr	r3, [pc, #24]	@ (800a6bc <shell_uart_rx_callback+0x44>)
 800a6a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6a6:	601a      	str	r2, [r3, #0]
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	f3bf 8f6f 	isb	sy
    }
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	2000bff0 	.word	0x2000bff0
 800a6bc:	e000ed04 	.word	0xe000ed04

0800a6c0 <shell_init>:

// Initialisation du shell
void shell_init(h_shell_t *shell) {
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
    shell_instance = shell;
 800a6c8:	4a21      	ldr	r2, [pc, #132]	@ (800a750 <shell_init+0x90>)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6013      	str	r3, [r2, #0]

    // Allocation dynamique de la liste des fonctions
    shell->shell_func_list = (struct shell_func_t *)malloc(sizeof(struct shell_func_t) * SHELL_FUNC_LIST_MAX_SIZE);
 800a6ce:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800a6d2:	f000 f97b 	bl	800a9cc <malloc>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	461a      	mov	r2, r3
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	605a      	str	r2, [r3, #4]
    if (shell->shell_func_list == NULL) {
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d101      	bne.n	800a6ea <shell_init+0x2a>
        while (1); // Erreur critique
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <shell_init+0x26>
    }
    shell->shell_func_list_size = 0;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	601a      	str	r2, [r3, #0]

    // Création du sémaphore binaire
    shell->sem_uart_rx = xSemaphoreCreateBinary();
 800a6f0:	2203      	movs	r2, #3
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	2001      	movs	r0, #1
 800a6f6:	f7fe f857 	bl	80087a8 <xQueueGenericCreate>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	659a      	str	r2, [r3, #88]	@ 0x58
    if (shell->sem_uart_rx == NULL) {
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <shell_init+0x4c>
        while (1); // Erreur critique
 800a708:	bf00      	nop
 800a70a:	e7fd      	b.n	800a708 <shell_init+0x48>
    }

    // Message de bienvenue
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	3308      	adds	r3, #8
 800a710:	4a10      	ldr	r2, [pc, #64]	@ (800a754 <shell_init+0x94>)
 800a712:	2128      	movs	r1, #40	@ 0x28
 800a714:	4618      	mov	r0, r3
 800a716:	f000 fbc5 	bl	800aea4 <sniprintf>
 800a71a:	60f8      	str	r0, [r7, #12]
    shell_uart_write(shell->print_buffer, size);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3308      	adds	r3, #8
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	b292      	uxth	r2, r2
 800a724:	4611      	mov	r1, r2
 800a726:	4618      	mov	r0, r3
 800a728:	f7ff ff54 	bl	800a5d4 <shell_uart_write>

    // Ajout de la commande help
    shell_add(shell, 'h', sh_help, "Help");
 800a72c:	4b0a      	ldr	r3, [pc, #40]	@ (800a758 <shell_init+0x98>)
 800a72e:	4a0b      	ldr	r2, [pc, #44]	@ (800a75c <shell_init+0x9c>)
 800a730:	2168      	movs	r1, #104	@ 0x68
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 f816 	bl	800a764 <shell_add>

    // Démarrer la première réception UART en interruption
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	335c      	adds	r3, #92	@ 0x5c
 800a73c:	2201      	movs	r2, #1
 800a73e:	4619      	mov	r1, r3
 800a740:	4807      	ldr	r0, [pc, #28]	@ (800a760 <shell_init+0xa0>)
 800a742:	f7fc fb81 	bl	8006e48 <HAL_UART_Receive_IT>
}
 800a746:	bf00      	nop
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	2000bff0 	.word	0x2000bff0
 800a754:	0800c0a4 	.word	0x0800c0a4
 800a758:	0800c0cc 	.word	0x0800c0cc
 800a75c:	0800a5fd 	.word	0x0800a5fd
 800a760:	2000b258 	.word	0x2000b258

0800a764 <shell_add>:

// Ajout d'une commande au shell
int shell_add(h_shell_t *shell, char c, int (*pfunc)(h_shell_t *shell, int argc, char **argv), char *description) {
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	607a      	str	r2, [r7, #4]
 800a76e:	603b      	str	r3, [r7, #0]
 800a770:	460b      	mov	r3, r1
 800a772:	72fb      	strb	r3, [r7, #11]
    if (shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b3f      	cmp	r3, #63	@ 0x3f
 800a77a:	dc2a      	bgt.n	800a7d2 <shell_add+0x6e>
        shell->shell_func_list[shell->shell_func_list_size].c = c;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	685a      	ldr	r2, [r3, #4]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4619      	mov	r1, r3
 800a786:	460b      	mov	r3, r1
 800a788:	005b      	lsls	r3, r3, #1
 800a78a:	440b      	add	r3, r1
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	4413      	add	r3, r2
 800a790:	7afa      	ldrb	r2, [r7, #11]
 800a792:	701a      	strb	r2, [r3, #0]
        shell->shell_func_list[shell->shell_func_list_size].func = pfunc;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	685a      	ldr	r2, [r3, #4]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4619      	mov	r1, r3
 800a79e:	460b      	mov	r3, r1
 800a7a0:	005b      	lsls	r3, r3, #1
 800a7a2:	440b      	add	r3, r1
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	4413      	add	r3, r2
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	605a      	str	r2, [r3, #4]
        shell->shell_func_list[shell->shell_func_list_size].description = description;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	005b      	lsls	r3, r3, #1
 800a7ba:	440b      	add	r3, r1
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	683a      	ldr	r2, [r7, #0]
 800a7c2:	609a      	str	r2, [r3, #8]
        shell->shell_func_list_size++;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	1c5a      	adds	r2, r3, #1
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	601a      	str	r2, [r3, #0]
        return 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	e001      	b.n	800a7d6 <shell_add+0x72>
    }
    return -1;
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
	...

0800a7e4 <shell_exec>:

// Exécution d'une commande
static int shell_exec(h_shell_t *shell, char *buf) {
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b090      	sub	sp, #64	@ 0x40
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
 800a7ec:	6039      	str	r1, [r7, #0]
    int i;
    char c = buf[0];
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7fa:	e041      	b.n	800a880 <shell_exec+0x9c>
        if (shell->shell_func_list[i].c == c) {
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6859      	ldr	r1, [r3, #4]
 800a800:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a802:	4613      	mov	r3, r2
 800a804:	005b      	lsls	r3, r3, #1
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	440b      	add	r3, r1
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a812:	429a      	cmp	r2, r3
 800a814:	d131      	bne.n	800a87a <shell_exec+0x96>
            argc = 1;
 800a816:	2301      	movs	r3, #1
 800a818:	63bb      	str	r3, [r7, #56]	@ 0x38
            argv[0] = buf;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	60fb      	str	r3, [r7, #12]

            // Parsing des arguments
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	637b      	str	r3, [r7, #52]	@ 0x34
 800a822:	e013      	b.n	800a84c <shell_exec+0x68>
                if (*p == ' ') {
 800a824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	2b20      	cmp	r3, #32
 800a82a:	d10c      	bne.n	800a846 <shell_exec+0x62>
                    *p = '\0';
 800a82c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a82e:	2200      	movs	r2, #0
 800a830:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 800a832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a834:	1c5a      	adds	r2, r3, #1
 800a836:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a838:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a83a:	3201      	adds	r2, #1
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	3340      	adds	r3, #64	@ 0x40
 800a840:	443b      	add	r3, r7
 800a842:	f843 2c34 	str.w	r2, [r3, #-52]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a848:	3301      	adds	r3, #1
 800a84a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a84c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d002      	beq.n	800a85a <shell_exec+0x76>
 800a854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a856:	2b07      	cmp	r3, #7
 800a858:	dde4      	ble.n	800a824 <shell_exec+0x40>
                }
            }
            return shell->shell_func_list[i].func(shell, argc, argv);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6859      	ldr	r1, [r3, #4]
 800a85e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a860:	4613      	mov	r3, r2
 800a862:	005b      	lsls	r3, r3, #1
 800a864:	4413      	add	r3, r2
 800a866:	009b      	lsls	r3, r3, #2
 800a868:	440b      	add	r3, r1
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	f107 020c 	add.w	r2, r7, #12
 800a870:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	4798      	blx	r3
 800a876:	4603      	mov	r3, r0
 800a878:	e01b      	b.n	800a8b2 <shell_exec+0xce>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a87a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a87c:	3301      	adds	r3, #1
 800a87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a886:	429a      	cmp	r2, r3
 800a888:	dbb8      	blt.n	800a7fc <shell_exec+0x18>
        }
    }

    // Commande non trouvée
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f103 0008 	add.w	r0, r3, #8
 800a890:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a894:	4a09      	ldr	r2, [pc, #36]	@ (800a8bc <shell_exec+0xd8>)
 800a896:	2128      	movs	r1, #40	@ 0x28
 800a898:	f000 fb04 	bl	800aea4 <sniprintf>
 800a89c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    shell_uart_write(shell->print_buffer, size);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	3308      	adds	r3, #8
 800a8a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8a4:	b292      	uxth	r2, r2
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f7ff fe93 	bl	800a5d4 <shell_uart_write>
    return -1;
 800a8ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3740      	adds	r7, #64	@ 0x40
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop
 800a8bc:	0800c0d4 	.word	0x0800c0d4

0800a8c0 <shell_run>:

// Boucle principale du shell
int shell_run(h_shell_t *shell) {
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
    static char backspace[] = "\b \b";
    static char prompt[] = "> ";
    int reading = 0;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	617b      	str	r3, [r7, #20]
    int pos = 0;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	613b      	str	r3, [r7, #16]

    while (1) {
        shell_uart_write(prompt, 2);
 800a8d0:	2102      	movs	r1, #2
 800a8d2:	4838      	ldr	r0, [pc, #224]	@ (800a9b4 <shell_run+0xf4>)
 800a8d4:	f7ff fe7e 	bl	800a5d4 <shell_uart_write>
        reading = 1;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	617b      	str	r3, [r7, #20]
        pos = 0;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	613b      	str	r3, [r7, #16]

        while (reading) {
 800a8e0:	e063      	b.n	800a9aa <shell_run+0xea>
            // Lecture d'un caractère (bloquant sur sémaphore)
            char c = uart_read(shell);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7ff fe64 	bl	800a5b0 <uart_read>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	72fb      	strb	r3, [r7, #11]

            // Relancer immédiatement la réception pour le prochain caractère
            HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	335c      	adds	r3, #92	@ 0x5c
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	4830      	ldr	r0, [pc, #192]	@ (800a9b8 <shell_run+0xf8>)
 800a8f6:	f7fc faa7 	bl	8006e48 <HAL_UART_Receive_IT>

            int size;

            switch (c) {
 800a8fa:	7afb      	ldrb	r3, [r7, #11]
 800a8fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8fe:	d02d      	beq.n	800a95c <shell_run+0x9c>
 800a900:	2b7f      	cmp	r3, #127	@ 0x7f
 800a902:	dc36      	bgt.n	800a972 <shell_run+0xb2>
 800a904:	2b0d      	cmp	r3, #13
 800a906:	d005      	beq.n	800a914 <shell_run+0x54>
 800a908:	2b0d      	cmp	r3, #13
 800a90a:	dc32      	bgt.n	800a972 <shell_run+0xb2>
 800a90c:	2b08      	cmp	r3, #8
 800a90e:	d025      	beq.n	800a95c <shell_run+0x9c>
 800a910:	2b0a      	cmp	r3, #10
 800a912:	d12e      	bne.n	800a972 <shell_run+0xb2>
            case '\r':
            case '\n':
                size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	3308      	adds	r3, #8
 800a918:	4a28      	ldr	r2, [pc, #160]	@ (800a9bc <shell_run+0xfc>)
 800a91a:	2128      	movs	r1, #40	@ 0x28
 800a91c:	4618      	mov	r0, r3
 800a91e:	f000 fac1 	bl	800aea4 <sniprintf>
 800a922:	60f8      	str	r0, [r7, #12]
                shell_uart_write(shell->print_buffer, size);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	3308      	adds	r3, #8
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	b292      	uxth	r2, r2
 800a92c:	4611      	mov	r1, r2
 800a92e:	4618      	mov	r0, r3
 800a930:	f7ff fe50 	bl	800a5d4 <shell_uart_write>
                shell->cmd_buffer[pos] = '\0';
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	4413      	add	r3, r2
 800a93a:	3330      	adds	r3, #48	@ 0x30
 800a93c:	2200      	movs	r2, #0
 800a93e:	701a      	strb	r2, [r3, #0]

                if (pos > 0) {
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	2b00      	cmp	r3, #0
 800a944:	dd05      	ble.n	800a952 <shell_run+0x92>
                    shell_exec(shell, shell->cmd_buffer);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	3330      	adds	r3, #48	@ 0x30
 800a94a:	4619      	mov	r1, r3
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f7ff ff49 	bl	800a7e4 <shell_exec>
                }

                reading = 0;
 800a952:	2300      	movs	r3, #0
 800a954:	617b      	str	r3, [r7, #20]
                pos = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	613b      	str	r3, [r7, #16]
                break;
 800a95a:	e026      	b.n	800a9aa <shell_run+0xea>

            case '\b':
            case 127: // DEL
                if (pos > 0) {
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	dd20      	ble.n	800a9a4 <shell_run+0xe4>
                    pos--;
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	3b01      	subs	r3, #1
 800a966:	613b      	str	r3, [r7, #16]
                    shell_uart_write(backspace, 3);
 800a968:	2103      	movs	r1, #3
 800a96a:	4815      	ldr	r0, [pc, #84]	@ (800a9c0 <shell_run+0x100>)
 800a96c:	f7ff fe32 	bl	800a5d4 <shell_uart_write>
                }
                break;
 800a970:	e018      	b.n	800a9a4 <shell_run+0xe4>

            default:
                if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126) {
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	2b26      	cmp	r3, #38	@ 0x26
 800a976:	dc17      	bgt.n	800a9a8 <shell_run+0xe8>
 800a978:	7afb      	ldrb	r3, [r7, #11]
 800a97a:	2b1f      	cmp	r3, #31
 800a97c:	d914      	bls.n	800a9a8 <shell_run+0xe8>
 800a97e:	7afb      	ldrb	r3, [r7, #11]
 800a980:	2b7e      	cmp	r3, #126	@ 0x7e
 800a982:	d811      	bhi.n	800a9a8 <shell_run+0xe8>
                    shell_uart_write(&c, 1);
 800a984:	f107 030b 	add.w	r3, r7, #11
 800a988:	2101      	movs	r1, #1
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7ff fe22 	bl	800a5d4 <shell_uart_write>
                    shell->cmd_buffer[pos++] = c;
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	1c5a      	adds	r2, r3, #1
 800a994:	613a      	str	r2, [r7, #16]
 800a996:	7af9      	ldrb	r1, [r7, #11]
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	4413      	add	r3, r2
 800a99c:	460a      	mov	r2, r1
 800a99e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                break;
 800a9a2:	e001      	b.n	800a9a8 <shell_run+0xe8>
                break;
 800a9a4:	bf00      	nop
 800a9a6:	e000      	b.n	800a9aa <shell_run+0xea>
                break;
 800a9a8:	bf00      	nop
        while (reading) {
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d198      	bne.n	800a8e2 <shell_run+0x22>
        shell_uart_write(prompt, 2);
 800a9b0:	e78e      	b.n	800a8d0 <shell_run+0x10>
 800a9b2:	bf00      	nop
 800a9b4:	20000024 	.word	0x20000024
 800a9b8:	2000b258 	.word	0x2000b258
 800a9bc:	0800c0ec 	.word	0x0800c0ec
 800a9c0:	20000028 	.word	0x20000028

0800a9c4 <atoi>:
 800a9c4:	220a      	movs	r2, #10
 800a9c6:	2100      	movs	r1, #0
 800a9c8:	f000 b930 	b.w	800ac2c <strtol>

0800a9cc <malloc>:
 800a9cc:	4b02      	ldr	r3, [pc, #8]	@ (800a9d8 <malloc+0xc>)
 800a9ce:	4601      	mov	r1, r0
 800a9d0:	6818      	ldr	r0, [r3, #0]
 800a9d2:	f000 b825 	b.w	800aa20 <_malloc_r>
 800a9d6:	bf00      	nop
 800a9d8:	20000038 	.word	0x20000038

0800a9dc <sbrk_aligned>:
 800a9dc:	b570      	push	{r4, r5, r6, lr}
 800a9de:	4e0f      	ldr	r6, [pc, #60]	@ (800aa1c <sbrk_aligned+0x40>)
 800a9e0:	460c      	mov	r4, r1
 800a9e2:	6831      	ldr	r1, [r6, #0]
 800a9e4:	4605      	mov	r5, r0
 800a9e6:	b911      	cbnz	r1, 800a9ee <sbrk_aligned+0x12>
 800a9e8:	f000 fc04 	bl	800b1f4 <_sbrk_r>
 800a9ec:	6030      	str	r0, [r6, #0]
 800a9ee:	4621      	mov	r1, r4
 800a9f0:	4628      	mov	r0, r5
 800a9f2:	f000 fbff 	bl	800b1f4 <_sbrk_r>
 800a9f6:	1c43      	adds	r3, r0, #1
 800a9f8:	d103      	bne.n	800aa02 <sbrk_aligned+0x26>
 800a9fa:	f04f 34ff 	mov.w	r4, #4294967295
 800a9fe:	4620      	mov	r0, r4
 800aa00:	bd70      	pop	{r4, r5, r6, pc}
 800aa02:	1cc4      	adds	r4, r0, #3
 800aa04:	f024 0403 	bic.w	r4, r4, #3
 800aa08:	42a0      	cmp	r0, r4
 800aa0a:	d0f8      	beq.n	800a9fe <sbrk_aligned+0x22>
 800aa0c:	1a21      	subs	r1, r4, r0
 800aa0e:	4628      	mov	r0, r5
 800aa10:	f000 fbf0 	bl	800b1f4 <_sbrk_r>
 800aa14:	3001      	adds	r0, #1
 800aa16:	d1f2      	bne.n	800a9fe <sbrk_aligned+0x22>
 800aa18:	e7ef      	b.n	800a9fa <sbrk_aligned+0x1e>
 800aa1a:	bf00      	nop
 800aa1c:	2000bff4 	.word	0x2000bff4

0800aa20 <_malloc_r>:
 800aa20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa24:	1ccd      	adds	r5, r1, #3
 800aa26:	f025 0503 	bic.w	r5, r5, #3
 800aa2a:	3508      	adds	r5, #8
 800aa2c:	2d0c      	cmp	r5, #12
 800aa2e:	bf38      	it	cc
 800aa30:	250c      	movcc	r5, #12
 800aa32:	2d00      	cmp	r5, #0
 800aa34:	4606      	mov	r6, r0
 800aa36:	db01      	blt.n	800aa3c <_malloc_r+0x1c>
 800aa38:	42a9      	cmp	r1, r5
 800aa3a:	d904      	bls.n	800aa46 <_malloc_r+0x26>
 800aa3c:	230c      	movs	r3, #12
 800aa3e:	6033      	str	r3, [r6, #0]
 800aa40:	2000      	movs	r0, #0
 800aa42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab1c <_malloc_r+0xfc>
 800aa4a:	f000 f869 	bl	800ab20 <__malloc_lock>
 800aa4e:	f8d8 3000 	ldr.w	r3, [r8]
 800aa52:	461c      	mov	r4, r3
 800aa54:	bb44      	cbnz	r4, 800aaa8 <_malloc_r+0x88>
 800aa56:	4629      	mov	r1, r5
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7ff ffbf 	bl	800a9dc <sbrk_aligned>
 800aa5e:	1c43      	adds	r3, r0, #1
 800aa60:	4604      	mov	r4, r0
 800aa62:	d158      	bne.n	800ab16 <_malloc_r+0xf6>
 800aa64:	f8d8 4000 	ldr.w	r4, [r8]
 800aa68:	4627      	mov	r7, r4
 800aa6a:	2f00      	cmp	r7, #0
 800aa6c:	d143      	bne.n	800aaf6 <_malloc_r+0xd6>
 800aa6e:	2c00      	cmp	r4, #0
 800aa70:	d04b      	beq.n	800ab0a <_malloc_r+0xea>
 800aa72:	6823      	ldr	r3, [r4, #0]
 800aa74:	4639      	mov	r1, r7
 800aa76:	4630      	mov	r0, r6
 800aa78:	eb04 0903 	add.w	r9, r4, r3
 800aa7c:	f000 fbba 	bl	800b1f4 <_sbrk_r>
 800aa80:	4581      	cmp	r9, r0
 800aa82:	d142      	bne.n	800ab0a <_malloc_r+0xea>
 800aa84:	6821      	ldr	r1, [r4, #0]
 800aa86:	1a6d      	subs	r5, r5, r1
 800aa88:	4629      	mov	r1, r5
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	f7ff ffa6 	bl	800a9dc <sbrk_aligned>
 800aa90:	3001      	adds	r0, #1
 800aa92:	d03a      	beq.n	800ab0a <_malloc_r+0xea>
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	442b      	add	r3, r5
 800aa98:	6023      	str	r3, [r4, #0]
 800aa9a:	f8d8 3000 	ldr.w	r3, [r8]
 800aa9e:	685a      	ldr	r2, [r3, #4]
 800aaa0:	bb62      	cbnz	r2, 800aafc <_malloc_r+0xdc>
 800aaa2:	f8c8 7000 	str.w	r7, [r8]
 800aaa6:	e00f      	b.n	800aac8 <_malloc_r+0xa8>
 800aaa8:	6822      	ldr	r2, [r4, #0]
 800aaaa:	1b52      	subs	r2, r2, r5
 800aaac:	d420      	bmi.n	800aaf0 <_malloc_r+0xd0>
 800aaae:	2a0b      	cmp	r2, #11
 800aab0:	d917      	bls.n	800aae2 <_malloc_r+0xc2>
 800aab2:	1961      	adds	r1, r4, r5
 800aab4:	42a3      	cmp	r3, r4
 800aab6:	6025      	str	r5, [r4, #0]
 800aab8:	bf18      	it	ne
 800aaba:	6059      	strne	r1, [r3, #4]
 800aabc:	6863      	ldr	r3, [r4, #4]
 800aabe:	bf08      	it	eq
 800aac0:	f8c8 1000 	streq.w	r1, [r8]
 800aac4:	5162      	str	r2, [r4, r5]
 800aac6:	604b      	str	r3, [r1, #4]
 800aac8:	4630      	mov	r0, r6
 800aaca:	f000 f82f 	bl	800ab2c <__malloc_unlock>
 800aace:	f104 000b 	add.w	r0, r4, #11
 800aad2:	1d23      	adds	r3, r4, #4
 800aad4:	f020 0007 	bic.w	r0, r0, #7
 800aad8:	1ac2      	subs	r2, r0, r3
 800aada:	bf1c      	itt	ne
 800aadc:	1a1b      	subne	r3, r3, r0
 800aade:	50a3      	strne	r3, [r4, r2]
 800aae0:	e7af      	b.n	800aa42 <_malloc_r+0x22>
 800aae2:	6862      	ldr	r2, [r4, #4]
 800aae4:	42a3      	cmp	r3, r4
 800aae6:	bf0c      	ite	eq
 800aae8:	f8c8 2000 	streq.w	r2, [r8]
 800aaec:	605a      	strne	r2, [r3, #4]
 800aaee:	e7eb      	b.n	800aac8 <_malloc_r+0xa8>
 800aaf0:	4623      	mov	r3, r4
 800aaf2:	6864      	ldr	r4, [r4, #4]
 800aaf4:	e7ae      	b.n	800aa54 <_malloc_r+0x34>
 800aaf6:	463c      	mov	r4, r7
 800aaf8:	687f      	ldr	r7, [r7, #4]
 800aafa:	e7b6      	b.n	800aa6a <_malloc_r+0x4a>
 800aafc:	461a      	mov	r2, r3
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	42a3      	cmp	r3, r4
 800ab02:	d1fb      	bne.n	800aafc <_malloc_r+0xdc>
 800ab04:	2300      	movs	r3, #0
 800ab06:	6053      	str	r3, [r2, #4]
 800ab08:	e7de      	b.n	800aac8 <_malloc_r+0xa8>
 800ab0a:	230c      	movs	r3, #12
 800ab0c:	6033      	str	r3, [r6, #0]
 800ab0e:	4630      	mov	r0, r6
 800ab10:	f000 f80c 	bl	800ab2c <__malloc_unlock>
 800ab14:	e794      	b.n	800aa40 <_malloc_r+0x20>
 800ab16:	6005      	str	r5, [r0, #0]
 800ab18:	e7d6      	b.n	800aac8 <_malloc_r+0xa8>
 800ab1a:	bf00      	nop
 800ab1c:	2000bff8 	.word	0x2000bff8

0800ab20 <__malloc_lock>:
 800ab20:	4801      	ldr	r0, [pc, #4]	@ (800ab28 <__malloc_lock+0x8>)
 800ab22:	f000 bbb4 	b.w	800b28e <__retarget_lock_acquire_recursive>
 800ab26:	bf00      	nop
 800ab28:	2000c13c 	.word	0x2000c13c

0800ab2c <__malloc_unlock>:
 800ab2c:	4801      	ldr	r0, [pc, #4]	@ (800ab34 <__malloc_unlock+0x8>)
 800ab2e:	f000 bbaf 	b.w	800b290 <__retarget_lock_release_recursive>
 800ab32:	bf00      	nop
 800ab34:	2000c13c 	.word	0x2000c13c

0800ab38 <_strtol_l.isra.0>:
 800ab38:	2b24      	cmp	r3, #36	@ 0x24
 800ab3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab3e:	4686      	mov	lr, r0
 800ab40:	4690      	mov	r8, r2
 800ab42:	d801      	bhi.n	800ab48 <_strtol_l.isra.0+0x10>
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d106      	bne.n	800ab56 <_strtol_l.isra.0+0x1e>
 800ab48:	f000 fb76 	bl	800b238 <__errno>
 800ab4c:	2316      	movs	r3, #22
 800ab4e:	6003      	str	r3, [r0, #0]
 800ab50:	2000      	movs	r0, #0
 800ab52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab56:	4834      	ldr	r0, [pc, #208]	@ (800ac28 <_strtol_l.isra.0+0xf0>)
 800ab58:	460d      	mov	r5, r1
 800ab5a:	462a      	mov	r2, r5
 800ab5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab60:	5d06      	ldrb	r6, [r0, r4]
 800ab62:	f016 0608 	ands.w	r6, r6, #8
 800ab66:	d1f8      	bne.n	800ab5a <_strtol_l.isra.0+0x22>
 800ab68:	2c2d      	cmp	r4, #45	@ 0x2d
 800ab6a:	d110      	bne.n	800ab8e <_strtol_l.isra.0+0x56>
 800ab6c:	782c      	ldrb	r4, [r5, #0]
 800ab6e:	2601      	movs	r6, #1
 800ab70:	1c95      	adds	r5, r2, #2
 800ab72:	f033 0210 	bics.w	r2, r3, #16
 800ab76:	d115      	bne.n	800aba4 <_strtol_l.isra.0+0x6c>
 800ab78:	2c30      	cmp	r4, #48	@ 0x30
 800ab7a:	d10d      	bne.n	800ab98 <_strtol_l.isra.0+0x60>
 800ab7c:	782a      	ldrb	r2, [r5, #0]
 800ab7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab82:	2a58      	cmp	r2, #88	@ 0x58
 800ab84:	d108      	bne.n	800ab98 <_strtol_l.isra.0+0x60>
 800ab86:	786c      	ldrb	r4, [r5, #1]
 800ab88:	3502      	adds	r5, #2
 800ab8a:	2310      	movs	r3, #16
 800ab8c:	e00a      	b.n	800aba4 <_strtol_l.isra.0+0x6c>
 800ab8e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ab90:	bf04      	itt	eq
 800ab92:	782c      	ldrbeq	r4, [r5, #0]
 800ab94:	1c95      	addeq	r5, r2, #2
 800ab96:	e7ec      	b.n	800ab72 <_strtol_l.isra.0+0x3a>
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d1f6      	bne.n	800ab8a <_strtol_l.isra.0+0x52>
 800ab9c:	2c30      	cmp	r4, #48	@ 0x30
 800ab9e:	bf14      	ite	ne
 800aba0:	230a      	movne	r3, #10
 800aba2:	2308      	moveq	r3, #8
 800aba4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aba8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800abac:	2200      	movs	r2, #0
 800abae:	fbbc f9f3 	udiv	r9, ip, r3
 800abb2:	4610      	mov	r0, r2
 800abb4:	fb03 ca19 	mls	sl, r3, r9, ip
 800abb8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800abbc:	2f09      	cmp	r7, #9
 800abbe:	d80f      	bhi.n	800abe0 <_strtol_l.isra.0+0xa8>
 800abc0:	463c      	mov	r4, r7
 800abc2:	42a3      	cmp	r3, r4
 800abc4:	dd1b      	ble.n	800abfe <_strtol_l.isra.0+0xc6>
 800abc6:	1c57      	adds	r7, r2, #1
 800abc8:	d007      	beq.n	800abda <_strtol_l.isra.0+0xa2>
 800abca:	4581      	cmp	r9, r0
 800abcc:	d314      	bcc.n	800abf8 <_strtol_l.isra.0+0xc0>
 800abce:	d101      	bne.n	800abd4 <_strtol_l.isra.0+0x9c>
 800abd0:	45a2      	cmp	sl, r4
 800abd2:	db11      	blt.n	800abf8 <_strtol_l.isra.0+0xc0>
 800abd4:	fb00 4003 	mla	r0, r0, r3, r4
 800abd8:	2201      	movs	r2, #1
 800abda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abde:	e7eb      	b.n	800abb8 <_strtol_l.isra.0+0x80>
 800abe0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800abe4:	2f19      	cmp	r7, #25
 800abe6:	d801      	bhi.n	800abec <_strtol_l.isra.0+0xb4>
 800abe8:	3c37      	subs	r4, #55	@ 0x37
 800abea:	e7ea      	b.n	800abc2 <_strtol_l.isra.0+0x8a>
 800abec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800abf0:	2f19      	cmp	r7, #25
 800abf2:	d804      	bhi.n	800abfe <_strtol_l.isra.0+0xc6>
 800abf4:	3c57      	subs	r4, #87	@ 0x57
 800abf6:	e7e4      	b.n	800abc2 <_strtol_l.isra.0+0x8a>
 800abf8:	f04f 32ff 	mov.w	r2, #4294967295
 800abfc:	e7ed      	b.n	800abda <_strtol_l.isra.0+0xa2>
 800abfe:	1c53      	adds	r3, r2, #1
 800ac00:	d108      	bne.n	800ac14 <_strtol_l.isra.0+0xdc>
 800ac02:	2322      	movs	r3, #34	@ 0x22
 800ac04:	f8ce 3000 	str.w	r3, [lr]
 800ac08:	4660      	mov	r0, ip
 800ac0a:	f1b8 0f00 	cmp.w	r8, #0
 800ac0e:	d0a0      	beq.n	800ab52 <_strtol_l.isra.0+0x1a>
 800ac10:	1e69      	subs	r1, r5, #1
 800ac12:	e006      	b.n	800ac22 <_strtol_l.isra.0+0xea>
 800ac14:	b106      	cbz	r6, 800ac18 <_strtol_l.isra.0+0xe0>
 800ac16:	4240      	negs	r0, r0
 800ac18:	f1b8 0f00 	cmp.w	r8, #0
 800ac1c:	d099      	beq.n	800ab52 <_strtol_l.isra.0+0x1a>
 800ac1e:	2a00      	cmp	r2, #0
 800ac20:	d1f6      	bne.n	800ac10 <_strtol_l.isra.0+0xd8>
 800ac22:	f8c8 1000 	str.w	r1, [r8]
 800ac26:	e794      	b.n	800ab52 <_strtol_l.isra.0+0x1a>
 800ac28:	0800c139 	.word	0x0800c139

0800ac2c <strtol>:
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	460a      	mov	r2, r1
 800ac30:	4601      	mov	r1, r0
 800ac32:	4802      	ldr	r0, [pc, #8]	@ (800ac3c <strtol+0x10>)
 800ac34:	6800      	ldr	r0, [r0, #0]
 800ac36:	f7ff bf7f 	b.w	800ab38 <_strtol_l.isra.0>
 800ac3a:	bf00      	nop
 800ac3c:	20000038 	.word	0x20000038

0800ac40 <std>:
 800ac40:	2300      	movs	r3, #0
 800ac42:	b510      	push	{r4, lr}
 800ac44:	4604      	mov	r4, r0
 800ac46:	e9c0 3300 	strd	r3, r3, [r0]
 800ac4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac4e:	6083      	str	r3, [r0, #8]
 800ac50:	8181      	strh	r1, [r0, #12]
 800ac52:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac54:	81c2      	strh	r2, [r0, #14]
 800ac56:	6183      	str	r3, [r0, #24]
 800ac58:	4619      	mov	r1, r3
 800ac5a:	2208      	movs	r2, #8
 800ac5c:	305c      	adds	r0, #92	@ 0x5c
 800ac5e:	f000 fa2f 	bl	800b0c0 <memset>
 800ac62:	4b0d      	ldr	r3, [pc, #52]	@ (800ac98 <std+0x58>)
 800ac64:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac66:	4b0d      	ldr	r3, [pc, #52]	@ (800ac9c <std+0x5c>)
 800ac68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aca0 <std+0x60>)
 800ac6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aca4 <std+0x64>)
 800ac70:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac72:	4b0d      	ldr	r3, [pc, #52]	@ (800aca8 <std+0x68>)
 800ac74:	6224      	str	r4, [r4, #32]
 800ac76:	429c      	cmp	r4, r3
 800ac78:	d006      	beq.n	800ac88 <std+0x48>
 800ac7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac7e:	4294      	cmp	r4, r2
 800ac80:	d002      	beq.n	800ac88 <std+0x48>
 800ac82:	33d0      	adds	r3, #208	@ 0xd0
 800ac84:	429c      	cmp	r4, r3
 800ac86:	d105      	bne.n	800ac94 <std+0x54>
 800ac88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac90:	f000 bafc 	b.w	800b28c <__retarget_lock_init_recursive>
 800ac94:	bd10      	pop	{r4, pc}
 800ac96:	bf00      	nop
 800ac98:	0800af11 	.word	0x0800af11
 800ac9c:	0800af33 	.word	0x0800af33
 800aca0:	0800af6b 	.word	0x0800af6b
 800aca4:	0800af8f 	.word	0x0800af8f
 800aca8:	2000bffc 	.word	0x2000bffc

0800acac <stdio_exit_handler>:
 800acac:	4a02      	ldr	r2, [pc, #8]	@ (800acb8 <stdio_exit_handler+0xc>)
 800acae:	4903      	ldr	r1, [pc, #12]	@ (800acbc <stdio_exit_handler+0x10>)
 800acb0:	4803      	ldr	r0, [pc, #12]	@ (800acc0 <stdio_exit_handler+0x14>)
 800acb2:	f000 b869 	b.w	800ad88 <_fwalk_sglue>
 800acb6:	bf00      	nop
 800acb8:	2000002c 	.word	0x2000002c
 800acbc:	0800bc99 	.word	0x0800bc99
 800acc0:	2000003c 	.word	0x2000003c

0800acc4 <cleanup_stdio>:
 800acc4:	6841      	ldr	r1, [r0, #4]
 800acc6:	4b0c      	ldr	r3, [pc, #48]	@ (800acf8 <cleanup_stdio+0x34>)
 800acc8:	4299      	cmp	r1, r3
 800acca:	b510      	push	{r4, lr}
 800accc:	4604      	mov	r4, r0
 800acce:	d001      	beq.n	800acd4 <cleanup_stdio+0x10>
 800acd0:	f000 ffe2 	bl	800bc98 <_fflush_r>
 800acd4:	68a1      	ldr	r1, [r4, #8]
 800acd6:	4b09      	ldr	r3, [pc, #36]	@ (800acfc <cleanup_stdio+0x38>)
 800acd8:	4299      	cmp	r1, r3
 800acda:	d002      	beq.n	800ace2 <cleanup_stdio+0x1e>
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 ffdb 	bl	800bc98 <_fflush_r>
 800ace2:	68e1      	ldr	r1, [r4, #12]
 800ace4:	4b06      	ldr	r3, [pc, #24]	@ (800ad00 <cleanup_stdio+0x3c>)
 800ace6:	4299      	cmp	r1, r3
 800ace8:	d004      	beq.n	800acf4 <cleanup_stdio+0x30>
 800acea:	4620      	mov	r0, r4
 800acec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acf0:	f000 bfd2 	b.w	800bc98 <_fflush_r>
 800acf4:	bd10      	pop	{r4, pc}
 800acf6:	bf00      	nop
 800acf8:	2000bffc 	.word	0x2000bffc
 800acfc:	2000c064 	.word	0x2000c064
 800ad00:	2000c0cc 	.word	0x2000c0cc

0800ad04 <global_stdio_init.part.0>:
 800ad04:	b510      	push	{r4, lr}
 800ad06:	4b0b      	ldr	r3, [pc, #44]	@ (800ad34 <global_stdio_init.part.0+0x30>)
 800ad08:	4c0b      	ldr	r4, [pc, #44]	@ (800ad38 <global_stdio_init.part.0+0x34>)
 800ad0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ad3c <global_stdio_init.part.0+0x38>)
 800ad0c:	601a      	str	r2, [r3, #0]
 800ad0e:	4620      	mov	r0, r4
 800ad10:	2200      	movs	r2, #0
 800ad12:	2104      	movs	r1, #4
 800ad14:	f7ff ff94 	bl	800ac40 <std>
 800ad18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	2109      	movs	r1, #9
 800ad20:	f7ff ff8e 	bl	800ac40 <std>
 800ad24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad28:	2202      	movs	r2, #2
 800ad2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad2e:	2112      	movs	r1, #18
 800ad30:	f7ff bf86 	b.w	800ac40 <std>
 800ad34:	2000c134 	.word	0x2000c134
 800ad38:	2000bffc 	.word	0x2000bffc
 800ad3c:	0800acad 	.word	0x0800acad

0800ad40 <__sfp_lock_acquire>:
 800ad40:	4801      	ldr	r0, [pc, #4]	@ (800ad48 <__sfp_lock_acquire+0x8>)
 800ad42:	f000 baa4 	b.w	800b28e <__retarget_lock_acquire_recursive>
 800ad46:	bf00      	nop
 800ad48:	2000c13d 	.word	0x2000c13d

0800ad4c <__sfp_lock_release>:
 800ad4c:	4801      	ldr	r0, [pc, #4]	@ (800ad54 <__sfp_lock_release+0x8>)
 800ad4e:	f000 ba9f 	b.w	800b290 <__retarget_lock_release_recursive>
 800ad52:	bf00      	nop
 800ad54:	2000c13d 	.word	0x2000c13d

0800ad58 <__sinit>:
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	f7ff fff0 	bl	800ad40 <__sfp_lock_acquire>
 800ad60:	6a23      	ldr	r3, [r4, #32]
 800ad62:	b11b      	cbz	r3, 800ad6c <__sinit+0x14>
 800ad64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad68:	f7ff bff0 	b.w	800ad4c <__sfp_lock_release>
 800ad6c:	4b04      	ldr	r3, [pc, #16]	@ (800ad80 <__sinit+0x28>)
 800ad6e:	6223      	str	r3, [r4, #32]
 800ad70:	4b04      	ldr	r3, [pc, #16]	@ (800ad84 <__sinit+0x2c>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d1f5      	bne.n	800ad64 <__sinit+0xc>
 800ad78:	f7ff ffc4 	bl	800ad04 <global_stdio_init.part.0>
 800ad7c:	e7f2      	b.n	800ad64 <__sinit+0xc>
 800ad7e:	bf00      	nop
 800ad80:	0800acc5 	.word	0x0800acc5
 800ad84:	2000c134 	.word	0x2000c134

0800ad88 <_fwalk_sglue>:
 800ad88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad8c:	4607      	mov	r7, r0
 800ad8e:	4688      	mov	r8, r1
 800ad90:	4614      	mov	r4, r2
 800ad92:	2600      	movs	r6, #0
 800ad94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad98:	f1b9 0901 	subs.w	r9, r9, #1
 800ad9c:	d505      	bpl.n	800adaa <_fwalk_sglue+0x22>
 800ad9e:	6824      	ldr	r4, [r4, #0]
 800ada0:	2c00      	cmp	r4, #0
 800ada2:	d1f7      	bne.n	800ad94 <_fwalk_sglue+0xc>
 800ada4:	4630      	mov	r0, r6
 800ada6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adaa:	89ab      	ldrh	r3, [r5, #12]
 800adac:	2b01      	cmp	r3, #1
 800adae:	d907      	bls.n	800adc0 <_fwalk_sglue+0x38>
 800adb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800adb4:	3301      	adds	r3, #1
 800adb6:	d003      	beq.n	800adc0 <_fwalk_sglue+0x38>
 800adb8:	4629      	mov	r1, r5
 800adba:	4638      	mov	r0, r7
 800adbc:	47c0      	blx	r8
 800adbe:	4306      	orrs	r6, r0
 800adc0:	3568      	adds	r5, #104	@ 0x68
 800adc2:	e7e9      	b.n	800ad98 <_fwalk_sglue+0x10>

0800adc4 <iprintf>:
 800adc4:	b40f      	push	{r0, r1, r2, r3}
 800adc6:	b507      	push	{r0, r1, r2, lr}
 800adc8:	4906      	ldr	r1, [pc, #24]	@ (800ade4 <iprintf+0x20>)
 800adca:	ab04      	add	r3, sp, #16
 800adcc:	6808      	ldr	r0, [r1, #0]
 800adce:	f853 2b04 	ldr.w	r2, [r3], #4
 800add2:	6881      	ldr	r1, [r0, #8]
 800add4:	9301      	str	r3, [sp, #4]
 800add6:	f000 fc37 	bl	800b648 <_vfiprintf_r>
 800adda:	b003      	add	sp, #12
 800addc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ade0:	b004      	add	sp, #16
 800ade2:	4770      	bx	lr
 800ade4:	20000038 	.word	0x20000038

0800ade8 <_puts_r>:
 800ade8:	6a03      	ldr	r3, [r0, #32]
 800adea:	b570      	push	{r4, r5, r6, lr}
 800adec:	6884      	ldr	r4, [r0, #8]
 800adee:	4605      	mov	r5, r0
 800adf0:	460e      	mov	r6, r1
 800adf2:	b90b      	cbnz	r3, 800adf8 <_puts_r+0x10>
 800adf4:	f7ff ffb0 	bl	800ad58 <__sinit>
 800adf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adfa:	07db      	lsls	r3, r3, #31
 800adfc:	d405      	bmi.n	800ae0a <_puts_r+0x22>
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	0598      	lsls	r0, r3, #22
 800ae02:	d402      	bmi.n	800ae0a <_puts_r+0x22>
 800ae04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae06:	f000 fa42 	bl	800b28e <__retarget_lock_acquire_recursive>
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	0719      	lsls	r1, r3, #28
 800ae0e:	d502      	bpl.n	800ae16 <_puts_r+0x2e>
 800ae10:	6923      	ldr	r3, [r4, #16]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d135      	bne.n	800ae82 <_puts_r+0x9a>
 800ae16:	4621      	mov	r1, r4
 800ae18:	4628      	mov	r0, r5
 800ae1a:	f000 f8fb 	bl	800b014 <__swsetup_r>
 800ae1e:	b380      	cbz	r0, 800ae82 <_puts_r+0x9a>
 800ae20:	f04f 35ff 	mov.w	r5, #4294967295
 800ae24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae26:	07da      	lsls	r2, r3, #31
 800ae28:	d405      	bmi.n	800ae36 <_puts_r+0x4e>
 800ae2a:	89a3      	ldrh	r3, [r4, #12]
 800ae2c:	059b      	lsls	r3, r3, #22
 800ae2e:	d402      	bmi.n	800ae36 <_puts_r+0x4e>
 800ae30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae32:	f000 fa2d 	bl	800b290 <__retarget_lock_release_recursive>
 800ae36:	4628      	mov	r0, r5
 800ae38:	bd70      	pop	{r4, r5, r6, pc}
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	da04      	bge.n	800ae48 <_puts_r+0x60>
 800ae3e:	69a2      	ldr	r2, [r4, #24]
 800ae40:	429a      	cmp	r2, r3
 800ae42:	dc17      	bgt.n	800ae74 <_puts_r+0x8c>
 800ae44:	290a      	cmp	r1, #10
 800ae46:	d015      	beq.n	800ae74 <_puts_r+0x8c>
 800ae48:	6823      	ldr	r3, [r4, #0]
 800ae4a:	1c5a      	adds	r2, r3, #1
 800ae4c:	6022      	str	r2, [r4, #0]
 800ae4e:	7019      	strb	r1, [r3, #0]
 800ae50:	68a3      	ldr	r3, [r4, #8]
 800ae52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ae56:	3b01      	subs	r3, #1
 800ae58:	60a3      	str	r3, [r4, #8]
 800ae5a:	2900      	cmp	r1, #0
 800ae5c:	d1ed      	bne.n	800ae3a <_puts_r+0x52>
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	da11      	bge.n	800ae86 <_puts_r+0x9e>
 800ae62:	4622      	mov	r2, r4
 800ae64:	210a      	movs	r1, #10
 800ae66:	4628      	mov	r0, r5
 800ae68:	f000 f895 	bl	800af96 <__swbuf_r>
 800ae6c:	3001      	adds	r0, #1
 800ae6e:	d0d7      	beq.n	800ae20 <_puts_r+0x38>
 800ae70:	250a      	movs	r5, #10
 800ae72:	e7d7      	b.n	800ae24 <_puts_r+0x3c>
 800ae74:	4622      	mov	r2, r4
 800ae76:	4628      	mov	r0, r5
 800ae78:	f000 f88d 	bl	800af96 <__swbuf_r>
 800ae7c:	3001      	adds	r0, #1
 800ae7e:	d1e7      	bne.n	800ae50 <_puts_r+0x68>
 800ae80:	e7ce      	b.n	800ae20 <_puts_r+0x38>
 800ae82:	3e01      	subs	r6, #1
 800ae84:	e7e4      	b.n	800ae50 <_puts_r+0x68>
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	1c5a      	adds	r2, r3, #1
 800ae8a:	6022      	str	r2, [r4, #0]
 800ae8c:	220a      	movs	r2, #10
 800ae8e:	701a      	strb	r2, [r3, #0]
 800ae90:	e7ee      	b.n	800ae70 <_puts_r+0x88>
	...

0800ae94 <puts>:
 800ae94:	4b02      	ldr	r3, [pc, #8]	@ (800aea0 <puts+0xc>)
 800ae96:	4601      	mov	r1, r0
 800ae98:	6818      	ldr	r0, [r3, #0]
 800ae9a:	f7ff bfa5 	b.w	800ade8 <_puts_r>
 800ae9e:	bf00      	nop
 800aea0:	20000038 	.word	0x20000038

0800aea4 <sniprintf>:
 800aea4:	b40c      	push	{r2, r3}
 800aea6:	b530      	push	{r4, r5, lr}
 800aea8:	4b18      	ldr	r3, [pc, #96]	@ (800af0c <sniprintf+0x68>)
 800aeaa:	1e0c      	subs	r4, r1, #0
 800aeac:	681d      	ldr	r5, [r3, #0]
 800aeae:	b09d      	sub	sp, #116	@ 0x74
 800aeb0:	da08      	bge.n	800aec4 <sniprintf+0x20>
 800aeb2:	238b      	movs	r3, #139	@ 0x8b
 800aeb4:	602b      	str	r3, [r5, #0]
 800aeb6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeba:	b01d      	add	sp, #116	@ 0x74
 800aebc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aec0:	b002      	add	sp, #8
 800aec2:	4770      	bx	lr
 800aec4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aec8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aecc:	f04f 0300 	mov.w	r3, #0
 800aed0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800aed2:	bf14      	ite	ne
 800aed4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aed8:	4623      	moveq	r3, r4
 800aeda:	9304      	str	r3, [sp, #16]
 800aedc:	9307      	str	r3, [sp, #28]
 800aede:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aee2:	9002      	str	r0, [sp, #8]
 800aee4:	9006      	str	r0, [sp, #24]
 800aee6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aeea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aeec:	ab21      	add	r3, sp, #132	@ 0x84
 800aeee:	a902      	add	r1, sp, #8
 800aef0:	4628      	mov	r0, r5
 800aef2:	9301      	str	r3, [sp, #4]
 800aef4:	f000 fa82 	bl	800b3fc <_svfiprintf_r>
 800aef8:	1c43      	adds	r3, r0, #1
 800aefa:	bfbc      	itt	lt
 800aefc:	238b      	movlt	r3, #139	@ 0x8b
 800aefe:	602b      	strlt	r3, [r5, #0]
 800af00:	2c00      	cmp	r4, #0
 800af02:	d0da      	beq.n	800aeba <sniprintf+0x16>
 800af04:	9b02      	ldr	r3, [sp, #8]
 800af06:	2200      	movs	r2, #0
 800af08:	701a      	strb	r2, [r3, #0]
 800af0a:	e7d6      	b.n	800aeba <sniprintf+0x16>
 800af0c:	20000038 	.word	0x20000038

0800af10 <__sread>:
 800af10:	b510      	push	{r4, lr}
 800af12:	460c      	mov	r4, r1
 800af14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af18:	f000 f95a 	bl	800b1d0 <_read_r>
 800af1c:	2800      	cmp	r0, #0
 800af1e:	bfab      	itete	ge
 800af20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af22:	89a3      	ldrhlt	r3, [r4, #12]
 800af24:	181b      	addge	r3, r3, r0
 800af26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af2a:	bfac      	ite	ge
 800af2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af2e:	81a3      	strhlt	r3, [r4, #12]
 800af30:	bd10      	pop	{r4, pc}

0800af32 <__swrite>:
 800af32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af36:	461f      	mov	r7, r3
 800af38:	898b      	ldrh	r3, [r1, #12]
 800af3a:	05db      	lsls	r3, r3, #23
 800af3c:	4605      	mov	r5, r0
 800af3e:	460c      	mov	r4, r1
 800af40:	4616      	mov	r6, r2
 800af42:	d505      	bpl.n	800af50 <__swrite+0x1e>
 800af44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af48:	2302      	movs	r3, #2
 800af4a:	2200      	movs	r2, #0
 800af4c:	f000 f92e 	bl	800b1ac <_lseek_r>
 800af50:	89a3      	ldrh	r3, [r4, #12]
 800af52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af5a:	81a3      	strh	r3, [r4, #12]
 800af5c:	4632      	mov	r2, r6
 800af5e:	463b      	mov	r3, r7
 800af60:	4628      	mov	r0, r5
 800af62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af66:	f000 b955 	b.w	800b214 <_write_r>

0800af6a <__sseek>:
 800af6a:	b510      	push	{r4, lr}
 800af6c:	460c      	mov	r4, r1
 800af6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af72:	f000 f91b 	bl	800b1ac <_lseek_r>
 800af76:	1c43      	adds	r3, r0, #1
 800af78:	89a3      	ldrh	r3, [r4, #12]
 800af7a:	bf15      	itete	ne
 800af7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af86:	81a3      	strheq	r3, [r4, #12]
 800af88:	bf18      	it	ne
 800af8a:	81a3      	strhne	r3, [r4, #12]
 800af8c:	bd10      	pop	{r4, pc}

0800af8e <__sclose>:
 800af8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af92:	f000 b89d 	b.w	800b0d0 <_close_r>

0800af96 <__swbuf_r>:
 800af96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af98:	460e      	mov	r6, r1
 800af9a:	4614      	mov	r4, r2
 800af9c:	4605      	mov	r5, r0
 800af9e:	b118      	cbz	r0, 800afa8 <__swbuf_r+0x12>
 800afa0:	6a03      	ldr	r3, [r0, #32]
 800afa2:	b90b      	cbnz	r3, 800afa8 <__swbuf_r+0x12>
 800afa4:	f7ff fed8 	bl	800ad58 <__sinit>
 800afa8:	69a3      	ldr	r3, [r4, #24]
 800afaa:	60a3      	str	r3, [r4, #8]
 800afac:	89a3      	ldrh	r3, [r4, #12]
 800afae:	071a      	lsls	r2, r3, #28
 800afb0:	d501      	bpl.n	800afb6 <__swbuf_r+0x20>
 800afb2:	6923      	ldr	r3, [r4, #16]
 800afb4:	b943      	cbnz	r3, 800afc8 <__swbuf_r+0x32>
 800afb6:	4621      	mov	r1, r4
 800afb8:	4628      	mov	r0, r5
 800afba:	f000 f82b 	bl	800b014 <__swsetup_r>
 800afbe:	b118      	cbz	r0, 800afc8 <__swbuf_r+0x32>
 800afc0:	f04f 37ff 	mov.w	r7, #4294967295
 800afc4:	4638      	mov	r0, r7
 800afc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afc8:	6823      	ldr	r3, [r4, #0]
 800afca:	6922      	ldr	r2, [r4, #16]
 800afcc:	1a98      	subs	r0, r3, r2
 800afce:	6963      	ldr	r3, [r4, #20]
 800afd0:	b2f6      	uxtb	r6, r6
 800afd2:	4283      	cmp	r3, r0
 800afd4:	4637      	mov	r7, r6
 800afd6:	dc05      	bgt.n	800afe4 <__swbuf_r+0x4e>
 800afd8:	4621      	mov	r1, r4
 800afda:	4628      	mov	r0, r5
 800afdc:	f000 fe5c 	bl	800bc98 <_fflush_r>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	d1ed      	bne.n	800afc0 <__swbuf_r+0x2a>
 800afe4:	68a3      	ldr	r3, [r4, #8]
 800afe6:	3b01      	subs	r3, #1
 800afe8:	60a3      	str	r3, [r4, #8]
 800afea:	6823      	ldr	r3, [r4, #0]
 800afec:	1c5a      	adds	r2, r3, #1
 800afee:	6022      	str	r2, [r4, #0]
 800aff0:	701e      	strb	r6, [r3, #0]
 800aff2:	6962      	ldr	r2, [r4, #20]
 800aff4:	1c43      	adds	r3, r0, #1
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d004      	beq.n	800b004 <__swbuf_r+0x6e>
 800affa:	89a3      	ldrh	r3, [r4, #12]
 800affc:	07db      	lsls	r3, r3, #31
 800affe:	d5e1      	bpl.n	800afc4 <__swbuf_r+0x2e>
 800b000:	2e0a      	cmp	r6, #10
 800b002:	d1df      	bne.n	800afc4 <__swbuf_r+0x2e>
 800b004:	4621      	mov	r1, r4
 800b006:	4628      	mov	r0, r5
 800b008:	f000 fe46 	bl	800bc98 <_fflush_r>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d0d9      	beq.n	800afc4 <__swbuf_r+0x2e>
 800b010:	e7d6      	b.n	800afc0 <__swbuf_r+0x2a>
	...

0800b014 <__swsetup_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4b29      	ldr	r3, [pc, #164]	@ (800b0bc <__swsetup_r+0xa8>)
 800b018:	4605      	mov	r5, r0
 800b01a:	6818      	ldr	r0, [r3, #0]
 800b01c:	460c      	mov	r4, r1
 800b01e:	b118      	cbz	r0, 800b028 <__swsetup_r+0x14>
 800b020:	6a03      	ldr	r3, [r0, #32]
 800b022:	b90b      	cbnz	r3, 800b028 <__swsetup_r+0x14>
 800b024:	f7ff fe98 	bl	800ad58 <__sinit>
 800b028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b02c:	0719      	lsls	r1, r3, #28
 800b02e:	d422      	bmi.n	800b076 <__swsetup_r+0x62>
 800b030:	06da      	lsls	r2, r3, #27
 800b032:	d407      	bmi.n	800b044 <__swsetup_r+0x30>
 800b034:	2209      	movs	r2, #9
 800b036:	602a      	str	r2, [r5, #0]
 800b038:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b03c:	81a3      	strh	r3, [r4, #12]
 800b03e:	f04f 30ff 	mov.w	r0, #4294967295
 800b042:	e033      	b.n	800b0ac <__swsetup_r+0x98>
 800b044:	0758      	lsls	r0, r3, #29
 800b046:	d512      	bpl.n	800b06e <__swsetup_r+0x5a>
 800b048:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b04a:	b141      	cbz	r1, 800b05e <__swsetup_r+0x4a>
 800b04c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b050:	4299      	cmp	r1, r3
 800b052:	d002      	beq.n	800b05a <__swsetup_r+0x46>
 800b054:	4628      	mov	r0, r5
 800b056:	f000 f92b 	bl	800b2b0 <_free_r>
 800b05a:	2300      	movs	r3, #0
 800b05c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b05e:	89a3      	ldrh	r3, [r4, #12]
 800b060:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b064:	81a3      	strh	r3, [r4, #12]
 800b066:	2300      	movs	r3, #0
 800b068:	6063      	str	r3, [r4, #4]
 800b06a:	6923      	ldr	r3, [r4, #16]
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	89a3      	ldrh	r3, [r4, #12]
 800b070:	f043 0308 	orr.w	r3, r3, #8
 800b074:	81a3      	strh	r3, [r4, #12]
 800b076:	6923      	ldr	r3, [r4, #16]
 800b078:	b94b      	cbnz	r3, 800b08e <__swsetup_r+0x7a>
 800b07a:	89a3      	ldrh	r3, [r4, #12]
 800b07c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b084:	d003      	beq.n	800b08e <__swsetup_r+0x7a>
 800b086:	4621      	mov	r1, r4
 800b088:	4628      	mov	r0, r5
 800b08a:	f000 fe53 	bl	800bd34 <__smakebuf_r>
 800b08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b092:	f013 0201 	ands.w	r2, r3, #1
 800b096:	d00a      	beq.n	800b0ae <__swsetup_r+0x9a>
 800b098:	2200      	movs	r2, #0
 800b09a:	60a2      	str	r2, [r4, #8]
 800b09c:	6962      	ldr	r2, [r4, #20]
 800b09e:	4252      	negs	r2, r2
 800b0a0:	61a2      	str	r2, [r4, #24]
 800b0a2:	6922      	ldr	r2, [r4, #16]
 800b0a4:	b942      	cbnz	r2, 800b0b8 <__swsetup_r+0xa4>
 800b0a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0aa:	d1c5      	bne.n	800b038 <__swsetup_r+0x24>
 800b0ac:	bd38      	pop	{r3, r4, r5, pc}
 800b0ae:	0799      	lsls	r1, r3, #30
 800b0b0:	bf58      	it	pl
 800b0b2:	6962      	ldrpl	r2, [r4, #20]
 800b0b4:	60a2      	str	r2, [r4, #8]
 800b0b6:	e7f4      	b.n	800b0a2 <__swsetup_r+0x8e>
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	e7f7      	b.n	800b0ac <__swsetup_r+0x98>
 800b0bc:	20000038 	.word	0x20000038

0800b0c0 <memset>:
 800b0c0:	4402      	add	r2, r0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	d100      	bne.n	800b0ca <memset+0xa>
 800b0c8:	4770      	bx	lr
 800b0ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b0ce:	e7f9      	b.n	800b0c4 <memset+0x4>

0800b0d0 <_close_r>:
 800b0d0:	b538      	push	{r3, r4, r5, lr}
 800b0d2:	4d06      	ldr	r5, [pc, #24]	@ (800b0ec <_close_r+0x1c>)
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	4608      	mov	r0, r1
 800b0da:	602b      	str	r3, [r5, #0]
 800b0dc:	f7f6 fb3d 	bl	800175a <_close>
 800b0e0:	1c43      	adds	r3, r0, #1
 800b0e2:	d102      	bne.n	800b0ea <_close_r+0x1a>
 800b0e4:	682b      	ldr	r3, [r5, #0]
 800b0e6:	b103      	cbz	r3, 800b0ea <_close_r+0x1a>
 800b0e8:	6023      	str	r3, [r4, #0]
 800b0ea:	bd38      	pop	{r3, r4, r5, pc}
 800b0ec:	2000c138 	.word	0x2000c138

0800b0f0 <_reclaim_reent>:
 800b0f0:	4b2d      	ldr	r3, [pc, #180]	@ (800b1a8 <_reclaim_reent+0xb8>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4283      	cmp	r3, r0
 800b0f6:	b570      	push	{r4, r5, r6, lr}
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	d053      	beq.n	800b1a4 <_reclaim_reent+0xb4>
 800b0fc:	69c3      	ldr	r3, [r0, #28]
 800b0fe:	b31b      	cbz	r3, 800b148 <_reclaim_reent+0x58>
 800b100:	68db      	ldr	r3, [r3, #12]
 800b102:	b163      	cbz	r3, 800b11e <_reclaim_reent+0x2e>
 800b104:	2500      	movs	r5, #0
 800b106:	69e3      	ldr	r3, [r4, #28]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	5959      	ldr	r1, [r3, r5]
 800b10c:	b9b1      	cbnz	r1, 800b13c <_reclaim_reent+0x4c>
 800b10e:	3504      	adds	r5, #4
 800b110:	2d80      	cmp	r5, #128	@ 0x80
 800b112:	d1f8      	bne.n	800b106 <_reclaim_reent+0x16>
 800b114:	69e3      	ldr	r3, [r4, #28]
 800b116:	4620      	mov	r0, r4
 800b118:	68d9      	ldr	r1, [r3, #12]
 800b11a:	f000 f8c9 	bl	800b2b0 <_free_r>
 800b11e:	69e3      	ldr	r3, [r4, #28]
 800b120:	6819      	ldr	r1, [r3, #0]
 800b122:	b111      	cbz	r1, 800b12a <_reclaim_reent+0x3a>
 800b124:	4620      	mov	r0, r4
 800b126:	f000 f8c3 	bl	800b2b0 <_free_r>
 800b12a:	69e3      	ldr	r3, [r4, #28]
 800b12c:	689d      	ldr	r5, [r3, #8]
 800b12e:	b15d      	cbz	r5, 800b148 <_reclaim_reent+0x58>
 800b130:	4629      	mov	r1, r5
 800b132:	4620      	mov	r0, r4
 800b134:	682d      	ldr	r5, [r5, #0]
 800b136:	f000 f8bb 	bl	800b2b0 <_free_r>
 800b13a:	e7f8      	b.n	800b12e <_reclaim_reent+0x3e>
 800b13c:	680e      	ldr	r6, [r1, #0]
 800b13e:	4620      	mov	r0, r4
 800b140:	f000 f8b6 	bl	800b2b0 <_free_r>
 800b144:	4631      	mov	r1, r6
 800b146:	e7e1      	b.n	800b10c <_reclaim_reent+0x1c>
 800b148:	6961      	ldr	r1, [r4, #20]
 800b14a:	b111      	cbz	r1, 800b152 <_reclaim_reent+0x62>
 800b14c:	4620      	mov	r0, r4
 800b14e:	f000 f8af 	bl	800b2b0 <_free_r>
 800b152:	69e1      	ldr	r1, [r4, #28]
 800b154:	b111      	cbz	r1, 800b15c <_reclaim_reent+0x6c>
 800b156:	4620      	mov	r0, r4
 800b158:	f000 f8aa 	bl	800b2b0 <_free_r>
 800b15c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b15e:	b111      	cbz	r1, 800b166 <_reclaim_reent+0x76>
 800b160:	4620      	mov	r0, r4
 800b162:	f000 f8a5 	bl	800b2b0 <_free_r>
 800b166:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b168:	b111      	cbz	r1, 800b170 <_reclaim_reent+0x80>
 800b16a:	4620      	mov	r0, r4
 800b16c:	f000 f8a0 	bl	800b2b0 <_free_r>
 800b170:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b172:	b111      	cbz	r1, 800b17a <_reclaim_reent+0x8a>
 800b174:	4620      	mov	r0, r4
 800b176:	f000 f89b 	bl	800b2b0 <_free_r>
 800b17a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b17c:	b111      	cbz	r1, 800b184 <_reclaim_reent+0x94>
 800b17e:	4620      	mov	r0, r4
 800b180:	f000 f896 	bl	800b2b0 <_free_r>
 800b184:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b186:	b111      	cbz	r1, 800b18e <_reclaim_reent+0x9e>
 800b188:	4620      	mov	r0, r4
 800b18a:	f000 f891 	bl	800b2b0 <_free_r>
 800b18e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b190:	b111      	cbz	r1, 800b198 <_reclaim_reent+0xa8>
 800b192:	4620      	mov	r0, r4
 800b194:	f000 f88c 	bl	800b2b0 <_free_r>
 800b198:	6a23      	ldr	r3, [r4, #32]
 800b19a:	b11b      	cbz	r3, 800b1a4 <_reclaim_reent+0xb4>
 800b19c:	4620      	mov	r0, r4
 800b19e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b1a2:	4718      	bx	r3
 800b1a4:	bd70      	pop	{r4, r5, r6, pc}
 800b1a6:	bf00      	nop
 800b1a8:	20000038 	.word	0x20000038

0800b1ac <_lseek_r>:
 800b1ac:	b538      	push	{r3, r4, r5, lr}
 800b1ae:	4d07      	ldr	r5, [pc, #28]	@ (800b1cc <_lseek_r+0x20>)
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	4608      	mov	r0, r1
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	602a      	str	r2, [r5, #0]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	f7f6 faf4 	bl	80017a8 <_lseek>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_lseek_r+0x1e>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_lseek_r+0x1e>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	2000c138 	.word	0x2000c138

0800b1d0 <_read_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	@ (800b1f0 <_read_r+0x20>)
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	4608      	mov	r0, r1
 800b1d8:	4611      	mov	r1, r2
 800b1da:	2200      	movs	r2, #0
 800b1dc:	602a      	str	r2, [r5, #0]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f7f6 fa82 	bl	80016e8 <_read>
 800b1e4:	1c43      	adds	r3, r0, #1
 800b1e6:	d102      	bne.n	800b1ee <_read_r+0x1e>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	b103      	cbz	r3, 800b1ee <_read_r+0x1e>
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
 800b1f0:	2000c138 	.word	0x2000c138

0800b1f4 <_sbrk_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d06      	ldr	r5, [pc, #24]	@ (800b210 <_sbrk_r+0x1c>)
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4608      	mov	r0, r1
 800b1fe:	602b      	str	r3, [r5, #0]
 800b200:	f7f6 fae0 	bl	80017c4 <_sbrk>
 800b204:	1c43      	adds	r3, r0, #1
 800b206:	d102      	bne.n	800b20e <_sbrk_r+0x1a>
 800b208:	682b      	ldr	r3, [r5, #0]
 800b20a:	b103      	cbz	r3, 800b20e <_sbrk_r+0x1a>
 800b20c:	6023      	str	r3, [r4, #0]
 800b20e:	bd38      	pop	{r3, r4, r5, pc}
 800b210:	2000c138 	.word	0x2000c138

0800b214 <_write_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4d07      	ldr	r5, [pc, #28]	@ (800b234 <_write_r+0x20>)
 800b218:	4604      	mov	r4, r0
 800b21a:	4608      	mov	r0, r1
 800b21c:	4611      	mov	r1, r2
 800b21e:	2200      	movs	r2, #0
 800b220:	602a      	str	r2, [r5, #0]
 800b222:	461a      	mov	r2, r3
 800b224:	f7f6 fa7d 	bl	8001722 <_write>
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	d102      	bne.n	800b232 <_write_r+0x1e>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	b103      	cbz	r3, 800b232 <_write_r+0x1e>
 800b230:	6023      	str	r3, [r4, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	2000c138 	.word	0x2000c138

0800b238 <__errno>:
 800b238:	4b01      	ldr	r3, [pc, #4]	@ (800b240 <__errno+0x8>)
 800b23a:	6818      	ldr	r0, [r3, #0]
 800b23c:	4770      	bx	lr
 800b23e:	bf00      	nop
 800b240:	20000038 	.word	0x20000038

0800b244 <__libc_init_array>:
 800b244:	b570      	push	{r4, r5, r6, lr}
 800b246:	4d0d      	ldr	r5, [pc, #52]	@ (800b27c <__libc_init_array+0x38>)
 800b248:	4c0d      	ldr	r4, [pc, #52]	@ (800b280 <__libc_init_array+0x3c>)
 800b24a:	1b64      	subs	r4, r4, r5
 800b24c:	10a4      	asrs	r4, r4, #2
 800b24e:	2600      	movs	r6, #0
 800b250:	42a6      	cmp	r6, r4
 800b252:	d109      	bne.n	800b268 <__libc_init_array+0x24>
 800b254:	4d0b      	ldr	r5, [pc, #44]	@ (800b284 <__libc_init_array+0x40>)
 800b256:	4c0c      	ldr	r4, [pc, #48]	@ (800b288 <__libc_init_array+0x44>)
 800b258:	f000 fe1a 	bl	800be90 <_init>
 800b25c:	1b64      	subs	r4, r4, r5
 800b25e:	10a4      	asrs	r4, r4, #2
 800b260:	2600      	movs	r6, #0
 800b262:	42a6      	cmp	r6, r4
 800b264:	d105      	bne.n	800b272 <__libc_init_array+0x2e>
 800b266:	bd70      	pop	{r4, r5, r6, pc}
 800b268:	f855 3b04 	ldr.w	r3, [r5], #4
 800b26c:	4798      	blx	r3
 800b26e:	3601      	adds	r6, #1
 800b270:	e7ee      	b.n	800b250 <__libc_init_array+0xc>
 800b272:	f855 3b04 	ldr.w	r3, [r5], #4
 800b276:	4798      	blx	r3
 800b278:	3601      	adds	r6, #1
 800b27a:	e7f2      	b.n	800b262 <__libc_init_array+0x1e>
 800b27c:	0800c274 	.word	0x0800c274
 800b280:	0800c274 	.word	0x0800c274
 800b284:	0800c274 	.word	0x0800c274
 800b288:	0800c278 	.word	0x0800c278

0800b28c <__retarget_lock_init_recursive>:
 800b28c:	4770      	bx	lr

0800b28e <__retarget_lock_acquire_recursive>:
 800b28e:	4770      	bx	lr

0800b290 <__retarget_lock_release_recursive>:
 800b290:	4770      	bx	lr

0800b292 <memcpy>:
 800b292:	440a      	add	r2, r1
 800b294:	4291      	cmp	r1, r2
 800b296:	f100 33ff 	add.w	r3, r0, #4294967295
 800b29a:	d100      	bne.n	800b29e <memcpy+0xc>
 800b29c:	4770      	bx	lr
 800b29e:	b510      	push	{r4, lr}
 800b2a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2a8:	4291      	cmp	r1, r2
 800b2aa:	d1f9      	bne.n	800b2a0 <memcpy+0xe>
 800b2ac:	bd10      	pop	{r4, pc}
	...

0800b2b0 <_free_r>:
 800b2b0:	b538      	push	{r3, r4, r5, lr}
 800b2b2:	4605      	mov	r5, r0
 800b2b4:	2900      	cmp	r1, #0
 800b2b6:	d041      	beq.n	800b33c <_free_r+0x8c>
 800b2b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2bc:	1f0c      	subs	r4, r1, #4
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	bfb8      	it	lt
 800b2c2:	18e4      	addlt	r4, r4, r3
 800b2c4:	f7ff fc2c 	bl	800ab20 <__malloc_lock>
 800b2c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b340 <_free_r+0x90>)
 800b2ca:	6813      	ldr	r3, [r2, #0]
 800b2cc:	b933      	cbnz	r3, 800b2dc <_free_r+0x2c>
 800b2ce:	6063      	str	r3, [r4, #4]
 800b2d0:	6014      	str	r4, [r2, #0]
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2d8:	f7ff bc28 	b.w	800ab2c <__malloc_unlock>
 800b2dc:	42a3      	cmp	r3, r4
 800b2de:	d908      	bls.n	800b2f2 <_free_r+0x42>
 800b2e0:	6820      	ldr	r0, [r4, #0]
 800b2e2:	1821      	adds	r1, r4, r0
 800b2e4:	428b      	cmp	r3, r1
 800b2e6:	bf01      	itttt	eq
 800b2e8:	6819      	ldreq	r1, [r3, #0]
 800b2ea:	685b      	ldreq	r3, [r3, #4]
 800b2ec:	1809      	addeq	r1, r1, r0
 800b2ee:	6021      	streq	r1, [r4, #0]
 800b2f0:	e7ed      	b.n	800b2ce <_free_r+0x1e>
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	b10b      	cbz	r3, 800b2fc <_free_r+0x4c>
 800b2f8:	42a3      	cmp	r3, r4
 800b2fa:	d9fa      	bls.n	800b2f2 <_free_r+0x42>
 800b2fc:	6811      	ldr	r1, [r2, #0]
 800b2fe:	1850      	adds	r0, r2, r1
 800b300:	42a0      	cmp	r0, r4
 800b302:	d10b      	bne.n	800b31c <_free_r+0x6c>
 800b304:	6820      	ldr	r0, [r4, #0]
 800b306:	4401      	add	r1, r0
 800b308:	1850      	adds	r0, r2, r1
 800b30a:	4283      	cmp	r3, r0
 800b30c:	6011      	str	r1, [r2, #0]
 800b30e:	d1e0      	bne.n	800b2d2 <_free_r+0x22>
 800b310:	6818      	ldr	r0, [r3, #0]
 800b312:	685b      	ldr	r3, [r3, #4]
 800b314:	6053      	str	r3, [r2, #4]
 800b316:	4408      	add	r0, r1
 800b318:	6010      	str	r0, [r2, #0]
 800b31a:	e7da      	b.n	800b2d2 <_free_r+0x22>
 800b31c:	d902      	bls.n	800b324 <_free_r+0x74>
 800b31e:	230c      	movs	r3, #12
 800b320:	602b      	str	r3, [r5, #0]
 800b322:	e7d6      	b.n	800b2d2 <_free_r+0x22>
 800b324:	6820      	ldr	r0, [r4, #0]
 800b326:	1821      	adds	r1, r4, r0
 800b328:	428b      	cmp	r3, r1
 800b32a:	bf04      	itt	eq
 800b32c:	6819      	ldreq	r1, [r3, #0]
 800b32e:	685b      	ldreq	r3, [r3, #4]
 800b330:	6063      	str	r3, [r4, #4]
 800b332:	bf04      	itt	eq
 800b334:	1809      	addeq	r1, r1, r0
 800b336:	6021      	streq	r1, [r4, #0]
 800b338:	6054      	str	r4, [r2, #4]
 800b33a:	e7ca      	b.n	800b2d2 <_free_r+0x22>
 800b33c:	bd38      	pop	{r3, r4, r5, pc}
 800b33e:	bf00      	nop
 800b340:	2000bff8 	.word	0x2000bff8

0800b344 <__ssputs_r>:
 800b344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b348:	688e      	ldr	r6, [r1, #8]
 800b34a:	461f      	mov	r7, r3
 800b34c:	42be      	cmp	r6, r7
 800b34e:	680b      	ldr	r3, [r1, #0]
 800b350:	4682      	mov	sl, r0
 800b352:	460c      	mov	r4, r1
 800b354:	4690      	mov	r8, r2
 800b356:	d82d      	bhi.n	800b3b4 <__ssputs_r+0x70>
 800b358:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b35c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b360:	d026      	beq.n	800b3b0 <__ssputs_r+0x6c>
 800b362:	6965      	ldr	r5, [r4, #20]
 800b364:	6909      	ldr	r1, [r1, #16]
 800b366:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b36a:	eba3 0901 	sub.w	r9, r3, r1
 800b36e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b372:	1c7b      	adds	r3, r7, #1
 800b374:	444b      	add	r3, r9
 800b376:	106d      	asrs	r5, r5, #1
 800b378:	429d      	cmp	r5, r3
 800b37a:	bf38      	it	cc
 800b37c:	461d      	movcc	r5, r3
 800b37e:	0553      	lsls	r3, r2, #21
 800b380:	d527      	bpl.n	800b3d2 <__ssputs_r+0x8e>
 800b382:	4629      	mov	r1, r5
 800b384:	f7ff fb4c 	bl	800aa20 <_malloc_r>
 800b388:	4606      	mov	r6, r0
 800b38a:	b360      	cbz	r0, 800b3e6 <__ssputs_r+0xa2>
 800b38c:	6921      	ldr	r1, [r4, #16]
 800b38e:	464a      	mov	r2, r9
 800b390:	f7ff ff7f 	bl	800b292 <memcpy>
 800b394:	89a3      	ldrh	r3, [r4, #12]
 800b396:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b39a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b39e:	81a3      	strh	r3, [r4, #12]
 800b3a0:	6126      	str	r6, [r4, #16]
 800b3a2:	6165      	str	r5, [r4, #20]
 800b3a4:	444e      	add	r6, r9
 800b3a6:	eba5 0509 	sub.w	r5, r5, r9
 800b3aa:	6026      	str	r6, [r4, #0]
 800b3ac:	60a5      	str	r5, [r4, #8]
 800b3ae:	463e      	mov	r6, r7
 800b3b0:	42be      	cmp	r6, r7
 800b3b2:	d900      	bls.n	800b3b6 <__ssputs_r+0x72>
 800b3b4:	463e      	mov	r6, r7
 800b3b6:	6820      	ldr	r0, [r4, #0]
 800b3b8:	4632      	mov	r2, r6
 800b3ba:	4641      	mov	r1, r8
 800b3bc:	f000 fcf6 	bl	800bdac <memmove>
 800b3c0:	68a3      	ldr	r3, [r4, #8]
 800b3c2:	1b9b      	subs	r3, r3, r6
 800b3c4:	60a3      	str	r3, [r4, #8]
 800b3c6:	6823      	ldr	r3, [r4, #0]
 800b3c8:	4433      	add	r3, r6
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d2:	462a      	mov	r2, r5
 800b3d4:	f000 fd26 	bl	800be24 <_realloc_r>
 800b3d8:	4606      	mov	r6, r0
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	d1e0      	bne.n	800b3a0 <__ssputs_r+0x5c>
 800b3de:	6921      	ldr	r1, [r4, #16]
 800b3e0:	4650      	mov	r0, sl
 800b3e2:	f7ff ff65 	bl	800b2b0 <_free_r>
 800b3e6:	230c      	movs	r3, #12
 800b3e8:	f8ca 3000 	str.w	r3, [sl]
 800b3ec:	89a3      	ldrh	r3, [r4, #12]
 800b3ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f8:	e7e9      	b.n	800b3ce <__ssputs_r+0x8a>
	...

0800b3fc <_svfiprintf_r>:
 800b3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b400:	4698      	mov	r8, r3
 800b402:	898b      	ldrh	r3, [r1, #12]
 800b404:	061b      	lsls	r3, r3, #24
 800b406:	b09d      	sub	sp, #116	@ 0x74
 800b408:	4607      	mov	r7, r0
 800b40a:	460d      	mov	r5, r1
 800b40c:	4614      	mov	r4, r2
 800b40e:	d510      	bpl.n	800b432 <_svfiprintf_r+0x36>
 800b410:	690b      	ldr	r3, [r1, #16]
 800b412:	b973      	cbnz	r3, 800b432 <_svfiprintf_r+0x36>
 800b414:	2140      	movs	r1, #64	@ 0x40
 800b416:	f7ff fb03 	bl	800aa20 <_malloc_r>
 800b41a:	6028      	str	r0, [r5, #0]
 800b41c:	6128      	str	r0, [r5, #16]
 800b41e:	b930      	cbnz	r0, 800b42e <_svfiprintf_r+0x32>
 800b420:	230c      	movs	r3, #12
 800b422:	603b      	str	r3, [r7, #0]
 800b424:	f04f 30ff 	mov.w	r0, #4294967295
 800b428:	b01d      	add	sp, #116	@ 0x74
 800b42a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42e:	2340      	movs	r3, #64	@ 0x40
 800b430:	616b      	str	r3, [r5, #20]
 800b432:	2300      	movs	r3, #0
 800b434:	9309      	str	r3, [sp, #36]	@ 0x24
 800b436:	2320      	movs	r3, #32
 800b438:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b43c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b440:	2330      	movs	r3, #48	@ 0x30
 800b442:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5e0 <_svfiprintf_r+0x1e4>
 800b446:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b44a:	f04f 0901 	mov.w	r9, #1
 800b44e:	4623      	mov	r3, r4
 800b450:	469a      	mov	sl, r3
 800b452:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b456:	b10a      	cbz	r2, 800b45c <_svfiprintf_r+0x60>
 800b458:	2a25      	cmp	r2, #37	@ 0x25
 800b45a:	d1f9      	bne.n	800b450 <_svfiprintf_r+0x54>
 800b45c:	ebba 0b04 	subs.w	fp, sl, r4
 800b460:	d00b      	beq.n	800b47a <_svfiprintf_r+0x7e>
 800b462:	465b      	mov	r3, fp
 800b464:	4622      	mov	r2, r4
 800b466:	4629      	mov	r1, r5
 800b468:	4638      	mov	r0, r7
 800b46a:	f7ff ff6b 	bl	800b344 <__ssputs_r>
 800b46e:	3001      	adds	r0, #1
 800b470:	f000 80a7 	beq.w	800b5c2 <_svfiprintf_r+0x1c6>
 800b474:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b476:	445a      	add	r2, fp
 800b478:	9209      	str	r2, [sp, #36]	@ 0x24
 800b47a:	f89a 3000 	ldrb.w	r3, [sl]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f000 809f 	beq.w	800b5c2 <_svfiprintf_r+0x1c6>
 800b484:	2300      	movs	r3, #0
 800b486:	f04f 32ff 	mov.w	r2, #4294967295
 800b48a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b48e:	f10a 0a01 	add.w	sl, sl, #1
 800b492:	9304      	str	r3, [sp, #16]
 800b494:	9307      	str	r3, [sp, #28]
 800b496:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b49a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b49c:	4654      	mov	r4, sl
 800b49e:	2205      	movs	r2, #5
 800b4a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a4:	484e      	ldr	r0, [pc, #312]	@ (800b5e0 <_svfiprintf_r+0x1e4>)
 800b4a6:	f7f4 fe93 	bl	80001d0 <memchr>
 800b4aa:	9a04      	ldr	r2, [sp, #16]
 800b4ac:	b9d8      	cbnz	r0, 800b4e6 <_svfiprintf_r+0xea>
 800b4ae:	06d0      	lsls	r0, r2, #27
 800b4b0:	bf44      	itt	mi
 800b4b2:	2320      	movmi	r3, #32
 800b4b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4b8:	0711      	lsls	r1, r2, #28
 800b4ba:	bf44      	itt	mi
 800b4bc:	232b      	movmi	r3, #43	@ 0x2b
 800b4be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4c8:	d015      	beq.n	800b4f6 <_svfiprintf_r+0xfa>
 800b4ca:	9a07      	ldr	r2, [sp, #28]
 800b4cc:	4654      	mov	r4, sl
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	f04f 0c0a 	mov.w	ip, #10
 800b4d4:	4621      	mov	r1, r4
 800b4d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4da:	3b30      	subs	r3, #48	@ 0x30
 800b4dc:	2b09      	cmp	r3, #9
 800b4de:	d94b      	bls.n	800b578 <_svfiprintf_r+0x17c>
 800b4e0:	b1b0      	cbz	r0, 800b510 <_svfiprintf_r+0x114>
 800b4e2:	9207      	str	r2, [sp, #28]
 800b4e4:	e014      	b.n	800b510 <_svfiprintf_r+0x114>
 800b4e6:	eba0 0308 	sub.w	r3, r0, r8
 800b4ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	9304      	str	r3, [sp, #16]
 800b4f2:	46a2      	mov	sl, r4
 800b4f4:	e7d2      	b.n	800b49c <_svfiprintf_r+0xa0>
 800b4f6:	9b03      	ldr	r3, [sp, #12]
 800b4f8:	1d19      	adds	r1, r3, #4
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	9103      	str	r1, [sp, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	bfbb      	ittet	lt
 800b502:	425b      	neglt	r3, r3
 800b504:	f042 0202 	orrlt.w	r2, r2, #2
 800b508:	9307      	strge	r3, [sp, #28]
 800b50a:	9307      	strlt	r3, [sp, #28]
 800b50c:	bfb8      	it	lt
 800b50e:	9204      	strlt	r2, [sp, #16]
 800b510:	7823      	ldrb	r3, [r4, #0]
 800b512:	2b2e      	cmp	r3, #46	@ 0x2e
 800b514:	d10a      	bne.n	800b52c <_svfiprintf_r+0x130>
 800b516:	7863      	ldrb	r3, [r4, #1]
 800b518:	2b2a      	cmp	r3, #42	@ 0x2a
 800b51a:	d132      	bne.n	800b582 <_svfiprintf_r+0x186>
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	1d1a      	adds	r2, r3, #4
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	9203      	str	r2, [sp, #12]
 800b524:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b528:	3402      	adds	r4, #2
 800b52a:	9305      	str	r3, [sp, #20]
 800b52c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5f0 <_svfiprintf_r+0x1f4>
 800b530:	7821      	ldrb	r1, [r4, #0]
 800b532:	2203      	movs	r2, #3
 800b534:	4650      	mov	r0, sl
 800b536:	f7f4 fe4b 	bl	80001d0 <memchr>
 800b53a:	b138      	cbz	r0, 800b54c <_svfiprintf_r+0x150>
 800b53c:	9b04      	ldr	r3, [sp, #16]
 800b53e:	eba0 000a 	sub.w	r0, r0, sl
 800b542:	2240      	movs	r2, #64	@ 0x40
 800b544:	4082      	lsls	r2, r0
 800b546:	4313      	orrs	r3, r2
 800b548:	3401      	adds	r4, #1
 800b54a:	9304      	str	r3, [sp, #16]
 800b54c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b550:	4824      	ldr	r0, [pc, #144]	@ (800b5e4 <_svfiprintf_r+0x1e8>)
 800b552:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b556:	2206      	movs	r2, #6
 800b558:	f7f4 fe3a 	bl	80001d0 <memchr>
 800b55c:	2800      	cmp	r0, #0
 800b55e:	d036      	beq.n	800b5ce <_svfiprintf_r+0x1d2>
 800b560:	4b21      	ldr	r3, [pc, #132]	@ (800b5e8 <_svfiprintf_r+0x1ec>)
 800b562:	bb1b      	cbnz	r3, 800b5ac <_svfiprintf_r+0x1b0>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	3307      	adds	r3, #7
 800b568:	f023 0307 	bic.w	r3, r3, #7
 800b56c:	3308      	adds	r3, #8
 800b56e:	9303      	str	r3, [sp, #12]
 800b570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b572:	4433      	add	r3, r6
 800b574:	9309      	str	r3, [sp, #36]	@ 0x24
 800b576:	e76a      	b.n	800b44e <_svfiprintf_r+0x52>
 800b578:	fb0c 3202 	mla	r2, ip, r2, r3
 800b57c:	460c      	mov	r4, r1
 800b57e:	2001      	movs	r0, #1
 800b580:	e7a8      	b.n	800b4d4 <_svfiprintf_r+0xd8>
 800b582:	2300      	movs	r3, #0
 800b584:	3401      	adds	r4, #1
 800b586:	9305      	str	r3, [sp, #20]
 800b588:	4619      	mov	r1, r3
 800b58a:	f04f 0c0a 	mov.w	ip, #10
 800b58e:	4620      	mov	r0, r4
 800b590:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b594:	3a30      	subs	r2, #48	@ 0x30
 800b596:	2a09      	cmp	r2, #9
 800b598:	d903      	bls.n	800b5a2 <_svfiprintf_r+0x1a6>
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d0c6      	beq.n	800b52c <_svfiprintf_r+0x130>
 800b59e:	9105      	str	r1, [sp, #20]
 800b5a0:	e7c4      	b.n	800b52c <_svfiprintf_r+0x130>
 800b5a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5a6:	4604      	mov	r4, r0
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e7f0      	b.n	800b58e <_svfiprintf_r+0x192>
 800b5ac:	ab03      	add	r3, sp, #12
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	462a      	mov	r2, r5
 800b5b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b5ec <_svfiprintf_r+0x1f0>)
 800b5b4:	a904      	add	r1, sp, #16
 800b5b6:	4638      	mov	r0, r7
 800b5b8:	f3af 8000 	nop.w
 800b5bc:	1c42      	adds	r2, r0, #1
 800b5be:	4606      	mov	r6, r0
 800b5c0:	d1d6      	bne.n	800b570 <_svfiprintf_r+0x174>
 800b5c2:	89ab      	ldrh	r3, [r5, #12]
 800b5c4:	065b      	lsls	r3, r3, #25
 800b5c6:	f53f af2d 	bmi.w	800b424 <_svfiprintf_r+0x28>
 800b5ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5cc:	e72c      	b.n	800b428 <_svfiprintf_r+0x2c>
 800b5ce:	ab03      	add	r3, sp, #12
 800b5d0:	9300      	str	r3, [sp, #0]
 800b5d2:	462a      	mov	r2, r5
 800b5d4:	4b05      	ldr	r3, [pc, #20]	@ (800b5ec <_svfiprintf_r+0x1f0>)
 800b5d6:	a904      	add	r1, sp, #16
 800b5d8:	4638      	mov	r0, r7
 800b5da:	f000 f9bb 	bl	800b954 <_printf_i>
 800b5de:	e7ed      	b.n	800b5bc <_svfiprintf_r+0x1c0>
 800b5e0:	0800c239 	.word	0x0800c239
 800b5e4:	0800c243 	.word	0x0800c243
 800b5e8:	00000000 	.word	0x00000000
 800b5ec:	0800b345 	.word	0x0800b345
 800b5f0:	0800c23f 	.word	0x0800c23f

0800b5f4 <__sfputc_r>:
 800b5f4:	6893      	ldr	r3, [r2, #8]
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	b410      	push	{r4}
 800b5fc:	6093      	str	r3, [r2, #8]
 800b5fe:	da08      	bge.n	800b612 <__sfputc_r+0x1e>
 800b600:	6994      	ldr	r4, [r2, #24]
 800b602:	42a3      	cmp	r3, r4
 800b604:	db01      	blt.n	800b60a <__sfputc_r+0x16>
 800b606:	290a      	cmp	r1, #10
 800b608:	d103      	bne.n	800b612 <__sfputc_r+0x1e>
 800b60a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b60e:	f7ff bcc2 	b.w	800af96 <__swbuf_r>
 800b612:	6813      	ldr	r3, [r2, #0]
 800b614:	1c58      	adds	r0, r3, #1
 800b616:	6010      	str	r0, [r2, #0]
 800b618:	7019      	strb	r1, [r3, #0]
 800b61a:	4608      	mov	r0, r1
 800b61c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b620:	4770      	bx	lr

0800b622 <__sfputs_r>:
 800b622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b624:	4606      	mov	r6, r0
 800b626:	460f      	mov	r7, r1
 800b628:	4614      	mov	r4, r2
 800b62a:	18d5      	adds	r5, r2, r3
 800b62c:	42ac      	cmp	r4, r5
 800b62e:	d101      	bne.n	800b634 <__sfputs_r+0x12>
 800b630:	2000      	movs	r0, #0
 800b632:	e007      	b.n	800b644 <__sfputs_r+0x22>
 800b634:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b638:	463a      	mov	r2, r7
 800b63a:	4630      	mov	r0, r6
 800b63c:	f7ff ffda 	bl	800b5f4 <__sfputc_r>
 800b640:	1c43      	adds	r3, r0, #1
 800b642:	d1f3      	bne.n	800b62c <__sfputs_r+0xa>
 800b644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b648 <_vfiprintf_r>:
 800b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	460d      	mov	r5, r1
 800b64e:	b09d      	sub	sp, #116	@ 0x74
 800b650:	4614      	mov	r4, r2
 800b652:	4698      	mov	r8, r3
 800b654:	4606      	mov	r6, r0
 800b656:	b118      	cbz	r0, 800b660 <_vfiprintf_r+0x18>
 800b658:	6a03      	ldr	r3, [r0, #32]
 800b65a:	b90b      	cbnz	r3, 800b660 <_vfiprintf_r+0x18>
 800b65c:	f7ff fb7c 	bl	800ad58 <__sinit>
 800b660:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b662:	07d9      	lsls	r1, r3, #31
 800b664:	d405      	bmi.n	800b672 <_vfiprintf_r+0x2a>
 800b666:	89ab      	ldrh	r3, [r5, #12]
 800b668:	059a      	lsls	r2, r3, #22
 800b66a:	d402      	bmi.n	800b672 <_vfiprintf_r+0x2a>
 800b66c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b66e:	f7ff fe0e 	bl	800b28e <__retarget_lock_acquire_recursive>
 800b672:	89ab      	ldrh	r3, [r5, #12]
 800b674:	071b      	lsls	r3, r3, #28
 800b676:	d501      	bpl.n	800b67c <_vfiprintf_r+0x34>
 800b678:	692b      	ldr	r3, [r5, #16]
 800b67a:	b99b      	cbnz	r3, 800b6a4 <_vfiprintf_r+0x5c>
 800b67c:	4629      	mov	r1, r5
 800b67e:	4630      	mov	r0, r6
 800b680:	f7ff fcc8 	bl	800b014 <__swsetup_r>
 800b684:	b170      	cbz	r0, 800b6a4 <_vfiprintf_r+0x5c>
 800b686:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b688:	07dc      	lsls	r4, r3, #31
 800b68a:	d504      	bpl.n	800b696 <_vfiprintf_r+0x4e>
 800b68c:	f04f 30ff 	mov.w	r0, #4294967295
 800b690:	b01d      	add	sp, #116	@ 0x74
 800b692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b696:	89ab      	ldrh	r3, [r5, #12]
 800b698:	0598      	lsls	r0, r3, #22
 800b69a:	d4f7      	bmi.n	800b68c <_vfiprintf_r+0x44>
 800b69c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b69e:	f7ff fdf7 	bl	800b290 <__retarget_lock_release_recursive>
 800b6a2:	e7f3      	b.n	800b68c <_vfiprintf_r+0x44>
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a8:	2320      	movs	r3, #32
 800b6aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b6ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6b2:	2330      	movs	r3, #48	@ 0x30
 800b6b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b864 <_vfiprintf_r+0x21c>
 800b6b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b6bc:	f04f 0901 	mov.w	r9, #1
 800b6c0:	4623      	mov	r3, r4
 800b6c2:	469a      	mov	sl, r3
 800b6c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6c8:	b10a      	cbz	r2, 800b6ce <_vfiprintf_r+0x86>
 800b6ca:	2a25      	cmp	r2, #37	@ 0x25
 800b6cc:	d1f9      	bne.n	800b6c2 <_vfiprintf_r+0x7a>
 800b6ce:	ebba 0b04 	subs.w	fp, sl, r4
 800b6d2:	d00b      	beq.n	800b6ec <_vfiprintf_r+0xa4>
 800b6d4:	465b      	mov	r3, fp
 800b6d6:	4622      	mov	r2, r4
 800b6d8:	4629      	mov	r1, r5
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f7ff ffa1 	bl	800b622 <__sfputs_r>
 800b6e0:	3001      	adds	r0, #1
 800b6e2:	f000 80a7 	beq.w	800b834 <_vfiprintf_r+0x1ec>
 800b6e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6e8:	445a      	add	r2, fp
 800b6ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f000 809f 	beq.w	800b834 <_vfiprintf_r+0x1ec>
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b700:	f10a 0a01 	add.w	sl, sl, #1
 800b704:	9304      	str	r3, [sp, #16]
 800b706:	9307      	str	r3, [sp, #28]
 800b708:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b70c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b70e:	4654      	mov	r4, sl
 800b710:	2205      	movs	r2, #5
 800b712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b716:	4853      	ldr	r0, [pc, #332]	@ (800b864 <_vfiprintf_r+0x21c>)
 800b718:	f7f4 fd5a 	bl	80001d0 <memchr>
 800b71c:	9a04      	ldr	r2, [sp, #16]
 800b71e:	b9d8      	cbnz	r0, 800b758 <_vfiprintf_r+0x110>
 800b720:	06d1      	lsls	r1, r2, #27
 800b722:	bf44      	itt	mi
 800b724:	2320      	movmi	r3, #32
 800b726:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b72a:	0713      	lsls	r3, r2, #28
 800b72c:	bf44      	itt	mi
 800b72e:	232b      	movmi	r3, #43	@ 0x2b
 800b730:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b734:	f89a 3000 	ldrb.w	r3, [sl]
 800b738:	2b2a      	cmp	r3, #42	@ 0x2a
 800b73a:	d015      	beq.n	800b768 <_vfiprintf_r+0x120>
 800b73c:	9a07      	ldr	r2, [sp, #28]
 800b73e:	4654      	mov	r4, sl
 800b740:	2000      	movs	r0, #0
 800b742:	f04f 0c0a 	mov.w	ip, #10
 800b746:	4621      	mov	r1, r4
 800b748:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b74c:	3b30      	subs	r3, #48	@ 0x30
 800b74e:	2b09      	cmp	r3, #9
 800b750:	d94b      	bls.n	800b7ea <_vfiprintf_r+0x1a2>
 800b752:	b1b0      	cbz	r0, 800b782 <_vfiprintf_r+0x13a>
 800b754:	9207      	str	r2, [sp, #28]
 800b756:	e014      	b.n	800b782 <_vfiprintf_r+0x13a>
 800b758:	eba0 0308 	sub.w	r3, r0, r8
 800b75c:	fa09 f303 	lsl.w	r3, r9, r3
 800b760:	4313      	orrs	r3, r2
 800b762:	9304      	str	r3, [sp, #16]
 800b764:	46a2      	mov	sl, r4
 800b766:	e7d2      	b.n	800b70e <_vfiprintf_r+0xc6>
 800b768:	9b03      	ldr	r3, [sp, #12]
 800b76a:	1d19      	adds	r1, r3, #4
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	9103      	str	r1, [sp, #12]
 800b770:	2b00      	cmp	r3, #0
 800b772:	bfbb      	ittet	lt
 800b774:	425b      	neglt	r3, r3
 800b776:	f042 0202 	orrlt.w	r2, r2, #2
 800b77a:	9307      	strge	r3, [sp, #28]
 800b77c:	9307      	strlt	r3, [sp, #28]
 800b77e:	bfb8      	it	lt
 800b780:	9204      	strlt	r2, [sp, #16]
 800b782:	7823      	ldrb	r3, [r4, #0]
 800b784:	2b2e      	cmp	r3, #46	@ 0x2e
 800b786:	d10a      	bne.n	800b79e <_vfiprintf_r+0x156>
 800b788:	7863      	ldrb	r3, [r4, #1]
 800b78a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b78c:	d132      	bne.n	800b7f4 <_vfiprintf_r+0x1ac>
 800b78e:	9b03      	ldr	r3, [sp, #12]
 800b790:	1d1a      	adds	r2, r3, #4
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	9203      	str	r2, [sp, #12]
 800b796:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b79a:	3402      	adds	r4, #2
 800b79c:	9305      	str	r3, [sp, #20]
 800b79e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b874 <_vfiprintf_r+0x22c>
 800b7a2:	7821      	ldrb	r1, [r4, #0]
 800b7a4:	2203      	movs	r2, #3
 800b7a6:	4650      	mov	r0, sl
 800b7a8:	f7f4 fd12 	bl	80001d0 <memchr>
 800b7ac:	b138      	cbz	r0, 800b7be <_vfiprintf_r+0x176>
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	eba0 000a 	sub.w	r0, r0, sl
 800b7b4:	2240      	movs	r2, #64	@ 0x40
 800b7b6:	4082      	lsls	r2, r0
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	3401      	adds	r4, #1
 800b7bc:	9304      	str	r3, [sp, #16]
 800b7be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c2:	4829      	ldr	r0, [pc, #164]	@ (800b868 <_vfiprintf_r+0x220>)
 800b7c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7c8:	2206      	movs	r2, #6
 800b7ca:	f7f4 fd01 	bl	80001d0 <memchr>
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	d03f      	beq.n	800b852 <_vfiprintf_r+0x20a>
 800b7d2:	4b26      	ldr	r3, [pc, #152]	@ (800b86c <_vfiprintf_r+0x224>)
 800b7d4:	bb1b      	cbnz	r3, 800b81e <_vfiprintf_r+0x1d6>
 800b7d6:	9b03      	ldr	r3, [sp, #12]
 800b7d8:	3307      	adds	r3, #7
 800b7da:	f023 0307 	bic.w	r3, r3, #7
 800b7de:	3308      	adds	r3, #8
 800b7e0:	9303      	str	r3, [sp, #12]
 800b7e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7e4:	443b      	add	r3, r7
 800b7e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7e8:	e76a      	b.n	800b6c0 <_vfiprintf_r+0x78>
 800b7ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ee:	460c      	mov	r4, r1
 800b7f0:	2001      	movs	r0, #1
 800b7f2:	e7a8      	b.n	800b746 <_vfiprintf_r+0xfe>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	3401      	adds	r4, #1
 800b7f8:	9305      	str	r3, [sp, #20]
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	f04f 0c0a 	mov.w	ip, #10
 800b800:	4620      	mov	r0, r4
 800b802:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b806:	3a30      	subs	r2, #48	@ 0x30
 800b808:	2a09      	cmp	r2, #9
 800b80a:	d903      	bls.n	800b814 <_vfiprintf_r+0x1cc>
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d0c6      	beq.n	800b79e <_vfiprintf_r+0x156>
 800b810:	9105      	str	r1, [sp, #20]
 800b812:	e7c4      	b.n	800b79e <_vfiprintf_r+0x156>
 800b814:	fb0c 2101 	mla	r1, ip, r1, r2
 800b818:	4604      	mov	r4, r0
 800b81a:	2301      	movs	r3, #1
 800b81c:	e7f0      	b.n	800b800 <_vfiprintf_r+0x1b8>
 800b81e:	ab03      	add	r3, sp, #12
 800b820:	9300      	str	r3, [sp, #0]
 800b822:	462a      	mov	r2, r5
 800b824:	4b12      	ldr	r3, [pc, #72]	@ (800b870 <_vfiprintf_r+0x228>)
 800b826:	a904      	add	r1, sp, #16
 800b828:	4630      	mov	r0, r6
 800b82a:	f3af 8000 	nop.w
 800b82e:	4607      	mov	r7, r0
 800b830:	1c78      	adds	r0, r7, #1
 800b832:	d1d6      	bne.n	800b7e2 <_vfiprintf_r+0x19a>
 800b834:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b836:	07d9      	lsls	r1, r3, #31
 800b838:	d405      	bmi.n	800b846 <_vfiprintf_r+0x1fe>
 800b83a:	89ab      	ldrh	r3, [r5, #12]
 800b83c:	059a      	lsls	r2, r3, #22
 800b83e:	d402      	bmi.n	800b846 <_vfiprintf_r+0x1fe>
 800b840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b842:	f7ff fd25 	bl	800b290 <__retarget_lock_release_recursive>
 800b846:	89ab      	ldrh	r3, [r5, #12]
 800b848:	065b      	lsls	r3, r3, #25
 800b84a:	f53f af1f 	bmi.w	800b68c <_vfiprintf_r+0x44>
 800b84e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b850:	e71e      	b.n	800b690 <_vfiprintf_r+0x48>
 800b852:	ab03      	add	r3, sp, #12
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	462a      	mov	r2, r5
 800b858:	4b05      	ldr	r3, [pc, #20]	@ (800b870 <_vfiprintf_r+0x228>)
 800b85a:	a904      	add	r1, sp, #16
 800b85c:	4630      	mov	r0, r6
 800b85e:	f000 f879 	bl	800b954 <_printf_i>
 800b862:	e7e4      	b.n	800b82e <_vfiprintf_r+0x1e6>
 800b864:	0800c239 	.word	0x0800c239
 800b868:	0800c243 	.word	0x0800c243
 800b86c:	00000000 	.word	0x00000000
 800b870:	0800b623 	.word	0x0800b623
 800b874:	0800c23f 	.word	0x0800c23f

0800b878 <_printf_common>:
 800b878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b87c:	4616      	mov	r6, r2
 800b87e:	4698      	mov	r8, r3
 800b880:	688a      	ldr	r2, [r1, #8]
 800b882:	690b      	ldr	r3, [r1, #16]
 800b884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b888:	4293      	cmp	r3, r2
 800b88a:	bfb8      	it	lt
 800b88c:	4613      	movlt	r3, r2
 800b88e:	6033      	str	r3, [r6, #0]
 800b890:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b894:	4607      	mov	r7, r0
 800b896:	460c      	mov	r4, r1
 800b898:	b10a      	cbz	r2, 800b89e <_printf_common+0x26>
 800b89a:	3301      	adds	r3, #1
 800b89c:	6033      	str	r3, [r6, #0]
 800b89e:	6823      	ldr	r3, [r4, #0]
 800b8a0:	0699      	lsls	r1, r3, #26
 800b8a2:	bf42      	ittt	mi
 800b8a4:	6833      	ldrmi	r3, [r6, #0]
 800b8a6:	3302      	addmi	r3, #2
 800b8a8:	6033      	strmi	r3, [r6, #0]
 800b8aa:	6825      	ldr	r5, [r4, #0]
 800b8ac:	f015 0506 	ands.w	r5, r5, #6
 800b8b0:	d106      	bne.n	800b8c0 <_printf_common+0x48>
 800b8b2:	f104 0a19 	add.w	sl, r4, #25
 800b8b6:	68e3      	ldr	r3, [r4, #12]
 800b8b8:	6832      	ldr	r2, [r6, #0]
 800b8ba:	1a9b      	subs	r3, r3, r2
 800b8bc:	42ab      	cmp	r3, r5
 800b8be:	dc26      	bgt.n	800b90e <_printf_common+0x96>
 800b8c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8c4:	6822      	ldr	r2, [r4, #0]
 800b8c6:	3b00      	subs	r3, #0
 800b8c8:	bf18      	it	ne
 800b8ca:	2301      	movne	r3, #1
 800b8cc:	0692      	lsls	r2, r2, #26
 800b8ce:	d42b      	bmi.n	800b928 <_printf_common+0xb0>
 800b8d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8d4:	4641      	mov	r1, r8
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	47c8      	blx	r9
 800b8da:	3001      	adds	r0, #1
 800b8dc:	d01e      	beq.n	800b91c <_printf_common+0xa4>
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	6922      	ldr	r2, [r4, #16]
 800b8e2:	f003 0306 	and.w	r3, r3, #6
 800b8e6:	2b04      	cmp	r3, #4
 800b8e8:	bf02      	ittt	eq
 800b8ea:	68e5      	ldreq	r5, [r4, #12]
 800b8ec:	6833      	ldreq	r3, [r6, #0]
 800b8ee:	1aed      	subeq	r5, r5, r3
 800b8f0:	68a3      	ldr	r3, [r4, #8]
 800b8f2:	bf0c      	ite	eq
 800b8f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8f8:	2500      	movne	r5, #0
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	bfc4      	itt	gt
 800b8fe:	1a9b      	subgt	r3, r3, r2
 800b900:	18ed      	addgt	r5, r5, r3
 800b902:	2600      	movs	r6, #0
 800b904:	341a      	adds	r4, #26
 800b906:	42b5      	cmp	r5, r6
 800b908:	d11a      	bne.n	800b940 <_printf_common+0xc8>
 800b90a:	2000      	movs	r0, #0
 800b90c:	e008      	b.n	800b920 <_printf_common+0xa8>
 800b90e:	2301      	movs	r3, #1
 800b910:	4652      	mov	r2, sl
 800b912:	4641      	mov	r1, r8
 800b914:	4638      	mov	r0, r7
 800b916:	47c8      	blx	r9
 800b918:	3001      	adds	r0, #1
 800b91a:	d103      	bne.n	800b924 <_printf_common+0xac>
 800b91c:	f04f 30ff 	mov.w	r0, #4294967295
 800b920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b924:	3501      	adds	r5, #1
 800b926:	e7c6      	b.n	800b8b6 <_printf_common+0x3e>
 800b928:	18e1      	adds	r1, r4, r3
 800b92a:	1c5a      	adds	r2, r3, #1
 800b92c:	2030      	movs	r0, #48	@ 0x30
 800b92e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b932:	4422      	add	r2, r4
 800b934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b93c:	3302      	adds	r3, #2
 800b93e:	e7c7      	b.n	800b8d0 <_printf_common+0x58>
 800b940:	2301      	movs	r3, #1
 800b942:	4622      	mov	r2, r4
 800b944:	4641      	mov	r1, r8
 800b946:	4638      	mov	r0, r7
 800b948:	47c8      	blx	r9
 800b94a:	3001      	adds	r0, #1
 800b94c:	d0e6      	beq.n	800b91c <_printf_common+0xa4>
 800b94e:	3601      	adds	r6, #1
 800b950:	e7d9      	b.n	800b906 <_printf_common+0x8e>
	...

0800b954 <_printf_i>:
 800b954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b958:	7e0f      	ldrb	r7, [r1, #24]
 800b95a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b95c:	2f78      	cmp	r7, #120	@ 0x78
 800b95e:	4691      	mov	r9, r2
 800b960:	4680      	mov	r8, r0
 800b962:	460c      	mov	r4, r1
 800b964:	469a      	mov	sl, r3
 800b966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b96a:	d807      	bhi.n	800b97c <_printf_i+0x28>
 800b96c:	2f62      	cmp	r7, #98	@ 0x62
 800b96e:	d80a      	bhi.n	800b986 <_printf_i+0x32>
 800b970:	2f00      	cmp	r7, #0
 800b972:	f000 80d1 	beq.w	800bb18 <_printf_i+0x1c4>
 800b976:	2f58      	cmp	r7, #88	@ 0x58
 800b978:	f000 80b8 	beq.w	800baec <_printf_i+0x198>
 800b97c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b984:	e03a      	b.n	800b9fc <_printf_i+0xa8>
 800b986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b98a:	2b15      	cmp	r3, #21
 800b98c:	d8f6      	bhi.n	800b97c <_printf_i+0x28>
 800b98e:	a101      	add	r1, pc, #4	@ (adr r1, 800b994 <_printf_i+0x40>)
 800b990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b994:	0800b9ed 	.word	0x0800b9ed
 800b998:	0800ba01 	.word	0x0800ba01
 800b99c:	0800b97d 	.word	0x0800b97d
 800b9a0:	0800b97d 	.word	0x0800b97d
 800b9a4:	0800b97d 	.word	0x0800b97d
 800b9a8:	0800b97d 	.word	0x0800b97d
 800b9ac:	0800ba01 	.word	0x0800ba01
 800b9b0:	0800b97d 	.word	0x0800b97d
 800b9b4:	0800b97d 	.word	0x0800b97d
 800b9b8:	0800b97d 	.word	0x0800b97d
 800b9bc:	0800b97d 	.word	0x0800b97d
 800b9c0:	0800baff 	.word	0x0800baff
 800b9c4:	0800ba2b 	.word	0x0800ba2b
 800b9c8:	0800bab9 	.word	0x0800bab9
 800b9cc:	0800b97d 	.word	0x0800b97d
 800b9d0:	0800b97d 	.word	0x0800b97d
 800b9d4:	0800bb21 	.word	0x0800bb21
 800b9d8:	0800b97d 	.word	0x0800b97d
 800b9dc:	0800ba2b 	.word	0x0800ba2b
 800b9e0:	0800b97d 	.word	0x0800b97d
 800b9e4:	0800b97d 	.word	0x0800b97d
 800b9e8:	0800bac1 	.word	0x0800bac1
 800b9ec:	6833      	ldr	r3, [r6, #0]
 800b9ee:	1d1a      	adds	r2, r3, #4
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	6032      	str	r2, [r6, #0]
 800b9f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	e09c      	b.n	800bb3a <_printf_i+0x1e6>
 800ba00:	6833      	ldr	r3, [r6, #0]
 800ba02:	6820      	ldr	r0, [r4, #0]
 800ba04:	1d19      	adds	r1, r3, #4
 800ba06:	6031      	str	r1, [r6, #0]
 800ba08:	0606      	lsls	r6, r0, #24
 800ba0a:	d501      	bpl.n	800ba10 <_printf_i+0xbc>
 800ba0c:	681d      	ldr	r5, [r3, #0]
 800ba0e:	e003      	b.n	800ba18 <_printf_i+0xc4>
 800ba10:	0645      	lsls	r5, r0, #25
 800ba12:	d5fb      	bpl.n	800ba0c <_printf_i+0xb8>
 800ba14:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba18:	2d00      	cmp	r5, #0
 800ba1a:	da03      	bge.n	800ba24 <_printf_i+0xd0>
 800ba1c:	232d      	movs	r3, #45	@ 0x2d
 800ba1e:	426d      	negs	r5, r5
 800ba20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba24:	4858      	ldr	r0, [pc, #352]	@ (800bb88 <_printf_i+0x234>)
 800ba26:	230a      	movs	r3, #10
 800ba28:	e011      	b.n	800ba4e <_printf_i+0xfa>
 800ba2a:	6821      	ldr	r1, [r4, #0]
 800ba2c:	6833      	ldr	r3, [r6, #0]
 800ba2e:	0608      	lsls	r0, r1, #24
 800ba30:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba34:	d402      	bmi.n	800ba3c <_printf_i+0xe8>
 800ba36:	0649      	lsls	r1, r1, #25
 800ba38:	bf48      	it	mi
 800ba3a:	b2ad      	uxthmi	r5, r5
 800ba3c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba3e:	4852      	ldr	r0, [pc, #328]	@ (800bb88 <_printf_i+0x234>)
 800ba40:	6033      	str	r3, [r6, #0]
 800ba42:	bf14      	ite	ne
 800ba44:	230a      	movne	r3, #10
 800ba46:	2308      	moveq	r3, #8
 800ba48:	2100      	movs	r1, #0
 800ba4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba4e:	6866      	ldr	r6, [r4, #4]
 800ba50:	60a6      	str	r6, [r4, #8]
 800ba52:	2e00      	cmp	r6, #0
 800ba54:	db05      	blt.n	800ba62 <_printf_i+0x10e>
 800ba56:	6821      	ldr	r1, [r4, #0]
 800ba58:	432e      	orrs	r6, r5
 800ba5a:	f021 0104 	bic.w	r1, r1, #4
 800ba5e:	6021      	str	r1, [r4, #0]
 800ba60:	d04b      	beq.n	800bafa <_printf_i+0x1a6>
 800ba62:	4616      	mov	r6, r2
 800ba64:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba68:	fb03 5711 	mls	r7, r3, r1, r5
 800ba6c:	5dc7      	ldrb	r7, [r0, r7]
 800ba6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba72:	462f      	mov	r7, r5
 800ba74:	42bb      	cmp	r3, r7
 800ba76:	460d      	mov	r5, r1
 800ba78:	d9f4      	bls.n	800ba64 <_printf_i+0x110>
 800ba7a:	2b08      	cmp	r3, #8
 800ba7c:	d10b      	bne.n	800ba96 <_printf_i+0x142>
 800ba7e:	6823      	ldr	r3, [r4, #0]
 800ba80:	07df      	lsls	r7, r3, #31
 800ba82:	d508      	bpl.n	800ba96 <_printf_i+0x142>
 800ba84:	6923      	ldr	r3, [r4, #16]
 800ba86:	6861      	ldr	r1, [r4, #4]
 800ba88:	4299      	cmp	r1, r3
 800ba8a:	bfde      	ittt	le
 800ba8c:	2330      	movle	r3, #48	@ 0x30
 800ba8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba92:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba96:	1b92      	subs	r2, r2, r6
 800ba98:	6122      	str	r2, [r4, #16]
 800ba9a:	f8cd a000 	str.w	sl, [sp]
 800ba9e:	464b      	mov	r3, r9
 800baa0:	aa03      	add	r2, sp, #12
 800baa2:	4621      	mov	r1, r4
 800baa4:	4640      	mov	r0, r8
 800baa6:	f7ff fee7 	bl	800b878 <_printf_common>
 800baaa:	3001      	adds	r0, #1
 800baac:	d14a      	bne.n	800bb44 <_printf_i+0x1f0>
 800baae:	f04f 30ff 	mov.w	r0, #4294967295
 800bab2:	b004      	add	sp, #16
 800bab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bab8:	6823      	ldr	r3, [r4, #0]
 800baba:	f043 0320 	orr.w	r3, r3, #32
 800babe:	6023      	str	r3, [r4, #0]
 800bac0:	4832      	ldr	r0, [pc, #200]	@ (800bb8c <_printf_i+0x238>)
 800bac2:	2778      	movs	r7, #120	@ 0x78
 800bac4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	6831      	ldr	r1, [r6, #0]
 800bacc:	061f      	lsls	r7, r3, #24
 800bace:	f851 5b04 	ldr.w	r5, [r1], #4
 800bad2:	d402      	bmi.n	800bada <_printf_i+0x186>
 800bad4:	065f      	lsls	r7, r3, #25
 800bad6:	bf48      	it	mi
 800bad8:	b2ad      	uxthmi	r5, r5
 800bada:	6031      	str	r1, [r6, #0]
 800badc:	07d9      	lsls	r1, r3, #31
 800bade:	bf44      	itt	mi
 800bae0:	f043 0320 	orrmi.w	r3, r3, #32
 800bae4:	6023      	strmi	r3, [r4, #0]
 800bae6:	b11d      	cbz	r5, 800baf0 <_printf_i+0x19c>
 800bae8:	2310      	movs	r3, #16
 800baea:	e7ad      	b.n	800ba48 <_printf_i+0xf4>
 800baec:	4826      	ldr	r0, [pc, #152]	@ (800bb88 <_printf_i+0x234>)
 800baee:	e7e9      	b.n	800bac4 <_printf_i+0x170>
 800baf0:	6823      	ldr	r3, [r4, #0]
 800baf2:	f023 0320 	bic.w	r3, r3, #32
 800baf6:	6023      	str	r3, [r4, #0]
 800baf8:	e7f6      	b.n	800bae8 <_printf_i+0x194>
 800bafa:	4616      	mov	r6, r2
 800bafc:	e7bd      	b.n	800ba7a <_printf_i+0x126>
 800bafe:	6833      	ldr	r3, [r6, #0]
 800bb00:	6825      	ldr	r5, [r4, #0]
 800bb02:	6961      	ldr	r1, [r4, #20]
 800bb04:	1d18      	adds	r0, r3, #4
 800bb06:	6030      	str	r0, [r6, #0]
 800bb08:	062e      	lsls	r6, r5, #24
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	d501      	bpl.n	800bb12 <_printf_i+0x1be>
 800bb0e:	6019      	str	r1, [r3, #0]
 800bb10:	e002      	b.n	800bb18 <_printf_i+0x1c4>
 800bb12:	0668      	lsls	r0, r5, #25
 800bb14:	d5fb      	bpl.n	800bb0e <_printf_i+0x1ba>
 800bb16:	8019      	strh	r1, [r3, #0]
 800bb18:	2300      	movs	r3, #0
 800bb1a:	6123      	str	r3, [r4, #16]
 800bb1c:	4616      	mov	r6, r2
 800bb1e:	e7bc      	b.n	800ba9a <_printf_i+0x146>
 800bb20:	6833      	ldr	r3, [r6, #0]
 800bb22:	1d1a      	adds	r2, r3, #4
 800bb24:	6032      	str	r2, [r6, #0]
 800bb26:	681e      	ldr	r6, [r3, #0]
 800bb28:	6862      	ldr	r2, [r4, #4]
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	f7f4 fb4f 	bl	80001d0 <memchr>
 800bb32:	b108      	cbz	r0, 800bb38 <_printf_i+0x1e4>
 800bb34:	1b80      	subs	r0, r0, r6
 800bb36:	6060      	str	r0, [r4, #4]
 800bb38:	6863      	ldr	r3, [r4, #4]
 800bb3a:	6123      	str	r3, [r4, #16]
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb42:	e7aa      	b.n	800ba9a <_printf_i+0x146>
 800bb44:	6923      	ldr	r3, [r4, #16]
 800bb46:	4632      	mov	r2, r6
 800bb48:	4649      	mov	r1, r9
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	47d0      	blx	sl
 800bb4e:	3001      	adds	r0, #1
 800bb50:	d0ad      	beq.n	800baae <_printf_i+0x15a>
 800bb52:	6823      	ldr	r3, [r4, #0]
 800bb54:	079b      	lsls	r3, r3, #30
 800bb56:	d413      	bmi.n	800bb80 <_printf_i+0x22c>
 800bb58:	68e0      	ldr	r0, [r4, #12]
 800bb5a:	9b03      	ldr	r3, [sp, #12]
 800bb5c:	4298      	cmp	r0, r3
 800bb5e:	bfb8      	it	lt
 800bb60:	4618      	movlt	r0, r3
 800bb62:	e7a6      	b.n	800bab2 <_printf_i+0x15e>
 800bb64:	2301      	movs	r3, #1
 800bb66:	4632      	mov	r2, r6
 800bb68:	4649      	mov	r1, r9
 800bb6a:	4640      	mov	r0, r8
 800bb6c:	47d0      	blx	sl
 800bb6e:	3001      	adds	r0, #1
 800bb70:	d09d      	beq.n	800baae <_printf_i+0x15a>
 800bb72:	3501      	adds	r5, #1
 800bb74:	68e3      	ldr	r3, [r4, #12]
 800bb76:	9903      	ldr	r1, [sp, #12]
 800bb78:	1a5b      	subs	r3, r3, r1
 800bb7a:	42ab      	cmp	r3, r5
 800bb7c:	dcf2      	bgt.n	800bb64 <_printf_i+0x210>
 800bb7e:	e7eb      	b.n	800bb58 <_printf_i+0x204>
 800bb80:	2500      	movs	r5, #0
 800bb82:	f104 0619 	add.w	r6, r4, #25
 800bb86:	e7f5      	b.n	800bb74 <_printf_i+0x220>
 800bb88:	0800c24a 	.word	0x0800c24a
 800bb8c:	0800c25b 	.word	0x0800c25b

0800bb90 <__sflush_r>:
 800bb90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb98:	0716      	lsls	r6, r2, #28
 800bb9a:	4605      	mov	r5, r0
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	d454      	bmi.n	800bc4a <__sflush_r+0xba>
 800bba0:	684b      	ldr	r3, [r1, #4]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	dc02      	bgt.n	800bbac <__sflush_r+0x1c>
 800bba6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	dd48      	ble.n	800bc3e <__sflush_r+0xae>
 800bbac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbae:	2e00      	cmp	r6, #0
 800bbb0:	d045      	beq.n	800bc3e <__sflush_r+0xae>
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bbb8:	682f      	ldr	r7, [r5, #0]
 800bbba:	6a21      	ldr	r1, [r4, #32]
 800bbbc:	602b      	str	r3, [r5, #0]
 800bbbe:	d030      	beq.n	800bc22 <__sflush_r+0x92>
 800bbc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bbc2:	89a3      	ldrh	r3, [r4, #12]
 800bbc4:	0759      	lsls	r1, r3, #29
 800bbc6:	d505      	bpl.n	800bbd4 <__sflush_r+0x44>
 800bbc8:	6863      	ldr	r3, [r4, #4]
 800bbca:	1ad2      	subs	r2, r2, r3
 800bbcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbce:	b10b      	cbz	r3, 800bbd4 <__sflush_r+0x44>
 800bbd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bbd2:	1ad2      	subs	r2, r2, r3
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbd8:	6a21      	ldr	r1, [r4, #32]
 800bbda:	4628      	mov	r0, r5
 800bbdc:	47b0      	blx	r6
 800bbde:	1c43      	adds	r3, r0, #1
 800bbe0:	89a3      	ldrh	r3, [r4, #12]
 800bbe2:	d106      	bne.n	800bbf2 <__sflush_r+0x62>
 800bbe4:	6829      	ldr	r1, [r5, #0]
 800bbe6:	291d      	cmp	r1, #29
 800bbe8:	d82b      	bhi.n	800bc42 <__sflush_r+0xb2>
 800bbea:	4a2a      	ldr	r2, [pc, #168]	@ (800bc94 <__sflush_r+0x104>)
 800bbec:	40ca      	lsrs	r2, r1
 800bbee:	07d6      	lsls	r6, r2, #31
 800bbf0:	d527      	bpl.n	800bc42 <__sflush_r+0xb2>
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	6062      	str	r2, [r4, #4]
 800bbf6:	04d9      	lsls	r1, r3, #19
 800bbf8:	6922      	ldr	r2, [r4, #16]
 800bbfa:	6022      	str	r2, [r4, #0]
 800bbfc:	d504      	bpl.n	800bc08 <__sflush_r+0x78>
 800bbfe:	1c42      	adds	r2, r0, #1
 800bc00:	d101      	bne.n	800bc06 <__sflush_r+0x76>
 800bc02:	682b      	ldr	r3, [r5, #0]
 800bc04:	b903      	cbnz	r3, 800bc08 <__sflush_r+0x78>
 800bc06:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc0a:	602f      	str	r7, [r5, #0]
 800bc0c:	b1b9      	cbz	r1, 800bc3e <__sflush_r+0xae>
 800bc0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc12:	4299      	cmp	r1, r3
 800bc14:	d002      	beq.n	800bc1c <__sflush_r+0x8c>
 800bc16:	4628      	mov	r0, r5
 800bc18:	f7ff fb4a 	bl	800b2b0 <_free_r>
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc20:	e00d      	b.n	800bc3e <__sflush_r+0xae>
 800bc22:	2301      	movs	r3, #1
 800bc24:	4628      	mov	r0, r5
 800bc26:	47b0      	blx	r6
 800bc28:	4602      	mov	r2, r0
 800bc2a:	1c50      	adds	r0, r2, #1
 800bc2c:	d1c9      	bne.n	800bbc2 <__sflush_r+0x32>
 800bc2e:	682b      	ldr	r3, [r5, #0]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d0c6      	beq.n	800bbc2 <__sflush_r+0x32>
 800bc34:	2b1d      	cmp	r3, #29
 800bc36:	d001      	beq.n	800bc3c <__sflush_r+0xac>
 800bc38:	2b16      	cmp	r3, #22
 800bc3a:	d11e      	bne.n	800bc7a <__sflush_r+0xea>
 800bc3c:	602f      	str	r7, [r5, #0]
 800bc3e:	2000      	movs	r0, #0
 800bc40:	e022      	b.n	800bc88 <__sflush_r+0xf8>
 800bc42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc46:	b21b      	sxth	r3, r3
 800bc48:	e01b      	b.n	800bc82 <__sflush_r+0xf2>
 800bc4a:	690f      	ldr	r7, [r1, #16]
 800bc4c:	2f00      	cmp	r7, #0
 800bc4e:	d0f6      	beq.n	800bc3e <__sflush_r+0xae>
 800bc50:	0793      	lsls	r3, r2, #30
 800bc52:	680e      	ldr	r6, [r1, #0]
 800bc54:	bf08      	it	eq
 800bc56:	694b      	ldreq	r3, [r1, #20]
 800bc58:	600f      	str	r7, [r1, #0]
 800bc5a:	bf18      	it	ne
 800bc5c:	2300      	movne	r3, #0
 800bc5e:	eba6 0807 	sub.w	r8, r6, r7
 800bc62:	608b      	str	r3, [r1, #8]
 800bc64:	f1b8 0f00 	cmp.w	r8, #0
 800bc68:	dde9      	ble.n	800bc3e <__sflush_r+0xae>
 800bc6a:	6a21      	ldr	r1, [r4, #32]
 800bc6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc6e:	4643      	mov	r3, r8
 800bc70:	463a      	mov	r2, r7
 800bc72:	4628      	mov	r0, r5
 800bc74:	47b0      	blx	r6
 800bc76:	2800      	cmp	r0, #0
 800bc78:	dc08      	bgt.n	800bc8c <__sflush_r+0xfc>
 800bc7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc82:	81a3      	strh	r3, [r4, #12]
 800bc84:	f04f 30ff 	mov.w	r0, #4294967295
 800bc88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc8c:	4407      	add	r7, r0
 800bc8e:	eba8 0800 	sub.w	r8, r8, r0
 800bc92:	e7e7      	b.n	800bc64 <__sflush_r+0xd4>
 800bc94:	20400001 	.word	0x20400001

0800bc98 <_fflush_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	690b      	ldr	r3, [r1, #16]
 800bc9c:	4605      	mov	r5, r0
 800bc9e:	460c      	mov	r4, r1
 800bca0:	b913      	cbnz	r3, 800bca8 <_fflush_r+0x10>
 800bca2:	2500      	movs	r5, #0
 800bca4:	4628      	mov	r0, r5
 800bca6:	bd38      	pop	{r3, r4, r5, pc}
 800bca8:	b118      	cbz	r0, 800bcb2 <_fflush_r+0x1a>
 800bcaa:	6a03      	ldr	r3, [r0, #32]
 800bcac:	b90b      	cbnz	r3, 800bcb2 <_fflush_r+0x1a>
 800bcae:	f7ff f853 	bl	800ad58 <__sinit>
 800bcb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d0f3      	beq.n	800bca2 <_fflush_r+0xa>
 800bcba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bcbc:	07d0      	lsls	r0, r2, #31
 800bcbe:	d404      	bmi.n	800bcca <_fflush_r+0x32>
 800bcc0:	0599      	lsls	r1, r3, #22
 800bcc2:	d402      	bmi.n	800bcca <_fflush_r+0x32>
 800bcc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcc6:	f7ff fae2 	bl	800b28e <__retarget_lock_acquire_recursive>
 800bcca:	4628      	mov	r0, r5
 800bccc:	4621      	mov	r1, r4
 800bcce:	f7ff ff5f 	bl	800bb90 <__sflush_r>
 800bcd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcd4:	07da      	lsls	r2, r3, #31
 800bcd6:	4605      	mov	r5, r0
 800bcd8:	d4e4      	bmi.n	800bca4 <_fflush_r+0xc>
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	059b      	lsls	r3, r3, #22
 800bcde:	d4e1      	bmi.n	800bca4 <_fflush_r+0xc>
 800bce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bce2:	f7ff fad5 	bl	800b290 <__retarget_lock_release_recursive>
 800bce6:	e7dd      	b.n	800bca4 <_fflush_r+0xc>

0800bce8 <__swhatbuf_r>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	460c      	mov	r4, r1
 800bcec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcf0:	2900      	cmp	r1, #0
 800bcf2:	b096      	sub	sp, #88	@ 0x58
 800bcf4:	4615      	mov	r5, r2
 800bcf6:	461e      	mov	r6, r3
 800bcf8:	da0d      	bge.n	800bd16 <__swhatbuf_r+0x2e>
 800bcfa:	89a3      	ldrh	r3, [r4, #12]
 800bcfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd00:	f04f 0100 	mov.w	r1, #0
 800bd04:	bf14      	ite	ne
 800bd06:	2340      	movne	r3, #64	@ 0x40
 800bd08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd0c:	2000      	movs	r0, #0
 800bd0e:	6031      	str	r1, [r6, #0]
 800bd10:	602b      	str	r3, [r5, #0]
 800bd12:	b016      	add	sp, #88	@ 0x58
 800bd14:	bd70      	pop	{r4, r5, r6, pc}
 800bd16:	466a      	mov	r2, sp
 800bd18:	f000 f862 	bl	800bde0 <_fstat_r>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	dbec      	blt.n	800bcfa <__swhatbuf_r+0x12>
 800bd20:	9901      	ldr	r1, [sp, #4]
 800bd22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd2a:	4259      	negs	r1, r3
 800bd2c:	4159      	adcs	r1, r3
 800bd2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd32:	e7eb      	b.n	800bd0c <__swhatbuf_r+0x24>

0800bd34 <__smakebuf_r>:
 800bd34:	898b      	ldrh	r3, [r1, #12]
 800bd36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd38:	079d      	lsls	r5, r3, #30
 800bd3a:	4606      	mov	r6, r0
 800bd3c:	460c      	mov	r4, r1
 800bd3e:	d507      	bpl.n	800bd50 <__smakebuf_r+0x1c>
 800bd40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd44:	6023      	str	r3, [r4, #0]
 800bd46:	6123      	str	r3, [r4, #16]
 800bd48:	2301      	movs	r3, #1
 800bd4a:	6163      	str	r3, [r4, #20]
 800bd4c:	b003      	add	sp, #12
 800bd4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd50:	ab01      	add	r3, sp, #4
 800bd52:	466a      	mov	r2, sp
 800bd54:	f7ff ffc8 	bl	800bce8 <__swhatbuf_r>
 800bd58:	9f00      	ldr	r7, [sp, #0]
 800bd5a:	4605      	mov	r5, r0
 800bd5c:	4639      	mov	r1, r7
 800bd5e:	4630      	mov	r0, r6
 800bd60:	f7fe fe5e 	bl	800aa20 <_malloc_r>
 800bd64:	b948      	cbnz	r0, 800bd7a <__smakebuf_r+0x46>
 800bd66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd6a:	059a      	lsls	r2, r3, #22
 800bd6c:	d4ee      	bmi.n	800bd4c <__smakebuf_r+0x18>
 800bd6e:	f023 0303 	bic.w	r3, r3, #3
 800bd72:	f043 0302 	orr.w	r3, r3, #2
 800bd76:	81a3      	strh	r3, [r4, #12]
 800bd78:	e7e2      	b.n	800bd40 <__smakebuf_r+0xc>
 800bd7a:	89a3      	ldrh	r3, [r4, #12]
 800bd7c:	6020      	str	r0, [r4, #0]
 800bd7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd82:	81a3      	strh	r3, [r4, #12]
 800bd84:	9b01      	ldr	r3, [sp, #4]
 800bd86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bd8a:	b15b      	cbz	r3, 800bda4 <__smakebuf_r+0x70>
 800bd8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd90:	4630      	mov	r0, r6
 800bd92:	f000 f837 	bl	800be04 <_isatty_r>
 800bd96:	b128      	cbz	r0, 800bda4 <__smakebuf_r+0x70>
 800bd98:	89a3      	ldrh	r3, [r4, #12]
 800bd9a:	f023 0303 	bic.w	r3, r3, #3
 800bd9e:	f043 0301 	orr.w	r3, r3, #1
 800bda2:	81a3      	strh	r3, [r4, #12]
 800bda4:	89a3      	ldrh	r3, [r4, #12]
 800bda6:	431d      	orrs	r5, r3
 800bda8:	81a5      	strh	r5, [r4, #12]
 800bdaa:	e7cf      	b.n	800bd4c <__smakebuf_r+0x18>

0800bdac <memmove>:
 800bdac:	4288      	cmp	r0, r1
 800bdae:	b510      	push	{r4, lr}
 800bdb0:	eb01 0402 	add.w	r4, r1, r2
 800bdb4:	d902      	bls.n	800bdbc <memmove+0x10>
 800bdb6:	4284      	cmp	r4, r0
 800bdb8:	4623      	mov	r3, r4
 800bdba:	d807      	bhi.n	800bdcc <memmove+0x20>
 800bdbc:	1e43      	subs	r3, r0, #1
 800bdbe:	42a1      	cmp	r1, r4
 800bdc0:	d008      	beq.n	800bdd4 <memmove+0x28>
 800bdc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bdca:	e7f8      	b.n	800bdbe <memmove+0x12>
 800bdcc:	4402      	add	r2, r0
 800bdce:	4601      	mov	r1, r0
 800bdd0:	428a      	cmp	r2, r1
 800bdd2:	d100      	bne.n	800bdd6 <memmove+0x2a>
 800bdd4:	bd10      	pop	{r4, pc}
 800bdd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bdda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bdde:	e7f7      	b.n	800bdd0 <memmove+0x24>

0800bde0 <_fstat_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4d07      	ldr	r5, [pc, #28]	@ (800be00 <_fstat_r+0x20>)
 800bde4:	2300      	movs	r3, #0
 800bde6:	4604      	mov	r4, r0
 800bde8:	4608      	mov	r0, r1
 800bdea:	4611      	mov	r1, r2
 800bdec:	602b      	str	r3, [r5, #0]
 800bdee:	f7f5 fcc0 	bl	8001772 <_fstat>
 800bdf2:	1c43      	adds	r3, r0, #1
 800bdf4:	d102      	bne.n	800bdfc <_fstat_r+0x1c>
 800bdf6:	682b      	ldr	r3, [r5, #0]
 800bdf8:	b103      	cbz	r3, 800bdfc <_fstat_r+0x1c>
 800bdfa:	6023      	str	r3, [r4, #0]
 800bdfc:	bd38      	pop	{r3, r4, r5, pc}
 800bdfe:	bf00      	nop
 800be00:	2000c138 	.word	0x2000c138

0800be04 <_isatty_r>:
 800be04:	b538      	push	{r3, r4, r5, lr}
 800be06:	4d06      	ldr	r5, [pc, #24]	@ (800be20 <_isatty_r+0x1c>)
 800be08:	2300      	movs	r3, #0
 800be0a:	4604      	mov	r4, r0
 800be0c:	4608      	mov	r0, r1
 800be0e:	602b      	str	r3, [r5, #0]
 800be10:	f7f5 fcbf 	bl	8001792 <_isatty>
 800be14:	1c43      	adds	r3, r0, #1
 800be16:	d102      	bne.n	800be1e <_isatty_r+0x1a>
 800be18:	682b      	ldr	r3, [r5, #0]
 800be1a:	b103      	cbz	r3, 800be1e <_isatty_r+0x1a>
 800be1c:	6023      	str	r3, [r4, #0]
 800be1e:	bd38      	pop	{r3, r4, r5, pc}
 800be20:	2000c138 	.word	0x2000c138

0800be24 <_realloc_r>:
 800be24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be28:	4607      	mov	r7, r0
 800be2a:	4614      	mov	r4, r2
 800be2c:	460d      	mov	r5, r1
 800be2e:	b921      	cbnz	r1, 800be3a <_realloc_r+0x16>
 800be30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be34:	4611      	mov	r1, r2
 800be36:	f7fe bdf3 	b.w	800aa20 <_malloc_r>
 800be3a:	b92a      	cbnz	r2, 800be48 <_realloc_r+0x24>
 800be3c:	f7ff fa38 	bl	800b2b0 <_free_r>
 800be40:	4625      	mov	r5, r4
 800be42:	4628      	mov	r0, r5
 800be44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be48:	f000 f81a 	bl	800be80 <_malloc_usable_size_r>
 800be4c:	4284      	cmp	r4, r0
 800be4e:	4606      	mov	r6, r0
 800be50:	d802      	bhi.n	800be58 <_realloc_r+0x34>
 800be52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be56:	d8f4      	bhi.n	800be42 <_realloc_r+0x1e>
 800be58:	4621      	mov	r1, r4
 800be5a:	4638      	mov	r0, r7
 800be5c:	f7fe fde0 	bl	800aa20 <_malloc_r>
 800be60:	4680      	mov	r8, r0
 800be62:	b908      	cbnz	r0, 800be68 <_realloc_r+0x44>
 800be64:	4645      	mov	r5, r8
 800be66:	e7ec      	b.n	800be42 <_realloc_r+0x1e>
 800be68:	42b4      	cmp	r4, r6
 800be6a:	4622      	mov	r2, r4
 800be6c:	4629      	mov	r1, r5
 800be6e:	bf28      	it	cs
 800be70:	4632      	movcs	r2, r6
 800be72:	f7ff fa0e 	bl	800b292 <memcpy>
 800be76:	4629      	mov	r1, r5
 800be78:	4638      	mov	r0, r7
 800be7a:	f7ff fa19 	bl	800b2b0 <_free_r>
 800be7e:	e7f1      	b.n	800be64 <_realloc_r+0x40>

0800be80 <_malloc_usable_size_r>:
 800be80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be84:	1f18      	subs	r0, r3, #4
 800be86:	2b00      	cmp	r3, #0
 800be88:	bfbc      	itt	lt
 800be8a:	580b      	ldrlt	r3, [r1, r0]
 800be8c:	18c0      	addlt	r0, r0, r3
 800be8e:	4770      	bx	lr

0800be90 <_init>:
 800be90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be92:	bf00      	nop
 800be94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be96:	bc08      	pop	{r3}
 800be98:	469e      	mov	lr, r3
 800be9a:	4770      	bx	lr

0800be9c <_fini>:
 800be9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be9e:	bf00      	nop
 800bea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bea2:	bc08      	pop	{r3}
 800bea4:	469e      	mov	lr, r3
 800bea6:	4770      	bx	lr
