$version Generated by VerilatedVcd $end
$date Thu Nov 13 10:35:37 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # PCsrc $end
  $var wire 32 $ branch_PC [31:0] $end
  $var wire 32 % inc_PC [31:0] $end
  $var wire 32 & next_PC [31:0] $end
  $scope module PCsrc_MUX $end
   $var wire  1 # PCsrc $end
   $var wire 32 $ branch_PC [31:0] $end
   $var wire 32 % inc_PC [31:0] $end
   $var wire 32 & next_PC [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


