Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Apr 24 19:59:56 2022
Info: Command: quartus_sh -t IT_LAB_12.tcl
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 24 19:59:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_12 -c IT_LAB_12
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/adc_controller.sv
    Info (12023): Found entity 1: ADC_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_l12/synthesis/pd_l12.v
    Info (12023): Found entity 1: PD_L12 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/PD_L12.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_l12/synthesis/submodules/pd_l12_pll_0.v
    Info (12023): Found entity 1: PD_L12_pll_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/segment7.sv
    Info (12023): Found entity 1: segment7 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/segment7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/it_lab_12.sv
    Info (12023): Found entity 1: IT_LAB_12 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/clk_gate.sv
    Info (12023): Found entity 1: clk_gate File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/clk_gate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/bin2bcd.sv
    Info (12023): Found entity 1: bin2bcd File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/bin2bcd.sv Line: 9
Info (12127): Elaborating entity "IT_LAB_12" for the top level hierarchy
Warning (10034): Output port "HEX4" at IT_LAB_12.sv(25) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
Warning (10034): Output port "HEX5" at IT_LAB_12.sv(26) has no driver File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
Info (12128): Elaborating entity "PD_L12" for hierarchy "PD_L12:u0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 62
Info (12128): Elaborating entity "PD_L12_pll_0" for hierarchy "PD_L12:u0|PD_L12_pll_0:pll_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/PD_L12.v Line: 18
Info (12128): Elaborating entity "altera_pll" for hierarchy "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
Info (12133): Instantiated megafunction "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.171875 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clk_gate" for hierarchy "clk_gate:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 69
Info (10041): Inferred latch for "clkg_en" at clk_gate.sv(12) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/clk_gate.sv Line: 12
Info (12128): Elaborating entity "ADC_controller" for hierarchy "ADC_controller:u2" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 79
Warning (10230): Verilog HDL assignment warning at ADC_controller.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 14
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(51): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 51
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(52): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 52
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(56): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 56
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(57): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 57
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(60): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(61): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 61
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(64): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 64
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(65): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(68): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 68
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(69): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 69
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(72): variable "CTRL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(73): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 73
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(75): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 75
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(76): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 76
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(77): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 77
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(78): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 78
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(79): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 79
Warning (10235): Verilog HDL Always Construct warning at ADC_controller.sv(81): variable "SDO" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 81
Warning (10240): Verilog HDL Always Construct warning at ADC_controller.sv(41): inferring latch(es) for variable "CONVST", which holds its previous value in one or more paths through the always construct File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Warning (10240): Verilog HDL Always Construct warning at ADC_controller.sv(41): inferring latch(es) for variable "DOUT", which holds its previous value in one or more paths through the always construct File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Warning (10240): Verilog HDL Always Construct warning at ADC_controller.sv(41): inferring latch(es) for variable "ADC_clk_en", which holds its previous value in one or more paths through the always construct File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Warning (10240): Verilog HDL Always Construct warning at ADC_controller.sv(41): inferring latch(es) for variable "SDI", which holds its previous value in one or more paths through the always construct File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "SDI" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "ADC_clk_en" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[0]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[1]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[2]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[3]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[4]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[5]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[6]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[7]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[8]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[9]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[10]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "DOUT[11]" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (10041): Inferred latch for "CONVST" at ADC_controller.sv(41) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 41
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:u3" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 84
Info (12128): Elaborating entity "segment7" for hierarchy "segment7:u4" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 89
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ADC_controller:u2|CONVST has unsafe behavior File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ADC_controller:u2|COUNTER_VAL[1] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 13
Warning (13012): Latch ADC_controller:u2|SDI has unsafe behavior File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ADC_controller:u2|COUNTER_VAL[2] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 13
Warning (13012): Latch ADC_controller:u2|ADC_clk_en has unsafe behavior File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ADC_controller:u2|COUNTER_VAL[0] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
Info (21057): Implemented 162 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 97 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Sun Apr 24 20:00:14 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:37
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 24 20:00:15 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12
Info: qfit2_default_script.tcl version: #1
Info: Project  = IT_LAB_12
Info: Revision = IT_LAB_12
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 5CSXFC6D6F31C6 for design "IT_LAB_12"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'IT_LAB_12.SDC'
Warning (332174): Ignored filter at IT_LAB_12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
Warning (332049): Ignored create_clock at IT_LAB_12.sdc(15): Argument <targets> is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
Warning (332174): Ignored filter at IT_LAB_12.sdc(16): altera_reserved_tdi could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332174): Ignored filter at IT_LAB_12.sdc(16): altera_reserved_tck could not be matched with a clock File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(16): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(16): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332174): Ignored filter at IT_LAB_12.sdc(17): altera_reserved_tms could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(17): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(17): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332174): Ignored filter at IT_LAB_12.sdc(18): altera_reserved_tdo could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Warning (332049): Ignored set_output_delay at IT_LAB_12.sdc(18): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Warning (332049): Ignored set_output_delay at IT_LAB_12.sdc(18): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 256 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ADC_controller:u2|COUNTER_VAL[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_controller:u2|CONVST is being clocked by ADC_controller:u2|COUNTER_VAL[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    3.333 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):  853.333 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:14
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 6701 megabytes
    Info: Processing ended: Sun Apr 24 20:00:59 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:13
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 24 20:01:00 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Sun Apr 24 20:01:08 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 24 20:01:09 2022
Info: Command: quartus_sta IT_LAB_12 -c IT_LAB_12
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'IT_LAB_12.SDC'
Warning (332174): Ignored filter at IT_LAB_12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
Warning (332049): Ignored create_clock at IT_LAB_12.sdc(15): Argument <targets> is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 15
Warning (332174): Ignored filter at IT_LAB_12.sdc(16): altera_reserved_tdi could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332174): Ignored filter at IT_LAB_12.sdc(16): altera_reserved_tck could not be matched with a clock File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(16): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(16): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 16
Warning (332174): Ignored filter at IT_LAB_12.sdc(17): altera_reserved_tms could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(17): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332049): Ignored set_input_delay at IT_LAB_12.sdc(17): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 17
Warning (332174): Ignored filter at IT_LAB_12.sdc(18): altera_reserved_tdo could not be matched with a port File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Warning (332049): Ignored set_output_delay at IT_LAB_12.sdc(18): Argument <targets> is an empty collection File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Warning (332049): Ignored set_output_delay at IT_LAB_12.sdc(18): Argument -clock is not an object ID File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/IT_LAB_12.sdc Line: 18
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 256 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ADC_controller:u2|COUNTER_VAL[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_controller:u2|DOUT[11] is being clocked by ADC_controller:u2|COUNTER_VAL[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 850.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   850.917               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.670               0.000 CLOCK_50 
    Info (332119):   425.964               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ADC_controller:u2|COUNTER_VAL[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_controller:u2|DOUT[11] is being clocked by ADC_controller:u2|COUNTER_VAL[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 850.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   850.951               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.673               0.000 CLOCK_50 
    Info (332119):   425.917               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ADC_controller:u2|COUNTER_VAL[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_controller:u2|DOUT[11] is being clocked by ADC_controller:u2|COUNTER_VAL[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 851.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   851.886               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.336               0.000 CLOCK_50 
    Info (332119):   426.218               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: ADC_controller:u2|COUNTER_VAL[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_controller:u2|DOUT[11] is being clocked by ADC_controller:u2|COUNTER_VAL[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 852.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   852.008               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.213               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.666               0.000 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     9.286               0.000 CLOCK_50 
    Info (332119):   426.208               0.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5176 megabytes
    Info: Processing ended: Sun Apr 24 20:01:15 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 24 20:01:17 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12
Info (204019): Generated file IT_LAB_12.svo in folder "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Sun Apr 24 20:01:18 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 94 warnings
Info (23030): Evaluation of Tcl script IT_LAB_12.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4629 megabytes
    Info: Processing ended: Sun Apr 24 20:01:19 2022
    Info: Elapsed time: 00:01:23
    Info: Total CPU time (on all processors): 00:03:32
