

================================================================
== Synthesis Summary Report of 'rv32i_npp_ip'
================================================================
+ General Information: 
    * Date:           Tue Jun 13 20:28:00 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        rv32i_npp_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |           |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |+ rv32i_npp_ip      |  Timing|  -3.14|        -|       -|         -|        -|     -|        no|  256 (91%)|   -|  4071 (3%)|  3645 (6%)|    -|
    | o VITIS_LOOP_51_2  |       -|   7.30|        -|       -|         7|        7|     -|       yes|          -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 20            | 16     | 0        | BRAM=256          |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_pc            | 0x10   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | nb_instruction      | 0x18   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x1c   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| start_pc       | in        | unsigned int  |
| code_ram       | in        | unsigned int* |
| data_ram       | inout     | int*          |
| nb_instruction | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+---------------+----------+-----------------------------------------------+
| Argument       | HW Interface  | HW Type  | HW Info                                       |
+----------------+---------------+----------+-----------------------------------------------+
| start_pc       | s_axi_control | register | name=start_pc offset=0x10 range=32            |
| code_ram       | s_axi_control | memory   | name=code_ram offset=262144 range=262144      |
| data_ram       | s_axi_control | memory   | name=data_ram offset=524288 range=262144      |
| nb_instruction | s_axi_control | register | name=nb_instruction offset=0x18 range=32      |
| nb_instruction | s_axi_control | register | name=nb_instruction_ctrl offset=0x1c range=32 |
+----------------+---------------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+-----------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+------------------------+-----+--------+-----------+-----+--------+---------+
| + rv32i_npp_ip         | 0   |        |           |     |        |         |
|   npc4_fu_1338_p2      | -   |        | npc4      | add | fabric | 0       |
|   result_2_fu_1348_p2  | -   |        | result_2  | add | fabric | 0       |
|   grp_fu_663_p2        | -   |        | result    | add | fabric | 0       |
|   result_18_fu_1575_p2 | -   |        | result_18 | sub | fabric | 0       |
|   grp_fu_663_p2        | -   |        | result_19 | add | fabric | 0       |
|   grp_fu_663_p2        | -   |        | result_16 | add | fabric | 0       |
|   result_5_fu_1660_p2  | -   |        | result_5  | sub | fabric | 0       |
|   result_6_fu_1666_p2  | -   |        | result_6  | add | fabric | 0       |
|   grp_fu_697_p2        | -   |        | next_pc_7 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | next_pc_6 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | add_ln154 | add | fabric | 0       |
|   grp_fu_697_p2        | -   |        | add_ln153 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | next_pc_5 | add | fabric | 0       |
|   add_ln145_fu_2142_p2 | -   |        | add_ln145 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | next_pc_3 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | next_pc_1 | add | fabric | 0       |
|   grp_fu_702_p2        | -   |        | next_pc   | add | fabric | 0       |
|   add_ln46_fu_2196_p2  | -   |        | add_ln46  | add | fabric | 0       |
+------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------+----------------------------------------------------------------------+
| Type            | Options                          | Location                                                             |
+-----------------+----------------------------------+----------------------------------------------------------------------+
| interface       | s_axilite port=start_pc          | rv32i_npp_ip/src/rv32i_npp_ip.cpp:34 in rv32i_npp_ip, start_pc       |
| interface       | s_axilite port=code_ram          | rv32i_npp_ip/src/rv32i_npp_ip.cpp:35 in rv32i_npp_ip, code_ram       |
| interface       | s_axilite port=data_ram          | rv32i_npp_ip/src/rv32i_npp_ip.cpp:36 in rv32i_npp_ip, data_ram       |
| interface       | s_axilite port=nb_instruction    | rv32i_npp_ip/src/rv32i_npp_ip.cpp:37 in rv32i_npp_ip, nb_instruction |
| interface       | s_axilite port=return            | rv32i_npp_ip/src/rv32i_npp_ip.cpp:38 in rv32i_npp_ip, return         |
| inline          | recursive                        | rv32i_npp_ip/src/rv32i_npp_ip.cpp:39 in rv32i_npp_ip                 |
| array_partition | variable=reg_file dim=1 complete | rv32i_npp_ip/src/rv32i_npp_ip.cpp:43 in rv32i_npp_ip, reg_file       |
| pipeline        | II=7                             | rv32i_npp_ip/src/rv32i_npp_ip.cpp:52 in rv32i_npp_ip                 |
+-----------------+----------------------------------+----------------------------------------------------------------------+


