{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613174309997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613174310033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613174310034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 23:58:19 2021 " "Processing started: Fri Feb 12 23:58:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613174310034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613174310034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bcd -c Bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bcd -c Bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613174310035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613174310455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bcd.v(7) " "Verilog HDL Expression warning at Bcd.v(7): truncated literal to match 4 bits" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1613174310507 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bcd.v(22) " "Verilog HDL Expression warning at Bcd.v(22): truncated literal to match 4 bits" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1613174310507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bcd.v(13) " "Verilog HDL information at Bcd.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1613174310507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bcd " "Found entity 1: Bcd" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613174310509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613174310509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bcd " "Elaborating entity \"Bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613174310548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bcd.v(34) " "Verilog HDL assignment warning at Bcd.v(34): truncated value with size 32 to match size of target (4)" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613174310550 "|Bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bcd.v(36) " "Verilog HDL assignment warning at Bcd.v(36): truncated value with size 32 to match size of target (4)" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1613174310550 "|Bcd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_0\[1\] GND " "Pin \"d_0\[1\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|d_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_0\[3\] GND " "Pin \"d_0\[3\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|d_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_1\[1\] GND " "Pin \"d_1\[1\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|d_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_1\[2\] GND " "Pin \"d_1\[2\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|d_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_1\[3\] GND " "Pin \"d_1\[3\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|d_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] VCC " "Pin \"test\[0\]\" is stuck at VCC" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[1\] VCC " "Pin \"test\[1\]\" is stuck at VCC" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] VCC " "Pin \"test\[2\]\" is stuck at VCC" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[3\] VCC " "Pin \"test\[3\]\" is stuck at VCC" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[4\] GND " "Pin \"test\[4\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[5\] GND " "Pin \"test\[5\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[6\] GND " "Pin \"test\[6\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[7\] GND " "Pin \"test\[7\]\" is stuck at GND" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613174311367 "|Bcd|test[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1613174311367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1613174311417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ELEC373/Assigment_2/Bcd/output_files/Bcd.map.smsg " "Generated suppressed messages file D:/ELEC373/Assigment_2/Bcd/output_files/Bcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1613174311515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1613174311745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[0\] " "No output dependent on input pin \"R_n\[0\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[1\] " "No output dependent on input pin \"R_n\[1\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[2\] " "No output dependent on input pin \"R_n\[2\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[3\] " "No output dependent on input pin \"R_n\[3\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[4\] " "No output dependent on input pin \"R_n\[4\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[5\] " "No output dependent on input pin \"R_n\[5\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[6\] " "No output dependent on input pin \"R_n\[6\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_n\[7\] " "No output dependent on input pin \"R_n\[7\]\"" {  } { { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613174311833 "|Bcd|R_n[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1613174311833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613174311834 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613174311834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1613174311834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613174311834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613174311899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 23:58:31 2021 " "Processing ended: Fri Feb 12 23:58:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613174311899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613174311899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613174311899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613174311899 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613174322852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613174323200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613174323201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 23:58:32 2021 " "Processing started: Fri Feb 12 23:58:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613174323201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613174323201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bcd -c Bcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bcd -c Bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613174323202 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613174323328 ""}
{ "Info" "0" "" "Project  = Bcd" {  } {  } 0 0 "Project  = Bcd" 0 0 "Fitter" 0 0 1613174323328 ""}
{ "Info" "0" "" "Revision = Bcd" {  } {  } 0 0 "Revision = Bcd" 0 0 "Fitter" 0 0 1613174323328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1613174323466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bcd EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Bcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613174323478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613174323542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613174323542 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613174323654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613174323673 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613174324205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613174324205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613174324205 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613174324206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613174324206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613174324206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613174324206 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[0\] " "Pin R_n\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[0] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[1\] " "Pin R_n\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[1] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[2\] " "Pin R_n\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[2] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[3\] " "Pin R_n\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[3] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[4\] " "Pin R_n\[4\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[4] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[5\] " "Pin R_n\[5\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[5] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[6\] " "Pin R_n\[6\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[6] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_n\[7\] " "Pin R_n\[7\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { R_n[7] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_0\[0\] " "Pin d_0\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_0[0] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_0\[1\] " "Pin d_0\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_0[1] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_0\[2\] " "Pin d_0\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_0[2] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_0\[3\] " "Pin d_0\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_0[3] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_1\[0\] " "Pin d_1\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_1[0] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_1\[1\] " "Pin d_1\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_1[1] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_1\[2\] " "Pin d_1\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_1[2] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_1\[3\] " "Pin d_1\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { d_1[3] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[0\] " "Pin test\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[0] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[1\] " "Pin test\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[1] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[2\] " "Pin test\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[2] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[3\] " "Pin test\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[3] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[4\] " "Pin test\[4\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[4] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[5\] " "Pin test\[5\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[5] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[6\] " "Pin test\[6\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[6] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[7\] " "Pin test\[7\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[7] } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 13 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { rst } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 3 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { clk } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613174324310 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1613174324310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bcd.sdc " "Synopsys Design Constraints File file not found: 'Bcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1613174324412 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1613174324413 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1613174324414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1613174324420 ""}  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { clk } } } { "Bcd.v" "" { Text "D:/ELEC373/Assigment_2/Bcd/Bcd.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613174324420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613174324479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613174324479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613174324479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613174324480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613174324480 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613174324481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613174324481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613174324481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613174324488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1613174324488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613174324488 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 9 16 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 9 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1613174324490 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1613174324490 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1613174324490 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613174324491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1613174324491 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1613174324491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613174324502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613174326384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613174326479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613174326486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613174326707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613174326707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613174326762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1613174327463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613174327463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613174327712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1613174327714 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1613174327714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613174327714 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1613174327724 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613174327727 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_0\[0\] 0 " "Pin \"d_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_0\[1\] 0 " "Pin \"d_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_0\[2\] 0 " "Pin \"d_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_0\[3\] 0 " "Pin \"d_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_1\[0\] 0 " "Pin \"d_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_1\[1\] 0 " "Pin \"d_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_1\[2\] 0 " "Pin \"d_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_1\[3\] 0 " "Pin \"d_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[0\] 0 " "Pin \"test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[1\] 0 " "Pin \"test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[2\] 0 " "Pin \"test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[3\] 0 " "Pin \"test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[4\] 0 " "Pin \"test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[5\] 0 " "Pin \"test\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[6\] 0 " "Pin \"test\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[7\] 0 " "Pin \"test\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613174327728 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1613174327728 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613174327802 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613174327808 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613174327879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613174328191 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1613174328281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ELEC373/Assigment_2/Bcd/output_files/Bcd.fit.smsg " "Generated suppressed messages file D:/ELEC373/Assigment_2/Bcd/output_files/Bcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613174328373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613174328614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 23:58:48 2021 " "Processing ended: Fri Feb 12 23:58:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613174328614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613174328614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613174328614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613174328614 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1613174339794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613174339831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613174339832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 23:58:49 2021 " "Processing started: Fri Feb 12 23:58:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613174339832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613174339832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bcd -c Bcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bcd -c Bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613174339832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613174341519 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613174341591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613174342163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 23:59:02 2021 " "Processing ended: Fri Feb 12 23:59:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613174342163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613174342163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613174342163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613174342163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613174342813 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1613174353229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613174353527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613174353528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 23:59:03 2021 " "Processing started: Fri Feb 12 23:59:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613174353528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613174353528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bcd -c Bcd " "Command: quartus_sta Bcd -c Bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613174353529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1613174353660 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613174353785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613174353833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613174353833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bcd.sdc " "Synopsys Design Constraints File file not found: 'Bcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1613174353946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1613174353947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613174353947 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613174353947 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1613174353949 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1613174353964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174353965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174353981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174353986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174353991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174353998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1613174353999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -4.380 clk  " "   -1.380        -4.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613174354008 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613174354035 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1613174354036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174354055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174354064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174354073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613174354082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1613174354082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -4.380 clk  " "   -1.380        -4.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613174354090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613174354090 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613174354109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613174354143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613174354144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613174354233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 23:59:14 2021 " "Processing ended: Fri Feb 12 23:59:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613174354233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613174354233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613174354233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613174354233 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613174365272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613174365303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613174365303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 23:59:15 2021 " "Processing started: Fri Feb 12 23:59:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613174365303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613174365303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Bcd -c Bcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Bcd -c Bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613174365303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bcd.vo D:/ELEC373/Assigment_2/Bcd/simulation/modelsim/ simulation " "Generated file Bcd.vo in folder \"D:/ELEC373/Assigment_2/Bcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1613174365605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613174365665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 23:59:25 2021 " "Processing ended: Fri Feb 12 23:59:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613174365665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613174365665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613174365665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613174365665 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613174366289 ""}
