/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/ZephyrEMb2/dacMAYBE/debug/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /memory@1fff0000
 *   5   /memory@20000000
 *   6   /soc
 *   7   /pinctrl
 *   8   /pinctrl/adc0_default
 *   9   /soc/interrupt-controller@e000e100
 *   10  /soc/sim@40047000
 *   11  /soc/dma-controller@40008000
 *   12  /soc/adc@4003b000
 *   13  /temp0
 *   14  /pinctrl/adc1_default
 *   15  /soc/adc@400bb000
 *   16  /temp1
 *   17  /soc/dac@400cc000
 *   18  /zephyr,user
 *   19  /cpus
 *   20  /cpus/cpu@0
 *   21  /soc/pinmux@40049000
 *   22  /soc/gpio@400ff000
 *   23  /soc/pinmux@4004b000
 *   24  /soc/gpio@400ff080
 *   25  /gpio_keys
 *   26  /gpio_keys/button_0
 *   27  /gpio_keys/button_1
 *   28  /soc/pinmux@4004a000
 *   29  /soc/gpio@400ff040
 *   30  /soc/pinmux@4004d000
 *   31  /soc/gpio@400ff100
 *   32  /leds
 *   33  /leds/led_0
 *   34  /leds/led_1
 *   35  /leds/led_2
 *   36  /pinctrl/adc0_default/group0
 *   37  /pinctrl/adc1_default/group0
 *   38  /pinctrl/flexcan0_default
 *   39  /pinctrl/flexcan0_default/group0
 *   40  /pinctrl/flexcan0_default/group1
 *   41  /pinctrl/ftm0_default
 *   42  /pinctrl/ftm0_default/group0
 *   43  /pinctrl/ftm3_default
 *   44  /pinctrl/ftm3_default/group0
 *   45  /pinctrl/i2c0_default
 *   46  /pinctrl/i2c0_default/group0
 *   47  /pinctrl/pinmux_enet
 *   48  /pinctrl/pinmux_enet/group1
 *   49  /pinctrl/pinmux_enet_mdio
 *   50  /pinctrl/pinmux_enet_mdio/group0
 *   51  /pinctrl/pinmux_enet_mdio/group1
 *   52  /pinctrl/pinmux_ptp
 *   53  /pinctrl/pinmux_ptp/group0
 *   54  /pinctrl/ptp_default
 *   55  /pinctrl/ptp_default/group0
 *   56  /pinctrl/spi0_default
 *   57  /pinctrl/spi0_default/group0
 *   58  /pinctrl/spi1_default
 *   59  /pinctrl/spi1_default/group0
 *   60  /pinctrl/uart0_default
 *   61  /pinctrl/uart0_default/group0
 *   62  /pinctrl/uart2_default
 *   63  /pinctrl/uart2_default/group0
 *   64  /pinctrl/uart3_default
 *   65  /pinctrl/uart3_default/group0
 *   66  /soc/can@40024000
 *   67  /soc/clock-controller@40065000
 *   68  /soc/dac@400cd000
 *   69  /soc/clock-controller@40064000
 *   70  /soc/ftm@40038000
 *   71  /soc/ftm@40039000
 *   72  /soc/ftm@4003a000
 *   73  /soc/ftm@400b9000
 *   74  /soc/pinmux@4004c000
 *   75  /soc/gpio@400ff0c0
 *   76  /soc/i2c@40067000
 *   77  /soc/i2c@400e6000
 *   78  /soc/mpu@4000d000
 *   79  /soc/random@40029000
 *   80  /soc/rtc@4003d000
 *   81  /soc/spi@4002c000
 *   82  /soc/spi@400ac000
 *   83  /soc/timer@e000e010
 *   84  /soc/uart@4006a000
 *   85  /soc/uart@4006b000
 *   86  /soc/uart@4006c000
 *   87  /soc/uart@4006d000
 *   88  /soc/uart@400ea000
 *   89  /soc/uart@400eb000
 *   90  /soc/usbd@40072000
 *   91  /soc/watchdog@40052000
 *   92  /soc/adc@400bb000/channel@e
 *   93  /soc/ethernet@400c0000
 *   94  /soc/ethernet@400c0000/mdio
 *   95  /soc/ethernet@400c0000/ptp_clock
 *   96  /soc/ethernet@400c0000/mdio/phy@0
 *   97  /soc/ethernet@400c0000/ethernet
 *   98  /soc/flash-controller@40020000
 *   99  /soc/flash-controller@40020000/flash@0
 *   100 /soc/flash-controller@40020000/flash@0/partitions
 *   101 /soc/flash-controller@40020000/flash@0/partitions/partition@0
 *   102 /soc/flash-controller@40020000/flash@0/partitions/partition@10000
 *   103 /soc/flash-controller@40020000/flash@0/partitions/partition@79000
 *   104 /soc/flash-controller@40020000/flash@0/partitions/partition@e2000
 *   105 /soc/i2c@40066000
 *   106 /soc/i2c@40066000/fxos8700@1d
 *   107 /soc/pit@40037000
 *   108 /soc/pit@40037000/pit0_channel@0
 *   109 /soc/pit@40037000/pit0_channel@1
 *   110 /soc/pit@40037000/pit0_channel@2
 *   111 /soc/pit@40037000/pit0_channel@3
 *   112 /soc/sim@40047000/bus_clk
 *   113 /soc/sim@40047000/core_clk
 *   114 /soc/sim@40047000/flash_clk
 *   115 /soc/sim@40047000/flexbus_clk
 *   116 /soc/spi@4002d000
 *   117 /soc/spi@4002d000/sdhc@0
 *   118 /soc/spi@4002d000/sdhc@0/sdmmc
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 13
#define DT_N_CHILD_NUM_STATUS_OKAY 12
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_temp0) fn(DT_N_S_temp1) fn(DT_N_S_pinctrl) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_1fff0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_temp0, __VA_ARGS__) fn(DT_N_S_temp1, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_1fff0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_temp1) fn(DT_N_S_pinctrl) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_1fff0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_temp1, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_1fff0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /memory@1fff0000 */ \
	5, /* /memory@20000000 */ \
	6, /* /soc */ \
	7, /* /pinctrl */ \
	13, /* /temp0 */ \
	16, /* /temp1 */ \
	18, /* /zephyr,user */ \
	19, /* /cpus */ \
	25, /* /gpio_keys */ \
	32, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mk64f12 DT_N
#define DT_N_INST_0_nxp_k64f    DT_N
#define DT_N_INST_0_nxp_k6x     DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nxp_mk64f12 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mk64f12"
#define DT_N_COMPAT_MATCHES_nxp_k64f 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "k64f"
#define DT_N_COMPAT_MATCHES_nxp_k6x 1
#define DT_N_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_2 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_2 "k6x"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mk64f12", "nxp,k64f", "nxp,k6x"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "nxp,mk64f12"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp,mk64f12
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp_mk64f12
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MK64F12
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "nxp,k64f"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED nxp,k64f
#define DT_N_P_compatible_IDX_1_STRING_TOKEN nxp_k64f
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN NXP_K64F
#define DT_N_P_compatible_IDX_2_EXISTS 1
#define DT_N_P_compatible_IDX_2 "nxp,k6x"
#define DT_N_P_compatible_IDX_2_STRING_UNQUOTED nxp,k6x
#define DT_N_P_compatible_IDX_2_STRING_TOKEN nxp_k6x
#define DT_N_P_compatible_IDX_2_STRING_UPPER_TOKEN NXP_K6X
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1) \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__) \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_LEN 3
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE\dts\bindings\gpio\arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"
#define DT_N_S_connector_FULL_NAME_UNQUOTED connector
#define DT_N_S_connector_FULL_NAME_TOKEN connector
#define DT_N_S_connector_FULL_NAME_UPPER_TOKEN CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_NODELABEL_NUM 1
#define DT_N_S_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)
#define DT_N_S_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_CHILD_NUM 0
#define DT_N_S_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_connector_HASH 1hNYiTso4N65bku_L_0pzRcHL_5NCz8DqiXd1i5KK7Q

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3
#define DT_N_S_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_IRQ_LEVEL 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_gpio_map_mask {4294967295 /* 0xffffffff */, 4294967232 /* 0xffffffc0 */}
#define DT_N_S_connector_P_gpio_map_mask_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_0 4294967295
#define DT_N_S_connector_P_gpio_map_mask_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_1 4294967232
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_mask, 0) \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_mask, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_LEN 2
#define DT_N_S_connector_P_gpio_map_mask_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru {0 /* 0x0 */, 63 /* 0x3f */}
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0 0
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1 63
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_pass_thru, 0) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_pass_thru, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_LEN 2
#define DT_N_S_connector_P_gpio_map_pass_thru_EXISTS 1
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_zephyr_deferred_init 0
#define DT_N_S_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@1fff0000
 *
 * Node identifier: DT_N_S_memory_1fff0000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_1fff0000_PATH "/memory@1fff0000"

/* Node's name with unit-address: */
#define DT_N_S_memory_1fff0000_FULL_NAME "memory@1fff0000"
#define DT_N_S_memory_1fff0000_FULL_NAME_UNQUOTED memory@1fff0000
#define DT_N_S_memory_1fff0000_FULL_NAME_TOKEN memory_1fff0000
#define DT_N_S_memory_1fff0000_FULL_NAME_UPPER_TOKEN MEMORY_1FFF0000

/* Node parent (/) identifier: */
#define DT_N_S_memory_1fff0000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_1fff0000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_1fff0000_NODELABEL_NUM 1
#define DT_N_S_memory_1fff0000_FOREACH_NODELABEL(fn) fn(sram_l)
#define DT_N_S_memory_1fff0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram_l, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_1fff0000_CHILD_NUM 0
#define DT_N_S_memory_1fff0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_1fff0000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_1fff0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_1fff0000_HASH Umh3RMo3CIlMdvE1z4v7iyT78AnrRXEExN1QGSa4QvE

/* Node's dependency ordinal: */
#define DT_N_S_memory_1fff0000_ORD 4
#define DT_N_S_memory_1fff0000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_1fff0000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_1fff0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_1fff0000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_1fff0000
#define DT_N_INST_0_mmio_sram            DT_N_S_memory_1fff0000
#define DT_N_NODELABEL_sram_l            DT_N_S_memory_1fff0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_1fff0000_REG_NUM 1
#define DT_N_S_memory_1fff0000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_REG_IDX_0_VAL_ADDRESS 536805376 /* 0x1fff0000 */
#define DT_N_S_memory_1fff0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_1fff0000_RANGES_NUM 0
#define DT_N_S_memory_1fff0000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_1fff0000_IRQ_NUM 0
#define DT_N_S_memory_1fff0000_IRQ_LEVEL 0
#define DT_N_S_memory_1fff0000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_1fff0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_memory_1fff0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_1fff0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_1fff0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_1fff0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region "SRAML"
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_STRING_UNQUOTED SRAML
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_STRING_TOKEN SRAML
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAML
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_IDX_0 "SRAML"
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_1fff0000, zephyr_memory_region, 0)
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_1fff0000, zephyr_memory_region, 0)
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_1fff0000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_1fff0000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_1fff0000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_1fff0000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_1fff0000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_1fff0000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_1fff0000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_1fff0000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_1fff0000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_1fff0000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_1fff0000, compatible, 0) \
	fn(DT_N_S_memory_1fff0000, compatible, 1)
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_1fff0000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_1fff0000, compatible, 1)
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_1fff0000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_1fff0000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_1fff0000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_1fff0000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_1fff0000_P_compatible_LEN 2
#define DT_N_S_memory_1fff0000_P_compatible_EXISTS 1
#define DT_N_S_memory_1fff0000_P_reg {536805376 /* 0x1fff0000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_1fff0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_1fff0000_P_reg_IDX_0 536805376
#define DT_N_S_memory_1fff0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_1fff0000_P_reg_IDX_1 65536
#define DT_N_S_memory_1fff0000_P_reg_EXISTS 1
#define DT_N_S_memory_1fff0000_P_zephyr_deferred_init 0
#define DT_N_S_memory_1fff0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_1fff0000_P_wakeup_source 0
#define DT_N_S_memory_1fff0000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_1fff0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_1fff0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_20000000_HASH Ppv28MrjF0V_ocFctWWy62TJJRdbnlSCTerwKpAvZ6U

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 5
#define DT_N_S_memory_20000000_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 196608 /* 0x30000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 196608 /* 0x30000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 196608
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 45
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 34
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_mpu_4000d000) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_i2c_40067000) fn(DT_N_S_soc_S_i2c_400e6000) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006b000) fn(DT_N_S_soc_S_uart_4006c000) fn(DT_N_S_soc_S_uart_4006d000) fn(DT_N_S_soc_S_uart_400ea000) fn(DT_N_S_soc_S_uart_400eb000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc_S_spi_400ac000) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_40039000) fn(DT_N_S_soc_S_ftm_4003a000) fn(DT_N_S_soc_S_ftm_400b9000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_adc_400bb000) fn(DT_N_S_soc_S_dac_400cc000) fn(DT_N_S_soc_S_dac_400cd000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc_S_random_40029000) fn(DT_N_S_soc_S_can_40024000) fn(DT_N_S_soc_S_dma_controller_40008000) fn(DT_N_S_soc_S_pit_40037000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mpu_4000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40064000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40065000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_4003d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40066000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40067000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_400e6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_400ea000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_400eb000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_40049000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff0c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400ac000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40052000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40038000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40039000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_4003a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_400b9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4003b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400bb000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cc000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cd000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbd_40072000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_random_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_40024000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_controller_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_mpu_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40067000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_400e6000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006c000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400ea000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400eb000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400ac000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40039000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_4003a000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cd000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mpu_4000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40067000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_400e6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_400ea000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_400eb000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400ac000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40039000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_4003a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cd000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006d000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_400b9000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_adc_400bb000) fn(DT_N_S_soc_S_dac_400cc000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc_S_random_40029000) fn(DT_N_S_soc_S_can_40024000) fn(DT_N_S_soc_S_dma_controller_40008000) fn(DT_N_S_soc_S_pit_40037000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40064000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40065000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_4003d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40066000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_40049000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff0c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40052000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40038000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_400b9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4003b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400bb000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cc000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbd_40072000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_random_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_40024000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_controller_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 6
#define DT_N_S_soc_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */ \
	12, /* /soc/adc@4003b000 */ \
	15, /* /soc/adc@400bb000 */ \
	17, /* /soc/dac@400cc000 */ \
	21, /* /soc/pinmux@40049000 */ \
	22, /* /soc/gpio@400ff000 */ \
	23, /* /soc/pinmux@4004b000 */ \
	24, /* /soc/gpio@400ff080 */ \
	28, /* /soc/pinmux@4004a000 */ \
	29, /* /soc/gpio@400ff040 */ \
	30, /* /soc/pinmux@4004d000 */ \
	31, /* /soc/gpio@400ff100 */ \
	66, /* /soc/can@40024000 */ \
	67, /* /soc/clock-controller@40065000 */ \
	68, /* /soc/dac@400cd000 */ \
	69, /* /soc/clock-controller@40064000 */ \
	70, /* /soc/ftm@40038000 */ \
	71, /* /soc/ftm@40039000 */ \
	72, /* /soc/ftm@4003a000 */ \
	73, /* /soc/ftm@400b9000 */ \
	74, /* /soc/pinmux@4004c000 */ \
	75, /* /soc/gpio@400ff0c0 */ \
	76, /* /soc/i2c@40067000 */ \
	77, /* /soc/i2c@400e6000 */ \
	78, /* /soc/mpu@4000d000 */ \
	79, /* /soc/random@40029000 */ \
	80, /* /soc/rtc@4003d000 */ \
	81, /* /soc/spi@4002c000 */ \
	82, /* /soc/spi@400ac000 */ \
	83, /* /soc/timer@e000e010 */ \
	84, /* /soc/uart@4006a000 */ \
	85, /* /soc/uart@4006b000 */ \
	86, /* /soc/uart@4006c000 */ \
	87, /* /soc/uart@4006d000 */ \
	88, /* /soc/uart@400ea000 */ \
	89, /* /soc/uart@400eb000 */ \
	90, /* /soc/usbd@40072000 */ \
	91, /* /soc/watchdog@40052000 */ \
	93, /* /soc/ethernet@400c0000 */ \
	98, /* /soc/flash-controller@40020000 */ \
	105, /* /soc/i2c@40066000 */ \
	107, /* /soc/pit@40037000 */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /pinctrl
 *
 * Node identifier: DT_N_S_pinctrl
 *
 * Binding (compatible = nxp,port-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_PATH "/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/) identifier: */
#define DT_N_S_pinctrl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_CHILD_NUM 15
#define DT_N_S_pinctrl_CHILD_NUM_STATUS_OKAY 15
#define DT_N_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_adc0_default) fn(DT_N_S_pinctrl_S_adc1_default) fn(DT_N_S_pinctrl_S_pinmux_enet) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl_S_pinmux_ptp) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl_S_ftm0_default) fn(DT_N_S_pinctrl_S_ftm3_default) fn(DT_N_S_pinctrl_S_i2c0_default) fn(DT_N_S_pinctrl_S_ptp_default) fn(DT_N_S_pinctrl_S_spi0_default) fn(DT_N_S_pinctrl_S_spi1_default) fn(DT_N_S_pinctrl_S_uart0_default) fn(DT_N_S_pinctrl_S_uart2_default) fn(DT_N_S_pinctrl_S_uart3_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_adc1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_ptp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_i2c0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ptp_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart3_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_adc0_default) fn(DT_N_S_pinctrl_S_adc1_default) fn(DT_N_S_pinctrl_S_pinmux_enet) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl_S_pinmux_ptp) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl_S_ftm0_default) fn(DT_N_S_pinctrl_S_ftm3_default) fn(DT_N_S_pinctrl_S_i2c0_default) fn(DT_N_S_pinctrl_S_ptp_default) fn(DT_N_S_pinctrl_S_spi0_default) fn(DT_N_S_pinctrl_S_spi1_default) fn(DT_N_S_pinctrl_S_uart0_default) fn(DT_N_S_pinctrl_S_uart2_default) fn(DT_N_S_pinctrl_S_uart3_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_adc1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_ptp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_i2c0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ptp_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart3_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_HASH 01QuO_7SrEK_FK3pBqPkBim8omttEGOeu46fT9NfDAg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_ORD 7
#define DT_N_S_pinctrl_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_SUPPORTS_ORDS \
	8, /* /pinctrl/adc0_default */ \
	14, /* /pinctrl/adc1_default */ \
	38, /* /pinctrl/flexcan0_default */ \
	41, /* /pinctrl/ftm0_default */ \
	43, /* /pinctrl/ftm3_default */ \
	45, /* /pinctrl/i2c0_default */ \
	47, /* /pinctrl/pinmux_enet */ \
	49, /* /pinctrl/pinmux_enet_mdio */ \
	52, /* /pinctrl/pinmux_ptp */ \
	54, /* /pinctrl/ptp_default */ \
	56, /* /pinctrl/spi0_default */ \
	58, /* /pinctrl/spi1_default */ \
	60, /* /pinctrl/uart0_default */ \
	62, /* /pinctrl/uart2_default */ \
	64, /* /pinctrl/uart3_default */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_port_pinctrl DT_N_S_pinctrl
#define DT_N_NODELABEL_pinctrl       DT_N_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_REG_NUM 0
#define DT_N_S_pinctrl_RANGES_NUM 0
#define DT_N_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_IRQ_NUM 0
#define DT_N_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_pinctrl_COMPAT_MATCHES_nxp_port_pinctrl 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0 "port-pinctrl"
#define DT_N_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_P_status "okay"
#define DT_N_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_pinctrl_P_status_IDX_0 "okay"
#define DT_N_S_pinctrl_P_status_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_LEN 1
#define DT_N_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_pinctrl_P_compatible {"nxp,port-pinctrl"}
#define DT_N_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_compatible_IDX_0 "nxp,port-pinctrl"
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINCTRL
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pinctrl_P_wakeup_source 0
#define DT_N_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/adc0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_adc0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_adc0_default_PATH "/pinctrl/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_adc0_default_FULL_NAME "adc0_default"
#define DT_N_S_pinctrl_S_adc0_default_FULL_NAME_UNQUOTED adc0_default
#define DT_N_S_pinctrl_S_adc0_default_FULL_NAME_TOKEN adc0_default
#define DT_N_S_pinctrl_S_adc0_default_FULL_NAME_UPPER_TOKEN ADC0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_adc0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_adc0_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_adc0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_NODELABEL(fn) fn(adc0_default)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_adc0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_adc0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_adc0_default_S_group0)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default_S_group0)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_adc0_default_S_group0)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default_S_group0)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_adc0_default_HASH ElLPpkkXOL93xQ2lfTGk7QkVpf_Tcx5O7_nMoBQdMBY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_adc0_default_ORD 8
#define DT_N_S_pinctrl_S_adc0_default_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_adc0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_adc0_default_SUPPORTS_ORDS \
	12, /* /soc/adc@4003b000 */ \
	36, /* /pinctrl/adc0_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_adc0_default DT_N_S_pinctrl_S_adc0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_adc0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_adc0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_adc0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_adc0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 9
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	11, /* /soc/dma-controller@40008000 */ \
	12, /* /soc/adc@4003b000 */ \
	15, /* /soc/adc@400bb000 */ \
	17, /* /soc/dac@400cc000 */ \
	22, /* /soc/gpio@400ff000 */ \
	24, /* /soc/gpio@400ff080 */ \
	29, /* /soc/gpio@400ff040 */ \
	31, /* /soc/gpio@400ff100 */ \
	66, /* /soc/can@40024000 */ \
	68, /* /soc/dac@400cd000 */ \
	70, /* /soc/ftm@40038000 */ \
	71, /* /soc/ftm@40039000 */ \
	72, /* /soc/ftm@4003a000 */ \
	73, /* /soc/ftm@400b9000 */ \
	75, /* /soc/gpio@400ff0c0 */ \
	76, /* /soc/i2c@40067000 */ \
	77, /* /soc/i2c@400e6000 */ \
	79, /* /soc/random@40029000 */ \
	80, /* /soc/rtc@4003d000 */ \
	81, /* /soc/spi@4002c000 */ \
	82, /* /soc/spi@400ac000 */ \
	84, /* /soc/uart@4006a000 */ \
	85, /* /soc/uart@4006b000 */ \
	86, /* /soc/uart@4006c000 */ \
	87, /* /soc/uart@4006d000 */ \
	88, /* /soc/uart@400ea000 */ \
	89, /* /soc/uart@400eb000 */ \
	90, /* /soc/usbd@40072000 */ \
	91, /* /soc/watchdog@40052000 */ \
	95, /* /soc/ethernet@400c0000/ptp_clock */ \
	97, /* /soc/ethernet@400c0000/ethernet */ \
	98, /* /soc/flash-controller@40020000 */ \
	105, /* /soc/i2c@40066000 */ \
	108, /* /soc/pit@40037000/pit0_channel@0 */ \
	109, /* /soc/pit@40037000/pit0_channel@1 */ \
	110, /* /soc/pit@40037000/pit0_channel@2 */ \
	111, /* /soc/pit@40037000/pit0_channel@3 */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000
 *
 * Binding (compatible = nxp,kinetis-sim):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,kinetis-sim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_PATH "/soc/sim@40047000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_FULL_NAME "sim@40047000"
#define DT_N_S_soc_S_sim_40047000_FULL_NAME_UNQUOTED sim@40047000
#define DT_N_S_soc_S_sim_40047000_FULL_NAME_TOKEN sim_40047000
#define DT_N_S_soc_S_sim_40047000_FULL_NAME_UPPER_TOKEN SIM_40047000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sim_40047000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sim_40047000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sim_40047000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sim_40047000_FOREACH_NODELABEL(fn) fn(sim)
#define DT_N_S_soc_S_sim_40047000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sim, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sim_40047000_CHILD_NUM 4
#define DT_N_S_soc_S_sim_40047000_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sim_40047000_HASH IrpoOpt_JMa5vuMLVwtiC8uewzIERij3ZPOapThF2tk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_ORD 10
#define DT_N_S_soc_S_sim_40047000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_SUPPORTS_ORDS \
	11, /* /soc/dma-controller@40008000 */ \
	12, /* /soc/adc@4003b000 */ \
	15, /* /soc/adc@400bb000 */ \
	21, /* /soc/pinmux@40049000 */ \
	23, /* /soc/pinmux@4004b000 */ \
	28, /* /soc/pinmux@4004a000 */ \
	30, /* /soc/pinmux@4004d000 */ \
	66, /* /soc/can@40024000 */ \
	74, /* /soc/pinmux@4004c000 */ \
	76, /* /soc/i2c@40067000 */ \
	77, /* /soc/i2c@400e6000 */ \
	81, /* /soc/spi@4002c000 */ \
	82, /* /soc/spi@400ac000 */ \
	84, /* /soc/uart@4006a000 */ \
	85, /* /soc/uart@4006b000 */ \
	86, /* /soc/uart@4006c000 */ \
	87, /* /soc/uart@4006d000 */ \
	88, /* /soc/uart@400ea000 */ \
	89, /* /soc/uart@400eb000 */ \
	91, /* /soc/watchdog@40052000 */ \
	93, /* /soc/ethernet@400c0000 */ \
	95, /* /soc/ethernet@400c0000/ptp_clock */ \
	105, /* /soc/i2c@40066000 */ \
	107, /* /soc/pit@40037000 */ \
	112, /* /soc/sim@40047000/bus_clk */ \
	113, /* /soc/sim@40047000/core_clk */ \
	114, /* /soc/sim@40047000/flash_clk */ \
	115, /* /soc/sim@40047000/flexbus_clk */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_sim DT_N_S_soc_S_sim_40047000
#define DT_N_NODELABEL_sim          DT_N_S_soc_S_sim_40047000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_REG_NUM 1
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_VAL_ADDRESS 1074032640 /* 0x40047000 */
#define DT_N_S_soc_S_sim_40047000_REG_IDX_0_VAL_SIZE 4192 /* 0x1060 */
#define DT_N_S_soc_S_sim_40047000_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sim_40047000_COMPAT_MATCHES_nxp_kinetis_sim 1
#define DT_N_S_soc_S_sim_40047000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_sim_40047000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_COMPAT_MODEL_IDX_0 "kinetis-sim"
#define DT_N_S_soc_S_sim_40047000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_P_reg {1074032640 /* 0x40047000 */, 4192 /* 0x1060 */}
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_0 1074032640
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_reg_IDX_1 4192
#define DT_N_S_soc_S_sim_40047000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_pllfll_select 1
#define DT_N_S_soc_S_sim_40047000_P_pllfll_select_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_er32k_select 2
#define DT_N_S_soc_S_sim_40047000_P_er32k_select_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_compatible {"nxp,kinetis-sim"}
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0 "nxp,kinetis-sim"
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-sim
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_sim
#define DT_N_S_soc_S_sim_40047000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_SIM
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000, compatible, 0)
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000, compatible, 0)
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_P_compatible_LEN 1
#define DT_N_S_soc_S_sim_40047000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sim_40047000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_wakeup_source 0
#define DT_N_S_soc_S_sim_40047000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sim_40047000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma-controller@40008000
 *
 * Node identifier: DT_N_S_soc_S_dma_controller_40008000
 *
 * Binding (compatible = nxp,mcux-edma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,mcux-edma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_controller_40008000_PATH "/soc/dma-controller@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_controller_40008000_FULL_NAME "dma-controller@40008000"
#define DT_N_S_soc_S_dma_controller_40008000_FULL_NAME_UNQUOTED dma-controller@40008000
#define DT_N_S_soc_S_dma_controller_40008000_FULL_NAME_TOKEN dma_controller_40008000
#define DT_N_S_soc_S_dma_controller_40008000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_40008000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_controller_40008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_controller_40008000_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_controller_40008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_NODELABEL(fn) fn(edma0)
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(edma0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_controller_40008000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_controller_40008000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_controller_40008000_HASH CLog_fYdSbdttApqN3JCGnNcI7bv6zLf5kN8ASTbp5I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_controller_40008000_ORD 11
#define DT_N_S_soc_S_dma_controller_40008000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_controller_40008000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_controller_40008000_SUPPORTS_ORDS \
	12, /* /soc/adc@4003b000 */ \
	15, /* /soc/adc@400bb000 */ \
	81, /* /soc/spi@4002c000 */ \
	82, /* /soc/spi@400ac000 */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_controller_40008000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_edma DT_N_S_soc_S_dma_controller_40008000
#define DT_N_NODELABEL_edma0      DT_N_S_soc_S_dma_controller_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_controller_40008000_REG_NUM 2
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_1_VAL_ADDRESS 1073876992 /* 0x40021000 */
#define DT_N_S_soc_S_dma_controller_40008000_REG_IDX_1_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dma_controller_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_controller_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_NUM 17
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_VAL_irq 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_VAL_irq 2
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_VAL_irq 4
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_VAL_irq 5
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_VAL_irq 6
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_VAL_irq 7
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_VAL_irq 8
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_8_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_VAL_irq 9
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_VAL_irq 10
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_10_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_VAL_irq 11
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_11_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_VAL_irq 12
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_12_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_VAL_irq 13
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_13_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_VAL_irq 14
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_14_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_VAL_irq 15
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_VAL_irq 16
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_IDX_16_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_controller_40008000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_controller_40008000_COMPAT_MATCHES_nxp_mcux_edma 1
#define DT_N_S_soc_S_dma_controller_40008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_dma_controller_40008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_COMPAT_MODEL_IDX_0 "mcux-edma"
#define DT_N_S_soc_S_dma_controller_40008000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_controller_40008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_controller_40008000_P_reg {1073774592 /* 0x40008000 */, 4096 /* 0x1000 */, 1073876992 /* 0x40021000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_2 1073876992
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_IDX_3 4096
#define DT_N_S_soc_S_dma_controller_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts {0 /* 0x0 */, 0 /* 0x0 */, 1 /* 0x1 */, 0 /* 0x0 */, 2 /* 0x2 */, 0 /* 0x0 */, 3 /* 0x3 */, 0 /* 0x0 */, 4 /* 0x4 */, 0 /* 0x0 */, 5 /* 0x5 */, 0 /* 0x0 */, 6 /* 0x6 */, 0 /* 0x0 */, 7 /* 0x7 */, 0 /* 0x0 */, 8 /* 0x8 */, 0 /* 0x0 */, 9 /* 0x9 */, 0 /* 0x0 */, 10 /* 0xa */, 0 /* 0x0 */, 11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_2 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_4 2
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_8 4
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_10 5
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_12 6
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_14 7
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_16 8
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_18 9
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_19 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_20 10
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_21 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_22 11
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_23 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_24 12
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_25 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_26 13
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_27 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_28 14
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_29 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_30_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_30 15
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_31_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_31 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_32_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_32 16
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_33_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_IDX_33 0
#define DT_N_S_soc_S_dma_controller_40008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_dma_channels 16
#define DT_N_S_soc_S_dma_controller_40008000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_dma_requests 64
#define DT_N_S_soc_S_dma_controller_40008000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_dmamux_reg_offset 0
#define DT_N_S_soc_S_dma_controller_40008000_P_dmamux_reg_offset_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_mem2mem 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_a_on 0
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_a_on_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_irq_shared_offset 0
#define DT_N_S_soc_S_dma_controller_40008000_P_irq_shared_offset_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_no_error_irq 0
#define DT_N_S_soc_S_dma_controller_40008000_P_no_error_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version 2
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_nxp_version_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_status "okay"
#define DT_N_S_soc_S_dma_controller_40008000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dma_controller_40008000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dma_controller_40008000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dma_controller_40008000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dma_controller_40008000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dma_controller_40008000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40008000, status, 0)
#define DT_N_S_soc_S_dma_controller_40008000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_controller_40008000, status, 0)
#define DT_N_S_soc_S_dma_controller_40008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_controller_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_status_LEN 1
#define DT_N_S_soc_S_dma_controller_40008000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible {"nxp,mcux-edma"}
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_IDX_0 "nxp,mcux-edma"
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-edma
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_edma
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_EDMA
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40008000, compatible, 0)
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_controller_40008000, compatible, 0)
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_controller_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_controller_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_offset 4160
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, name) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, bits)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, bits)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_name 2
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_offset 4156
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_bits 2
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, name) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, offset) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, bits)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, bits)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_IDX_1_NUM_CELLS 3
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_controller_40008000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_LEN 2
#define DT_N_S_soc_S_dma_controller_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_controller_40008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_controller_40008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_controller_40008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@4003b000
 *
 * Node identifier: DT_N_S_soc_S_adc_4003b000
 *
 * Binding (compatible = nxp,kinetis-adc16):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,kinetis-adc16.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_4003b000_PATH "/soc/adc@4003b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_4003b000_FULL_NAME "adc@4003b000"
#define DT_N_S_soc_S_adc_4003b000_FULL_NAME_UNQUOTED adc@4003b000
#define DT_N_S_soc_S_adc_4003b000_FULL_NAME_TOKEN adc_4003b000
#define DT_N_S_soc_S_adc_4003b000_FULL_NAME_UPPER_TOKEN ADC_4003B000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_4003b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_4003b000_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_4003b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_4003b000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_adc_4003b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_4003b000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_4003b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4003b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_4003b000_HASH z_PKaQup45xr1h6wsmNte0i5Ag8SCmBdDsZ3iABN58s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_4003b000_ORD 12
#define DT_N_S_soc_S_adc_4003b000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_4003b000_REQUIRES_ORDS \
	6, /* /soc */ \
	8, /* /pinctrl/adc0_default */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_4003b000_SUPPORTS_ORDS \
	13, /* /temp0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_4003b000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_adc16 DT_N_S_soc_S_adc_4003b000
#define DT_N_NODELABEL_adc0           DT_N_S_soc_S_adc_4003b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_4003b000_REG_NUM 1
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_VAL_ADDRESS 1073983488 /* 0x4003b000 */
#define DT_N_S_soc_S_adc_4003b000_REG_IDX_0_VAL_SIZE 112 /* 0x70 */
#define DT_N_S_soc_S_adc_4003b000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_4003b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_4003b000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_4003b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_4003b000_COMPAT_MATCHES_nxp_kinetis_adc16 1
#define DT_N_S_soc_S_adc_4003b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_adc_4003b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_COMPAT_MODEL_IDX_0 "kinetis-adc16"
#define DT_N_S_soc_S_adc_4003b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_4003b000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_adc0_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_4003b000_P_reg {1073983488 /* 0x4003b000 */, 112 /* 0x70 */}
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_0 1073983488
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_reg_IDX_1 112
#define DT_N_S_soc_S_adc_4003b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_channel_mux_b 0
#define DT_N_S_soc_S_adc_4003b000_P_channel_mux_b_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_4003b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_periodic_trigger 0
#define DT_N_S_soc_S_adc_4003b000_P_periodic_trigger_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clk_source 0
#define DT_N_S_soc_S_adc_4003b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_continuous_convert 0
#define DT_N_S_soc_S_adc_4003b000_P_continuous_convert_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_high_speed 0
#define DT_N_S_soc_S_adc_4003b000_P_high_speed_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_has_differential_mode 0
#define DT_N_S_soc_S_adc_4003b000_P_has_differential_mode_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_status "okay"
#define DT_N_S_soc_S_adc_4003b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_4003b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_4003b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4003b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_4003b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_4003b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, status, 0)
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, status, 0)
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_status_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible {"nxp,kinetis-adc16"}
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0 "nxp,kinetis-adc16"
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-adc16
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_adc16
#define DT_N_S_soc_S_adc_4003b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_ADC16
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_bits 15
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, name) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_name 7
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_offset 7
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_bits 128
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, name) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, offset) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_IDX_1_NUM_CELLS 3
#define DT_N_S_soc_S_adc_4003b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_4003b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_source 40
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, mux) \
	fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, source)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, source)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_NAME "adc0"
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_IDX 0
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_4003b000, dmas, adc0, mux) \
	fn(DT_N_S_soc_S_adc_4003b000, dmas, adc0, source)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, dmas, adc0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_4003b000, dmas, adc0, source)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_VAL_mux DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_VAL_source DT_N_S_soc_S_adc_4003b000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_adc_4003b000_P_dmas_NAME_adc0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_dmas_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dma_names {"adc0"}
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_IDX_0 "adc0"
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_IDX_0_STRING_UNQUOTED adc0
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_IDX_0_STRING_TOKEN adc0
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_IDX_0_STRING_UPPER_TOKEN ADC0
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, dma_names, 0)
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, dma_names, 0)
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_4003b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_4003b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_4003b000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_adc0_default
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_adc0_default
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4003b000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_4003b000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /temp0
 *
 * Node identifier: DT_N_S_temp0
 *
 * Binding (compatible = nxp,kinetis-temperature):
 *   $ZEPHYR_BASE\dts\bindings\sensor\nxp,kinetis-temperature.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_temp0_PATH "/temp0"

/* Node's name with unit-address: */
#define DT_N_S_temp0_FULL_NAME "temp0"
#define DT_N_S_temp0_FULL_NAME_UNQUOTED temp0
#define DT_N_S_temp0_FULL_NAME_TOKEN temp0
#define DT_N_S_temp0_FULL_NAME_UPPER_TOKEN TEMP0

/* Node parent (/) identifier: */
#define DT_N_S_temp0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_temp0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_temp0_NODELABEL_NUM 1
#define DT_N_S_temp0_FOREACH_NODELABEL(fn) fn(temp0)
#define DT_N_S_temp0_FOREACH_NODELABEL_VARGS(fn, ...) fn(temp0, __VA_ARGS__)
#define DT_N_S_temp0_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_temp0_CHILD_NUM 0
#define DT_N_S_temp0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_temp0_FOREACH_CHILD(fn) 
#define DT_N_S_temp0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_temp0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_temp0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_temp0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_temp0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_temp0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_temp0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_temp0_HASH r3lqgu_8zlOdNlNfJrCriC7aBpZTGGJpV_Cgv9dhhZI

/* Node's dependency ordinal: */
#define DT_N_S_temp0_ORD 13
#define DT_N_S_temp0_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_temp0_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/adc@4003b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_temp0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_temp0_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_temperature DT_N_S_temp0
#define DT_N_NODELABEL_temp0                DT_N_S_temp0

/* Macros for properties that are special in the specification: */
#define DT_N_S_temp0_REG_NUM 0
#define DT_N_S_temp0_RANGES_NUM 0
#define DT_N_S_temp0_FOREACH_RANGE(fn) 
#define DT_N_S_temp0_IRQ_NUM 0
#define DT_N_S_temp0_IRQ_LEVEL 0
#define DT_N_S_temp0_COMPAT_MATCHES_nxp_kinetis_temperature 1
#define DT_N_S_temp0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_temp0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_temp0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_temp0_COMPAT_MODEL_IDX_0 "kinetis-temperature"
#define DT_N_S_temp0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_temp0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_temp0_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_temp0_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_4003b000
#define DT_N_S_temp0_P_io_channels_IDX_0_VAL_input 26
#define DT_N_S_temp0_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_temp0_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_temp0, io_channels, 0, input)
#define DT_N_S_temp0_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp0, io_channels, 0, input)
#define DT_N_S_temp0_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_temp0_P_io_channels_IDX_0_NAME "SENSOR"
#define DT_N_S_temp0_P_io_channels_NAME_sensor_IDX 0
#define DT_N_S_temp0_P_io_channels_NAME_sensor_FOREACH_CELL(fn) fn(DT_N_S_temp0, io_channels, sensor, input)
#define DT_N_S_temp0_P_io_channels_NAME_sensor_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp0, io_channels, sensor, input)
#define DT_N_S_temp0_P_io_channels_NAME_sensor_NUM_CELLS 1
#define DT_N_S_temp0_P_io_channels_NAME_sensor_PH DT_N_S_soc_S_adc_4003b000
#define DT_N_S_temp0_P_io_channels_NAME_sensor_EXISTS 1
#define DT_N_S_temp0_P_io_channels_NAME_sensor_VAL_input DT_N_S_temp0_P_io_channels_IDX_0_VAL_input
#define DT_N_S_temp0_P_io_channels_NAME_sensor_VAL_input_EXISTS 1
#define DT_N_S_temp0_P_io_channels_IDX_1_EXISTS 1
#define DT_N_S_temp0_P_io_channels_IDX_1_PH DT_N_S_soc_S_adc_4003b000
#define DT_N_S_temp0_P_io_channels_IDX_1_VAL_input 27
#define DT_N_S_temp0_P_io_channels_IDX_1_VAL_input_EXISTS 1
#define DT_N_S_temp0_P_io_channels_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_temp0, io_channels, 1, input)
#define DT_N_S_temp0_P_io_channels_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp0, io_channels, 1, input)
#define DT_N_S_temp0_P_io_channels_IDX_1_NUM_CELLS 1
#define DT_N_S_temp0_P_io_channels_IDX_1_NAME "BANDGAP"
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_IDX 1
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_FOREACH_CELL(fn) fn(DT_N_S_temp0, io_channels, bandgap, input)
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp0, io_channels, bandgap, input)
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_NUM_CELLS 1
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_PH DT_N_S_soc_S_adc_4003b000
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_EXISTS 1
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_VAL_input DT_N_S_temp0_P_io_channels_IDX_1_VAL_input
#define DT_N_S_temp0_P_io_channels_NAME_bandgap_VAL_input_EXISTS 1
#define DT_N_S_temp0_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp0, io_channels, 0) \
	fn(DT_N_S_temp0, io_channels, 1)
#define DT_N_S_temp0_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp0, io_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp0, io_channels, 1)
#define DT_N_S_temp0_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp0, io_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_temp0, io_channels, 1, __VA_ARGS__)
#define DT_N_S_temp0_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp0, io_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp0, io_channels, 1, __VA_ARGS__)
#define DT_N_S_temp0_P_io_channels_LEN 2
#define DT_N_S_temp0_P_io_channels_EXISTS 1
#define DT_N_S_temp0_P_io_channel_names {"SENSOR", "BANDGAP"}
#define DT_N_S_temp0_P_io_channel_names_IDX_0_EXISTS 1
#define DT_N_S_temp0_P_io_channel_names_IDX_0 "SENSOR"
#define DT_N_S_temp0_P_io_channel_names_IDX_0_STRING_UNQUOTED SENSOR
#define DT_N_S_temp0_P_io_channel_names_IDX_0_STRING_TOKEN SENSOR
#define DT_N_S_temp0_P_io_channel_names_IDX_0_STRING_UPPER_TOKEN SENSOR
#define DT_N_S_temp0_P_io_channel_names_IDX_1_EXISTS 1
#define DT_N_S_temp0_P_io_channel_names_IDX_1 "BANDGAP"
#define DT_N_S_temp0_P_io_channel_names_IDX_1_STRING_UNQUOTED BANDGAP
#define DT_N_S_temp0_P_io_channel_names_IDX_1_STRING_TOKEN BANDGAP
#define DT_N_S_temp0_P_io_channel_names_IDX_1_STRING_UPPER_TOKEN BANDGAP
#define DT_N_S_temp0_P_io_channel_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp0, io_channel_names, 0) \
	fn(DT_N_S_temp0, io_channel_names, 1)
#define DT_N_S_temp0_P_io_channel_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp0, io_channel_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp0, io_channel_names, 1)
#define DT_N_S_temp0_P_io_channel_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp0, io_channel_names, 0, __VA_ARGS__) \
	fn(DT_N_S_temp0, io_channel_names, 1, __VA_ARGS__)
#define DT_N_S_temp0_P_io_channel_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp0, io_channel_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp0, io_channel_names, 1, __VA_ARGS__)
#define DT_N_S_temp0_P_io_channel_names_LEN 2
#define DT_N_S_temp0_P_io_channel_names_EXISTS 1
#define DT_N_S_temp0_P_bandgap_voltage 1000000
#define DT_N_S_temp0_P_bandgap_voltage_EXISTS 1
#define DT_N_S_temp0_P_vtemp25 716000
#define DT_N_S_temp0_P_vtemp25_EXISTS 1
#define DT_N_S_temp0_P_sensor_slope_cold 1620
#define DT_N_S_temp0_P_sensor_slope_cold_EXISTS 1
#define DT_N_S_temp0_P_sensor_slope_hot 1620
#define DT_N_S_temp0_P_sensor_slope_hot_EXISTS 1
#define DT_N_S_temp0_P_status "disabled"
#define DT_N_S_temp0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_temp0_P_status_STRING_TOKEN disabled
#define DT_N_S_temp0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_temp0_P_status_IDX_0 "disabled"
#define DT_N_S_temp0_P_status_IDX_0_EXISTS 1
#define DT_N_S_temp0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_temp0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_temp0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_temp0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp0, status, 0)
#define DT_N_S_temp0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp0, status, 0)
#define DT_N_S_temp0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp0, status, 0, __VA_ARGS__)
#define DT_N_S_temp0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp0, status, 0, __VA_ARGS__)
#define DT_N_S_temp0_P_status_LEN 1
#define DT_N_S_temp0_P_status_EXISTS 1
#define DT_N_S_temp0_P_compatible {"nxp,kinetis-temperature"}
#define DT_N_S_temp0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_temp0_P_compatible_IDX_0 "nxp,kinetis-temperature"
#define DT_N_S_temp0_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-temperature
#define DT_N_S_temp0_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_temperature
#define DT_N_S_temp0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TEMPERATURE
#define DT_N_S_temp0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp0, compatible, 0)
#define DT_N_S_temp0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp0, compatible, 0)
#define DT_N_S_temp0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp0, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp0, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp0_P_compatible_LEN 1
#define DT_N_S_temp0_P_compatible_EXISTS 1
#define DT_N_S_temp0_P_zephyr_deferred_init 0
#define DT_N_S_temp0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_temp0_P_wakeup_source 0
#define DT_N_S_temp0_P_wakeup_source_EXISTS 1
#define DT_N_S_temp0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_temp0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/adc1_default
 *
 * Node identifier: DT_N_S_pinctrl_S_adc1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_adc1_default_PATH "/pinctrl/adc1_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_adc1_default_FULL_NAME "adc1_default"
#define DT_N_S_pinctrl_S_adc1_default_FULL_NAME_UNQUOTED adc1_default
#define DT_N_S_pinctrl_S_adc1_default_FULL_NAME_TOKEN adc1_default
#define DT_N_S_pinctrl_S_adc1_default_FULL_NAME_UPPER_TOKEN ADC1_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_adc1_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_adc1_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_adc1_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_NODELABEL(fn) fn(adc1_default)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_adc1_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_adc1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_adc1_default_S_group0)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc1_default_S_group0)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_adc1_default_S_group0)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc1_default_S_group0)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_adc1_default_HASH arFP_EQeAb1MIuq6VTGwdxdLdPLty813YpsoV9lmWyg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_adc1_default_ORD 14
#define DT_N_S_pinctrl_S_adc1_default_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_adc1_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_adc1_default_SUPPORTS_ORDS \
	15, /* /soc/adc@400bb000 */ \
	37, /* /pinctrl/adc1_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_adc1_default_EXISTS 1
#define DT_N_NODELABEL_adc1_default DT_N_S_pinctrl_S_adc1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_adc1_default_REG_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_adc1_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_adc1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_adc1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@400bb000
 *
 * Node identifier: DT_N_S_soc_S_adc_400bb000
 *
 * Binding (compatible = nxp,kinetis-adc16):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,kinetis-adc16.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_400bb000_PATH "/soc/adc@400bb000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_400bb000_FULL_NAME "adc@400bb000"
#define DT_N_S_soc_S_adc_400bb000_FULL_NAME_UNQUOTED adc@400bb000
#define DT_N_S_soc_S_adc_400bb000_FULL_NAME_TOKEN adc_400bb000
#define DT_N_S_soc_S_adc_400bb000_FULL_NAME_UPPER_TOKEN ADC_400BB000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_400bb000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_400bb000_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_400bb000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_400bb000_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_400bb000_CHILD_NUM 1
#define DT_N_S_soc_S_adc_400bb000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_adc_400bb000_HASH 9nRQJVpHbEqoonV_0ezIbxw60rcqbi1sijxKx0ePDcQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_400bb000_ORD 15
#define DT_N_S_soc_S_adc_400bb000_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_400bb000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */ \
	14, /* /pinctrl/adc1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_400bb000_SUPPORTS_ORDS \
	16, /* /temp1 */ \
	18, /* /zephyr,user */ \
	92, /* /soc/adc@400bb000/channel@e */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_400bb000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_adc16 DT_N_S_soc_S_adc_400bb000
#define DT_N_NODELABEL_adc1           DT_N_S_soc_S_adc_400bb000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_400bb000_REG_NUM 1
#define DT_N_S_soc_S_adc_400bb000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_REG_IDX_0_VAL_ADDRESS 1074507776 /* 0x400bb000 */
#define DT_N_S_soc_S_adc_400bb000_REG_IDX_0_VAL_SIZE 112 /* 0x70 */
#define DT_N_S_soc_S_adc_400bb000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_400bb000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_400bb000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_VAL_irq 73
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_400bb000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_400bb000_COMPAT_MATCHES_nxp_kinetis_adc16 1
#define DT_N_S_soc_S_adc_400bb000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_adc_400bb000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_COMPAT_MODEL_IDX_0 "kinetis-adc16"
#define DT_N_S_soc_S_adc_400bb000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_400bb000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_adc1_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_400bb000_P_reg {1074507776 /* 0x400bb000 */, 112 /* 0x70 */}
#define DT_N_S_soc_S_adc_400bb000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_reg_IDX_0 1074507776
#define DT_N_S_soc_S_adc_400bb000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_reg_IDX_1 112
#define DT_N_S_soc_S_adc_400bb000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_channel_mux_b 0
#define DT_N_S_soc_S_adc_400bb000_P_channel_mux_b_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_interrupts {73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_400bb000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_interrupts_IDX_0 73
#define DT_N_S_soc_S_adc_400bb000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_400bb000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_periodic_trigger 0
#define DT_N_S_soc_S_adc_400bb000_P_periodic_trigger_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clk_source 0
#define DT_N_S_soc_S_adc_400bb000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_continuous_convert 0
#define DT_N_S_soc_S_adc_400bb000_P_continuous_convert_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_high_speed 0
#define DT_N_S_soc_S_adc_400bb000_P_high_speed_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_has_differential_mode 0
#define DT_N_S_soc_S_adc_400bb000_P_has_differential_mode_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_status "okay"
#define DT_N_S_soc_S_adc_400bb000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_400bb000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_400bb000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_400bb000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_400bb000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_400bb000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, status, 0)
#define DT_N_S_soc_S_adc_400bb000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, status, 0)
#define DT_N_S_soc_S_adc_400bb000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_status_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_compatible {"nxp,kinetis-adc16"}
#define DT_N_S_soc_S_adc_400bb000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_compatible_IDX_0 "nxp,kinetis-adc16"
#define DT_N_S_soc_S_adc_400bb000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-adc16
#define DT_N_S_soc_S_adc_400bb000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_adc16
#define DT_N_S_soc_S_adc_400bb000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_ADC16
#define DT_N_S_soc_S_adc_400bb000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, compatible, 0)
#define DT_N_S_soc_S_adc_400bb000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, compatible, 0)
#define DT_N_S_soc_S_adc_400bb000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_offset 8
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_bits 3840
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, name) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_name 7
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_name_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_offset 15
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_bits 32768
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, name) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, offset) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_IDX_1_NUM_CELLS 3
#define DT_N_S_soc_S_adc_400bb000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_400bb000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_source 41
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, mux) \
	fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, source)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, source)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_NAME "adc1"
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_IDX 0
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_400bb000, dmas, adc1, mux) \
	fn(DT_N_S_soc_S_adc_400bb000, dmas, adc1, source)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, dmas, adc1, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_400bb000, dmas, adc1, source)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_NUM_CELLS 2
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_VAL_mux DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_VAL_source DT_N_S_soc_S_adc_400bb000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_adc_400bb000_P_dmas_NAME_adc1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_dmas_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names {"adc1"}
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_IDX_0 "adc1"
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_IDX_0_STRING_UNQUOTED adc1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_IDX_0_STRING_TOKEN adc1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_IDX_0_STRING_UPPER_TOKEN ADC1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, dma_names, 0)
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, dma_names, 0)
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_400bb000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_400bb000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_400bb000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_adc1_default
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_adc1_default
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_400bb000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /temp1
 *
 * Node identifier: DT_N_S_temp1
 *
 * Binding (compatible = nxp,kinetis-temperature):
 *   $ZEPHYR_BASE\dts\bindings\sensor\nxp,kinetis-temperature.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_temp1_PATH "/temp1"

/* Node's name with unit-address: */
#define DT_N_S_temp1_FULL_NAME "temp1"
#define DT_N_S_temp1_FULL_NAME_UNQUOTED temp1
#define DT_N_S_temp1_FULL_NAME_TOKEN temp1
#define DT_N_S_temp1_FULL_NAME_UPPER_TOKEN TEMP1

/* Node parent (/) identifier: */
#define DT_N_S_temp1_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_temp1_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_temp1_NODELABEL_NUM 1
#define DT_N_S_temp1_FOREACH_NODELABEL(fn) fn(temp1)
#define DT_N_S_temp1_FOREACH_NODELABEL_VARGS(fn, ...) fn(temp1, __VA_ARGS__)
#define DT_N_S_temp1_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_temp1_CHILD_NUM 0
#define DT_N_S_temp1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_temp1_FOREACH_CHILD(fn) 
#define DT_N_S_temp1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_temp1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_temp1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_temp1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_temp1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_temp1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_temp1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_temp1_HASH QnrKnROc9rhehd5GJ51X1w6ruEfJLwwihLtmI3nZYxw

/* Node's dependency ordinal: */
#define DT_N_S_temp1_ORD 16
#define DT_N_S_temp1_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_temp1_REQUIRES_ORDS \
	0, /* / */ \
	15, /* /soc/adc@400bb000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_temp1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_temp1_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_temperature DT_N_S_temp1
#define DT_N_NODELABEL_temp1                DT_N_S_temp1

/* Macros for properties that are special in the specification: */
#define DT_N_S_temp1_REG_NUM 0
#define DT_N_S_temp1_RANGES_NUM 0
#define DT_N_S_temp1_FOREACH_RANGE(fn) 
#define DT_N_S_temp1_IRQ_NUM 0
#define DT_N_S_temp1_IRQ_LEVEL 0
#define DT_N_S_temp1_COMPAT_MATCHES_nxp_kinetis_temperature 1
#define DT_N_S_temp1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_temp1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_temp1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_temp1_COMPAT_MODEL_IDX_0 "kinetis-temperature"
#define DT_N_S_temp1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_temp1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_temp1_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_temp1_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_400bb000
#define DT_N_S_temp1_P_io_channels_IDX_0_VAL_input 26
#define DT_N_S_temp1_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_temp1_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_temp1, io_channels, 0, input)
#define DT_N_S_temp1_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp1, io_channels, 0, input)
#define DT_N_S_temp1_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_temp1_P_io_channels_IDX_0_NAME "SENSOR"
#define DT_N_S_temp1_P_io_channels_NAME_sensor_IDX 0
#define DT_N_S_temp1_P_io_channels_NAME_sensor_FOREACH_CELL(fn) fn(DT_N_S_temp1, io_channels, sensor, input)
#define DT_N_S_temp1_P_io_channels_NAME_sensor_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp1, io_channels, sensor, input)
#define DT_N_S_temp1_P_io_channels_NAME_sensor_NUM_CELLS 1
#define DT_N_S_temp1_P_io_channels_NAME_sensor_PH DT_N_S_soc_S_adc_400bb000
#define DT_N_S_temp1_P_io_channels_NAME_sensor_EXISTS 1
#define DT_N_S_temp1_P_io_channels_NAME_sensor_VAL_input DT_N_S_temp1_P_io_channels_IDX_0_VAL_input
#define DT_N_S_temp1_P_io_channels_NAME_sensor_VAL_input_EXISTS 1
#define DT_N_S_temp1_P_io_channels_IDX_1_EXISTS 1
#define DT_N_S_temp1_P_io_channels_IDX_1_PH DT_N_S_soc_S_adc_400bb000
#define DT_N_S_temp1_P_io_channels_IDX_1_VAL_input 27
#define DT_N_S_temp1_P_io_channels_IDX_1_VAL_input_EXISTS 1
#define DT_N_S_temp1_P_io_channels_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_temp1, io_channels, 1, input)
#define DT_N_S_temp1_P_io_channels_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp1, io_channels, 1, input)
#define DT_N_S_temp1_P_io_channels_IDX_1_NUM_CELLS 1
#define DT_N_S_temp1_P_io_channels_IDX_1_NAME "BANDGAP"
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_IDX 1
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_FOREACH_CELL(fn) fn(DT_N_S_temp1, io_channels, bandgap, input)
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_temp1, io_channels, bandgap, input)
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_NUM_CELLS 1
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_PH DT_N_S_soc_S_adc_400bb000
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_EXISTS 1
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_VAL_input DT_N_S_temp1_P_io_channels_IDX_1_VAL_input
#define DT_N_S_temp1_P_io_channels_NAME_bandgap_VAL_input_EXISTS 1
#define DT_N_S_temp1_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp1, io_channels, 0) \
	fn(DT_N_S_temp1, io_channels, 1)
#define DT_N_S_temp1_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp1, io_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp1, io_channels, 1)
#define DT_N_S_temp1_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp1, io_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_temp1, io_channels, 1, __VA_ARGS__)
#define DT_N_S_temp1_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp1, io_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp1, io_channels, 1, __VA_ARGS__)
#define DT_N_S_temp1_P_io_channels_LEN 2
#define DT_N_S_temp1_P_io_channels_EXISTS 1
#define DT_N_S_temp1_P_io_channel_names {"SENSOR", "BANDGAP"}
#define DT_N_S_temp1_P_io_channel_names_IDX_0_EXISTS 1
#define DT_N_S_temp1_P_io_channel_names_IDX_0 "SENSOR"
#define DT_N_S_temp1_P_io_channel_names_IDX_0_STRING_UNQUOTED SENSOR
#define DT_N_S_temp1_P_io_channel_names_IDX_0_STRING_TOKEN SENSOR
#define DT_N_S_temp1_P_io_channel_names_IDX_0_STRING_UPPER_TOKEN SENSOR
#define DT_N_S_temp1_P_io_channel_names_IDX_1_EXISTS 1
#define DT_N_S_temp1_P_io_channel_names_IDX_1 "BANDGAP"
#define DT_N_S_temp1_P_io_channel_names_IDX_1_STRING_UNQUOTED BANDGAP
#define DT_N_S_temp1_P_io_channel_names_IDX_1_STRING_TOKEN BANDGAP
#define DT_N_S_temp1_P_io_channel_names_IDX_1_STRING_UPPER_TOKEN BANDGAP
#define DT_N_S_temp1_P_io_channel_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp1, io_channel_names, 0) \
	fn(DT_N_S_temp1, io_channel_names, 1)
#define DT_N_S_temp1_P_io_channel_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp1, io_channel_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp1, io_channel_names, 1)
#define DT_N_S_temp1_P_io_channel_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp1, io_channel_names, 0, __VA_ARGS__) \
	fn(DT_N_S_temp1, io_channel_names, 1, __VA_ARGS__)
#define DT_N_S_temp1_P_io_channel_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp1, io_channel_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_temp1, io_channel_names, 1, __VA_ARGS__)
#define DT_N_S_temp1_P_io_channel_names_LEN 2
#define DT_N_S_temp1_P_io_channel_names_EXISTS 1
#define DT_N_S_temp1_P_bandgap_voltage 1000000
#define DT_N_S_temp1_P_bandgap_voltage_EXISTS 1
#define DT_N_S_temp1_P_vtemp25 716000
#define DT_N_S_temp1_P_vtemp25_EXISTS 1
#define DT_N_S_temp1_P_sensor_slope_cold 1620
#define DT_N_S_temp1_P_sensor_slope_cold_EXISTS 1
#define DT_N_S_temp1_P_sensor_slope_hot 1620
#define DT_N_S_temp1_P_sensor_slope_hot_EXISTS 1
#define DT_N_S_temp1_P_status "okay"
#define DT_N_S_temp1_P_status_STRING_UNQUOTED okay
#define DT_N_S_temp1_P_status_STRING_TOKEN okay
#define DT_N_S_temp1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_temp1_P_status_IDX_0 "okay"
#define DT_N_S_temp1_P_status_IDX_0_EXISTS 1
#define DT_N_S_temp1_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_temp1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_temp1_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_temp1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp1, status, 0)
#define DT_N_S_temp1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp1, status, 0)
#define DT_N_S_temp1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp1, status, 0, __VA_ARGS__)
#define DT_N_S_temp1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp1, status, 0, __VA_ARGS__)
#define DT_N_S_temp1_P_status_LEN 1
#define DT_N_S_temp1_P_status_EXISTS 1
#define DT_N_S_temp1_P_compatible {"nxp,kinetis-temperature"}
#define DT_N_S_temp1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_temp1_P_compatible_IDX_0 "nxp,kinetis-temperature"
#define DT_N_S_temp1_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-temperature
#define DT_N_S_temp1_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_temperature
#define DT_N_S_temp1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TEMPERATURE
#define DT_N_S_temp1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp1, compatible, 0)
#define DT_N_S_temp1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp1, compatible, 0)
#define DT_N_S_temp1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp1, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp1, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp1_P_compatible_LEN 1
#define DT_N_S_temp1_P_compatible_EXISTS 1
#define DT_N_S_temp1_P_zephyr_deferred_init 0
#define DT_N_S_temp1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_temp1_P_wakeup_source 0
#define DT_N_S_temp1_P_wakeup_source_EXISTS 1
#define DT_N_S_temp1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_temp1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dac@400cc000
 *
 * Node identifier: DT_N_S_soc_S_dac_400cc000
 *
 * Binding (compatible = nxp,kinetis-dac):
 *   $ZEPHYR_BASE\dts\bindings\dac\nxp,kinetis-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_400cc000_PATH "/soc/dac@400cc000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_400cc000_FULL_NAME "dac@400cc000"
#define DT_N_S_soc_S_dac_400cc000_FULL_NAME_UNQUOTED dac@400cc000
#define DT_N_S_soc_S_dac_400cc000_FULL_NAME_TOKEN dac_400cc000
#define DT_N_S_soc_S_dac_400cc000_FULL_NAME_UPPER_TOKEN DAC_400CC000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_400cc000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_400cc000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_400cc000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_400cc000_FOREACH_NODELABEL(fn) fn(dac0)
#define DT_N_S_soc_S_dac_400cc000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cc000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_400cc000_CHILD_NUM 0
#define DT_N_S_soc_S_dac_400cc000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_400cc000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_400cc000_HASH eyJauy1ds6gONGNxbKAoH_eMq9DETJrjrYJl1ZruOGk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_400cc000_ORD 17
#define DT_N_S_soc_S_dac_400cc000_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_400cc000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_400cc000_SUPPORTS_ORDS \
	18, /* /zephyr,user */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_400cc000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_dac DT_N_S_soc_S_dac_400cc000
#define DT_N_NODELABEL_dac0         DT_N_S_soc_S_dac_400cc000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_400cc000_REG_NUM 1
#define DT_N_S_soc_S_dac_400cc000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_REG_IDX_0_VAL_ADDRESS 1074577408 /* 0x400cc000 */
#define DT_N_S_soc_S_dac_400cc000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dac_400cc000_RANGES_NUM 0
#define DT_N_S_soc_S_dac_400cc000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_400cc000_IRQ_NUM 1
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dac_400cc000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dac_400cc000_COMPAT_MATCHES_nxp_kinetis_dac 1
#define DT_N_S_soc_S_dac_400cc000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_dac_400cc000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_COMPAT_MODEL_IDX_0 "kinetis-dac"
#define DT_N_S_soc_S_dac_400cc000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_400cc000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_400cc000_P_reg {1074577408 /* 0x400cc000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dac_400cc000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_reg_IDX_0 1074577408
#define DT_N_S_soc_S_dac_400cc000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dac_400cc000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_voltage_reference 2
#define DT_N_S_soc_S_dac_400cc000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_low_power_mode 0
#define DT_N_S_soc_S_dac_400cc000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_status "okay"
#define DT_N_S_soc_S_dac_400cc000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dac_400cc000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_400cc000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_400cc000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dac_400cc000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dac_400cc000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_400cc000, status, 0)
#define DT_N_S_soc_S_dac_400cc000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_400cc000, status, 0)
#define DT_N_S_soc_S_dac_400cc000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_400cc000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cc000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_400cc000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cc000_P_status_LEN 1
#define DT_N_S_soc_S_dac_400cc000_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_compatible {"nxp,kinetis-dac"}
#define DT_N_S_soc_S_dac_400cc000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_compatible_IDX_0 "nxp,kinetis-dac"
#define DT_N_S_soc_S_dac_400cc000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-dac
#define DT_N_S_soc_S_dac_400cc000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_dac
#define DT_N_S_soc_S_dac_400cc000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_DAC
#define DT_N_S_soc_S_dac_400cc000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_400cc000, compatible, 0)
#define DT_N_S_soc_S_dac_400cc000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_400cc000, compatible, 0)
#define DT_N_S_soc_S_dac_400cc000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_400cc000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cc000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_400cc000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cc000_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_400cc000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dac_400cc000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dac_400cc000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dac_400cc000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_400cc000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_wakeup_source 0
#define DT_N_S_soc_S_dac_400cc000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_400cc000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_400cc000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 18
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, /* / */ \
	15, /* /soc/adc@400bb000 */ \
	17, /* /soc/dac@400cc000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_dac DT_N_S_soc_S_dac_400cc000
#define DT_N_S_zephyr_user_P_dac_IDX_0 DT_N_S_soc_S_dac_400cc000
#define DT_N_S_zephyr_user_P_dac_IDX_0_PH DT_N_S_soc_S_dac_400cc000
#define DT_N_S_zephyr_user_P_dac_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, dac, 0)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, dac, 0)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, dac, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, dac, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_LEN 1
#define DT_N_S_zephyr_user_P_dac_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_channel_id 0
#define DT_N_S_zephyr_user_P_dac_channel_id_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_resolution 12
#define DT_N_S_zephyr_user_P_dac_resolution_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_400bb000
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_VAL_input 14
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_zephyr_user, io_channels, 0, input)
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_zephyr_user, io_channels, 0, input)
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, io_channels, 0)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, io_channels, 0)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, io_channels, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, io_channels, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_io_channels_LEN 1
#define DT_N_S_zephyr_user_P_io_channels_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 19
#define DT_N_S_cpus_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	20, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m4f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 20
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	19, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency 120000000
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M4F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@40049000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_40049000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_40049000_PATH "/soc/pinmux@40049000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_40049000_FULL_NAME "pinmux@40049000"
#define DT_N_S_soc_S_pinmux_40049000_FULL_NAME_UNQUOTED pinmux@40049000
#define DT_N_S_soc_S_pinmux_40049000_FULL_NAME_TOKEN pinmux_40049000
#define DT_N_S_soc_S_pinmux_40049000_FULL_NAME_UPPER_TOKEN PINMUX_40049000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_40049000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_40049000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pinmux_40049000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_NODELABEL(fn) fn(porta)
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_NODELABEL_VARGS(fn, ...) fn(porta, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_40049000_CHILD_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pinmux_40049000_HASH TtUcgXYo6DlZOjH1qBoom_rGwedTNlUFyrg9Ujyu3IM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_40049000_ORD 21
#define DT_N_S_soc_S_pinmux_40049000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_40049000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_40049000_SUPPORTS_ORDS \
	22, /* /soc/gpio@400ff000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_40049000_EXISTS 1
#define DT_N_INST_0_nxp_port_pinmux DT_N_S_soc_S_pinmux_40049000
#define DT_N_NODELABEL_porta        DT_N_S_soc_S_pinmux_40049000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_40049000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_VAL_ADDRESS 1074040832 /* 0x40049000 */
#define DT_N_S_soc_S_pinmux_40049000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_40049000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_40049000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_40049000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_pinmux_40049000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_40049000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_40049000_P_reg {1074040832 /* 0x40049000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_0 1074040832
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_40049000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_bits 9
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_40049000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_40049000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_40049000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_40049000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pinmux_40049000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_40049000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_40049000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_40049000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff000
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff000_PATH "/soc/gpio@400ff000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff000_FULL_NAME "gpio@400ff000"
#define DT_N_S_soc_S_gpio_400ff000_FULL_NAME_UNQUOTED gpio@400ff000
#define DT_N_S_soc_S_gpio_400ff000_FULL_NAME_TOKEN gpio_400ff000
#define DT_N_S_soc_S_gpio_400ff000_FULL_NAME_UPPER_TOKEN GPIO_400FF000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ff000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400ff000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_NODELABEL(fn) fn(gpioa)
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioa, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ff000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400ff000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400ff000_HASH ZedrmO1GloEIwE3zAsOzMtZ3a9Ttm5k4XXqzKQJ2tDo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff000_ORD 22
#define DT_N_S_soc_S_gpio_400ff000_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	21, /* /soc/pinmux@40049000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff000_SUPPORTS_ORDS \
	25, /* /gpio_keys */ \
	27, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff000
#define DT_N_NODELABEL_gpioa         DT_N_S_soc_S_gpio_400ff000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff000_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_VAL_ADDRESS 1074786304 /* 0x400ff000 */
#define DT_N_S_soc_S_gpio_400ff000_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_irq 59
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400ff000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff000_P_reg {1074786304 /* 0x400ff000 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_0 1074786304
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_40049000
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400ff000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400ff000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_400ff000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, status, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff000, status, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400ff000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts {59 /* 0x3b */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_0 59
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400ff000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ff000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004b000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004b000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004b000_PATH "/soc/pinmux@4004b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004b000_FULL_NAME "pinmux@4004b000"
#define DT_N_S_soc_S_pinmux_4004b000_FULL_NAME_UNQUOTED pinmux@4004b000
#define DT_N_S_soc_S_pinmux_4004b000_FULL_NAME_TOKEN pinmux_4004b000
#define DT_N_S_soc_S_pinmux_4004b000_FULL_NAME_UPPER_TOKEN PINMUX_4004B000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_4004b000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pinmux_4004b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_NODELABEL(fn) fn(portc)
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portc, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_4004b000_CHILD_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pinmux_4004b000_HASH _qjFF4xJEfQVTIzZhOC1gGYtrxxqnTP_SJFUewNGaVE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004b000_ORD 23
#define DT_N_S_soc_S_pinmux_4004b000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004b000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004b000_SUPPORTS_ORDS \
	24, /* /soc/gpio@400ff080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004b000_EXISTS 1
#define DT_N_INST_2_nxp_port_pinmux DT_N_S_soc_S_pinmux_4004b000
#define DT_N_NODELABEL_portc        DT_N_S_soc_S_pinmux_4004b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004b000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_VAL_ADDRESS 1074049024 /* 0x4004b000 */
#define DT_N_S_soc_S_pinmux_4004b000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004b000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004b000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004b000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_pinmux_4004b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004b000_P_reg {1074049024 /* 0x4004b000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_0 1074049024
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_bits 11
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pinmux_4004b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_4004b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff080
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff080
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff080_PATH "/soc/gpio@400ff080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff080_FULL_NAME "gpio@400ff080"
#define DT_N_S_soc_S_gpio_400ff080_FULL_NAME_UNQUOTED gpio@400ff080
#define DT_N_S_soc_S_gpio_400ff080_FULL_NAME_TOKEN gpio_400ff080
#define DT_N_S_soc_S_gpio_400ff080_FULL_NAME_UPPER_TOKEN GPIO_400FF080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ff080_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400ff080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_NODELABEL(fn) fn(gpioc)
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioc, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ff080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400ff080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400ff080_HASH IRDraehBflxl3cMKLVTgOZYJsOvNa_Rbg2iZI7hMz8Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff080_ORD 24
#define DT_N_S_soc_S_gpio_400ff080_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff080_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/pinmux@4004b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff080_SUPPORTS_ORDS \
	25, /* /gpio_keys */ \
	26, /* /gpio_keys/button_0 */ \
	106, /* /soc/i2c@40066000/fxos8700@1d */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff080_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff080
#define DT_N_NODELABEL_gpioc         DT_N_S_soc_S_gpio_400ff080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff080_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_VAL_ADDRESS 1074786432 /* 0x400ff080 */
#define DT_N_S_soc_S_gpio_400ff080_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff080_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400ff080_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff080_P_reg {1074786432 /* 0x400ff080 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_0 1074786432
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004b000
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff080, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff080, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff080_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400ff080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400ff080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_400ff080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, status, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff080, status, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400ff080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts {61 /* 0x3d */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff080_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400ff080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ff080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 2
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 25
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	22, /* /soc/gpio@400ff000 */ \
	24, /* /soc/gpio@400ff080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	26, /* /gpio_keys/button_0 */ \
	27, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button_2)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_2, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_0_HASH C_Hn3JvE9sI_pLDHANZiWQipVdDvQbayAS5TLiYvirs

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 26
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	24, /* /soc/gpio@400ff080 */ \
	25, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_0
#define DT_N_ALIAS_mcuboot_button0   DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_2 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff080
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, pin) \
	fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED User SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UNQUOTED button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_TOKEN button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UPPER_TOKEN BUTTON_1

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_1_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL(fn) fn(user_button_3)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_3, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_1_HASH 8pWXabJkvTWS5VHRxXWB_jLxu8ox5vV4NRKvg0jrLDc

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 27
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	22, /* /soc/gpio@400ff000 */ \
	25, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_3 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff000
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 4
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, pin) \
	fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW3"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED User SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "User SW3"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code 2
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004a000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004a000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004a000_PATH "/soc/pinmux@4004a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004a000_FULL_NAME "pinmux@4004a000"
#define DT_N_S_soc_S_pinmux_4004a000_FULL_NAME_UNQUOTED pinmux@4004a000
#define DT_N_S_soc_S_pinmux_4004a000_FULL_NAME_TOKEN pinmux_4004a000
#define DT_N_S_soc_S_pinmux_4004a000_FULL_NAME_UPPER_TOKEN PINMUX_4004A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_4004a000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pinmux_4004a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_NODELABEL(fn) fn(portb)
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portb, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_4004a000_CHILD_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pinmux_4004a000_HASH j1cAOJulnao23mK1Qd2xxBQZJS2AKP0fjqj603DSkFE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004a000_ORD 28
#define DT_N_S_soc_S_pinmux_4004a000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004a000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004a000_SUPPORTS_ORDS \
	29, /* /soc/gpio@400ff040 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004a000_EXISTS 1
#define DT_N_INST_1_nxp_port_pinmux DT_N_S_soc_S_pinmux_4004a000
#define DT_N_NODELABEL_portb        DT_N_S_soc_S_pinmux_4004a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004a000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_VAL_ADDRESS 1074044928 /* 0x4004a000 */
#define DT_N_S_soc_S_pinmux_4004a000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004a000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004a000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_pinmux_4004a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004a000_P_reg {1074044928 /* 0x4004a000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_0 1074044928
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_bits 10
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pinmux_4004a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_4004a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff040
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff040
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff040_PATH "/soc/gpio@400ff040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff040_FULL_NAME "gpio@400ff040"
#define DT_N_S_soc_S_gpio_400ff040_FULL_NAME_UNQUOTED gpio@400ff040
#define DT_N_S_soc_S_gpio_400ff040_FULL_NAME_TOKEN gpio_400ff040
#define DT_N_S_soc_S_gpio_400ff040_FULL_NAME_UPPER_TOKEN GPIO_400FF040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ff040_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400ff040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_NODELABEL(fn) fn(gpiob)
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiob, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ff040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400ff040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400ff040_HASH rbgXLrxYmalb7GUF7miPtpupeicajXyp47FlEFB8Fr4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff040_ORD 29
#define DT_N_S_soc_S_gpio_400ff040_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff040_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	28, /* /soc/pinmux@4004a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff040_SUPPORTS_ORDS \
	32, /* /leds */ \
	33, /* /leds/led_0 */ \
	35, /* /leds/led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff040_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff040
#define DT_N_NODELABEL_gpiob         DT_N_S_soc_S_gpio_400ff040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff040_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_VAL_ADDRESS 1074786368 /* 0x400ff040 */
#define DT_N_S_soc_S_gpio_400ff040_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff040_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_irq 60
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400ff040_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff040_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff040_P_reg {1074786368 /* 0x400ff040 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_0 1074786368
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004a000
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff040, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff040, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff040_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff040_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400ff040_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff040_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff040_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400ff040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_400ff040_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, status, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff040, status, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400ff040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts {60 /* 0x3c */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_0 60
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff040_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400ff040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ff040_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004d000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004d000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004d000_PATH "/soc/pinmux@4004d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004d000_FULL_NAME "pinmux@4004d000"
#define DT_N_S_soc_S_pinmux_4004d000_FULL_NAME_UNQUOTED pinmux@4004d000
#define DT_N_S_soc_S_pinmux_4004d000_FULL_NAME_TOKEN pinmux_4004d000
#define DT_N_S_soc_S_pinmux_4004d000_FULL_NAME_UPPER_TOKEN PINMUX_4004D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_4004d000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pinmux_4004d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_NODELABEL(fn) fn(porte)
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(porte, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_4004d000_CHILD_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pinmux_4004d000_HASH _NilvXP2Ryx09b_EZci3a0ov_IuyIsOylIfa3Vuphps

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004d000_ORD 30
#define DT_N_S_soc_S_pinmux_4004d000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004d000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004d000_SUPPORTS_ORDS \
	31, /* /soc/gpio@400ff100 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004d000_EXISTS 1
#define DT_N_INST_4_nxp_port_pinmux DT_N_S_soc_S_pinmux_4004d000
#define DT_N_NODELABEL_porte        DT_N_S_soc_S_pinmux_4004d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004d000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_VAL_ADDRESS 1074057216 /* 0x4004d000 */
#define DT_N_S_soc_S_pinmux_4004d000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004d000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004d000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004d000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_pinmux_4004d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004d000_P_reg {1074057216 /* 0x4004d000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_0 1074057216
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pinmux_4004d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_4004d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff100
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff100
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff100_PATH "/soc/gpio@400ff100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff100_FULL_NAME "gpio@400ff100"
#define DT_N_S_soc_S_gpio_400ff100_FULL_NAME_UNQUOTED gpio@400ff100
#define DT_N_S_soc_S_gpio_400ff100_FULL_NAME_TOKEN gpio_400ff100
#define DT_N_S_soc_S_gpio_400ff100_FULL_NAME_UPPER_TOKEN GPIO_400FF100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ff100_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400ff100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_NODELABEL(fn) fn(gpioe)
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioe, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ff100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400ff100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400ff100_HASH njbrzlEHjcHiMKGvVtOe5JVIoO9osdUFXPEG8bOrfFE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff100_ORD 31
#define DT_N_S_soc_S_gpio_400ff100_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff100_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	30, /* /soc/pinmux@4004d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff100_SUPPORTS_ORDS \
	32, /* /leds */ \
	34, /* /leds/led_1 */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff100_EXISTS 1
#define DT_N_INST_4_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff100
#define DT_N_NODELABEL_gpioe         DT_N_S_soc_S_gpio_400ff100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff100_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_VAL_ADDRESS 1074786560 /* 0x400ff100 */
#define DT_N_S_soc_S_gpio_400ff100_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff100_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400ff100_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff100_P_reg {1074786560 /* 0x400ff100 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_0 1074786560
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004d000
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff100, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff100, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff100_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400ff100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400ff100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_400ff100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, status, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff100, status, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400ff100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts {63 /* 0x3f */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400ff100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ff100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 32
#define DT_N_S_leds_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	29, /* /soc/gpio@400ff040 */ \
	31, /* /soc/gpio@400ff100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	33, /* /leds/led_0 */ \
	34, /* /leds/led_1 */ \
	35, /* /leds/led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"
#define DT_N_S_leds_S_led_0_FULL_NAME_UNQUOTED led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_TOKEN led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_UPPER_TOKEN LED_0

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(red_led)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_0_HASH kqSZv01Dnr_1hPdmxPVlr9u8kLMk_UWHIyVHG3GknSY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 33
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	29, /* /soc/gpio@400ff040 */ \
	32, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led2        DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff040
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 22
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_0, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_0, gpios, 0, flags)
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, gpios, 0, flags)
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LD1"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED User LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN User_LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USER_LD1
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "User LD1"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 34
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	31, /* /soc/gpio@400ff100 */ \
	32, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff100
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 26
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_1, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD2"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED User LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LD2
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "User LD2"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"
#define DT_N_S_leds_S_led_2_FULL_NAME_UNQUOTED led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_TOKEN led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_UPPER_TOKEN LED_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_2_HASH KsPGInVliEI1PRs0DmyETNF7dyG4frBo_Z_DeHCKQaA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 35
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	29, /* /soc/gpio@400ff040 */ \
	32, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff040
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 21
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_2, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LD3"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED User LD3
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LD3
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LD3
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "User LD3"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /pinctrl/adc0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_adc0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_PATH "/pinctrl/adc0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/adc0_default) identifier: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_PARENT DT_N_S_pinctrl_S_adc0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_adc0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_HASH sd6rrxLygDcPvMjrJAI_BiHDwNygt5fl0c7SEA4yAv8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_ORD 36
#define DT_N_S_pinctrl_S_adc0_default_S_group0_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_REQUIRES_ORDS \
	8, /* /pinctrl/adc0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_adc0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux {536870912 /* 0x20000000 */}
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_IDX_0 536870912
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_adc0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/adc1_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_adc1_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_PATH "/pinctrl/adc1_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/adc1_default) identifier: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_PARENT DT_N_S_pinctrl_S_adc1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_adc1_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_HASH Ecs__SnowK9mZTGacnMpBXPs8MFlfSbYDGUcOF9hdjk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_ORD 37
#define DT_N_S_pinctrl_S_adc1_default_S_group0_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_REQUIRES_ORDS \
	14, /* /pinctrl/adc1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_adc1_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux {310378496 /* 0x12800000 */}
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_IDX_0 310378496
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_adc1_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/flexcan0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_flexcan0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_flexcan0_default_PATH "/pinctrl/flexcan0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_flexcan0_default_FULL_NAME "flexcan0_default"
#define DT_N_S_pinctrl_S_flexcan0_default_FULL_NAME_UNQUOTED flexcan0_default
#define DT_N_S_pinctrl_S_flexcan0_default_FULL_NAME_TOKEN flexcan0_default
#define DT_N_S_pinctrl_S_flexcan0_default_FULL_NAME_UPPER_TOKEN FLEXCAN0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_flexcan0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_flexcan0_default_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_flexcan0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_NODELABEL(fn) fn(flexcan0_default)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcan0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_flexcan0_default_CHILD_NUM 2
#define DT_N_S_pinctrl_S_flexcan0_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_flexcan0_default_HASH BTcrB0czU5fyHELO0nGmRZ6gnmVSqIDpwvt04MrW6zM

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_flexcan0_default_ORD 38
#define DT_N_S_pinctrl_S_flexcan0_default_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_flexcan0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_flexcan0_default_SUPPORTS_ORDS \
	39, /* /pinctrl/flexcan0_default/group0 */ \
	40, /* /pinctrl/flexcan0_default/group1 */ \
	66, /* /soc/can@40024000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_flexcan0_default_EXISTS 1
#define DT_N_NODELABEL_flexcan0_default DT_N_S_pinctrl_S_flexcan0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_flexcan0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_flexcan0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_flexcan0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/flexcan0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_flexcan0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_PATH "/pinctrl/flexcan0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/flexcan0_default) identifier: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_PARENT DT_N_S_pinctrl_S_flexcan0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_HASH 8x9i5Zhgrm4brmvsDMVORo__nfnNbiByRlIhtCZbjYE

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_ORD 39
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_REQUIRES_ORDS \
	38, /* /pinctrl/flexcan0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux {348127744 /* 0x14c00200 */}
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_IDX_0 348127744
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/flexcan0_default/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_flexcan0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_PATH "/pinctrl/flexcan0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/flexcan0_default) identifier: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_PARENT DT_N_S_pinctrl_S_flexcan0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_HASH vwUjKgWB_Pi7AYjEdv_4aONF7Et4EiZYLu6fwyYx_dA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_ORD 40
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_REQUIRES_ORDS \
	38, /* /pinctrl/flexcan0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux {343933440 /* 0x14800200 */}
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_IDX_0 343933440
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_input_enable 0
#define DT_N_S_pinctrl_S_flexcan0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/ftm0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_ftm0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ftm0_default_PATH "/pinctrl/ftm0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ftm0_default_FULL_NAME "ftm0_default"
#define DT_N_S_pinctrl_S_ftm0_default_FULL_NAME_UNQUOTED ftm0_default
#define DT_N_S_pinctrl_S_ftm0_default_FULL_NAME_TOKEN ftm0_default
#define DT_N_S_pinctrl_S_ftm0_default_FULL_NAME_UPPER_TOKEN FTM0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_ftm0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ftm0_default_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ftm0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_NODELABEL(fn) fn(ftm0_default)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ftm0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_ftm0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_ftm0_default_HASH mLBZyaLtQlPxjuWTVlETw0d2fRfiPFoSM94OmHggbkk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ftm0_default_ORD 41
#define DT_N_S_pinctrl_S_ftm0_default_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ftm0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ftm0_default_SUPPORTS_ORDS \
	42, /* /pinctrl/ftm0_default/group0 */ \
	70, /* /soc/ftm@40038000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ftm0_default_EXISTS 1
#define DT_N_NODELABEL_ftm0_default DT_N_S_pinctrl_S_ftm0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ftm0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ftm0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ftm0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ftm0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/ftm0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_ftm0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_PATH "/pinctrl/ftm0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/ftm0_default) identifier: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_PARENT DT_N_S_pinctrl_S_ftm0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_ftm0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_HASH Gm0jtwn2L1Zqqv1zC21_CXnX5SHxtEN1AHkLJ24JWJo

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_ORD 42
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_REQUIRES_ORDS \
	41, /* /pinctrl/ftm0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux {541066240 /* 0x20400400 */}
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_IDX_0 541066240
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_ftm0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/ftm3_default
 *
 * Node identifier: DT_N_S_pinctrl_S_ftm3_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ftm3_default_PATH "/pinctrl/ftm3_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ftm3_default_FULL_NAME "ftm3_default"
#define DT_N_S_pinctrl_S_ftm3_default_FULL_NAME_UNQUOTED ftm3_default
#define DT_N_S_pinctrl_S_ftm3_default_FULL_NAME_TOKEN ftm3_default
#define DT_N_S_pinctrl_S_ftm3_default_FULL_NAME_UPPER_TOKEN FTM3_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_ftm3_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ftm3_default_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ftm3_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_NODELABEL(fn) fn(ftm3_default)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm3_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ftm3_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_ftm3_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_ftm3_default_HASH l2cUTbAf4NLSfqcHiQFbKkwFw1AtNuSqlmB89f7FSN4

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ftm3_default_ORD 43
#define DT_N_S_pinctrl_S_ftm3_default_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ftm3_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ftm3_default_SUPPORTS_ORDS \
	44, /* /pinctrl/ftm3_default/group0 */ \
	73, /* /soc/ftm@400b9000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ftm3_default_EXISTS 1
#define DT_N_NODELABEL_ftm3_default DT_N_S_pinctrl_S_ftm3_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ftm3_default_REG_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ftm3_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ftm3_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ftm3_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/ftm3_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_ftm3_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_PATH "/pinctrl/ftm3_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/ftm3_default) identifier: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_PARENT DT_N_S_pinctrl_S_ftm3_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_ftm3_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_HASH wv4Uwe1XPY4_MStXpcWfxCEiunOnsEtOPRsK1WYhOSY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_ORD 44
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_REQUIRES_ORDS \
	43, /* /pinctrl/ftm3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux {570426112 /* 0x22000300 */, 574620416 /* 0x22400300 */}
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_IDX_0 570426112
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_IDX_1 574620416
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_ftm3_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/i2c0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_i2c0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_i2c0_default_PATH "/pinctrl/i2c0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_i2c0_default_FULL_NAME "i2c0_default"
#define DT_N_S_pinctrl_S_i2c0_default_FULL_NAME_UNQUOTED i2c0_default
#define DT_N_S_pinctrl_S_i2c0_default_FULL_NAME_TOKEN i2c0_default
#define DT_N_S_pinctrl_S_i2c0_default_FULL_NAME_UPPER_TOKEN I2C0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_i2c0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_i2c0_default_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_i2c0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_NODELABEL(fn) fn(i2c0_default)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_i2c0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_i2c0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_i2c0_default_HASH jCtaIjvvpwNF5dyCYpMZqBinjuB7qNM95Q13nzhIx44

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_i2c0_default_ORD 45
#define DT_N_S_pinctrl_S_i2c0_default_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_i2c0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_i2c0_default_SUPPORTS_ORDS \
	46, /* /pinctrl/i2c0_default/group0 */ \
	105, /* /soc/i2c@40066000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_i2c0_default_EXISTS 1
#define DT_N_NODELABEL_i2c0_default DT_N_S_pinctrl_S_i2c0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_i2c0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_i2c0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_i2c0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_i2c0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/i2c0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_i2c0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_PATH "/pinctrl/i2c0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/i2c0_default) identifier: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_PARENT DT_N_S_pinctrl_S_i2c0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_i2c0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_HASH 6up1AvCgBruxof4_budqndk4zFBvn1NZzyqqi3PInFw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_ORD 46
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_REQUIRES_ORDS \
	45, /* /pinctrl/i2c0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux {1174406400 /* 0x46000500 */, 1178600704 /* 0x46400500 */}
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_IDX_0 1174406400
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_IDX_1 1178600704
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_i2c0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_enet
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_PATH "/pinctrl/pinmux_enet"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_FULL_NAME "pinmux_enet"
#define DT_N_S_pinctrl_S_pinmux_enet_FULL_NAME_UNQUOTED pinmux_enet
#define DT_N_S_pinctrl_S_pinmux_enet_FULL_NAME_TOKEN pinmux_enet
#define DT_N_S_pinctrl_S_pinmux_enet_FULL_NAME_UPPER_TOKEN PINMUX_ENET

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_NODELABEL(fn) fn(pinmux_enet)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_enet, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_enet_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_HASH _b32xj1QfWrCTTMUZyxNs1Mii6TYF_MbcpT0YRTCxC8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_ORD 47
#define DT_N_S_pinctrl_S_pinmux_enet_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_SUPPORTS_ORDS \
	48, /* /pinctrl/pinmux_enet/group1 */ \
	97, /* /soc/ethernet@400c0000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_EXISTS 1
#define DT_N_NODELABEL_pinmux_enet DT_N_S_pinctrl_S_pinmux_enet

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_enet/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_PATH "/pinctrl/pinmux_enet/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_enet) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_enet

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_enet) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_HASH xJyTZqOQxGdcz247b_YSeX3rqlKgw77Q1YS9QpHCacA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_ORD 48
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_REQUIRES_ORDS \
	47, /* /pinctrl/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux {20972544 /* 0x1400400 */, 50332672 /* 0x3000400 */, 54526976 /* 0x3400400 */, 58721280 /* 0x3800400 */, 62915584 /* 0x3c00400 */, 67109888 /* 0x4000400 */, 71304192 /* 0x4400400 */}
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_0 20972544
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_1 50332672
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_2 54526976
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_3 58721280
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_4 62915584
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_5 67109888
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_6 71304192
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 6)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 6)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 6, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 6, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_LEN 7
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_enet_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_enet_mdio
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_mdio
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_PATH "/pinctrl/pinmux_enet_mdio"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FULL_NAME "pinmux_enet_mdio"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FULL_NAME_UNQUOTED pinmux_enet_mdio
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FULL_NAME_TOKEN pinmux_enet_mdio
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FULL_NAME_UPPER_TOKEN PINMUX_ENET_MDIO

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_NODELABEL(fn) fn(pinmux_enet_mdio)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_enet_mdio, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_CHILD_NUM 2
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_HASH v8kmybyPal0xShOKWcFzuGhmgeYN1KE2Qentf1MvYHY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_ORD 49
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_SUPPORTS_ORDS \
	50, /* /pinctrl/pinmux_enet_mdio/group0 */ \
	51, /* /pinctrl/pinmux_enet_mdio/group1 */ \
	94, /* /soc/ethernet@400c0000/mdio */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_EXISTS 1
#define DT_N_NODELABEL_pinmux_enet_mdio DT_N_S_pinctrl_S_pinmux_enet_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_enet_mdio/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_PATH "/pinctrl/pinmux_enet_mdio/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_enet_mdio) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_enet_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_HASH 6WGRmEy7lBXZ3IhiuzRrhbl858Oc_TI_gWtKhe6_fvU

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_ORD 50
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_REQUIRES_ORDS \
	49, /* /pinctrl/pinmux_enet_mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux {268436480 /* 0x10000400 */}
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_IDX_0 268436480
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_enet_mdio/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_PATH "/pinctrl/pinmux_enet_mdio/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_enet_mdio) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_enet_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_HASH 6ve8KIu2ZAq4mIUTxBVdd6uZhlxsWcjtoWja6Yn_kZI

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_ORD 51
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_REQUIRES_ORDS \
	49, /* /pinctrl/pinmux_enet_mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux {272630784 /* 0x10400400 */}
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_IDX_0 272630784
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_ptp
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_ptp
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_ptp_PATH "/pinctrl/pinmux_ptp"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_ptp_FULL_NAME "pinmux_ptp"
#define DT_N_S_pinctrl_S_pinmux_ptp_FULL_NAME_UNQUOTED pinmux_ptp
#define DT_N_S_pinctrl_S_pinmux_ptp_FULL_NAME_TOKEN pinmux_ptp
#define DT_N_S_pinctrl_S_pinmux_ptp_FULL_NAME_UPPER_TOKEN PINMUX_PTP

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_ptp_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_ptp_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_ptp_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_NODELABEL(fn) fn(pinmux_ptp)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_ptp, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_ptp_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_ptp_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_ptp_HASH rHd1eknewtVGv4HYW3Fp9faOsL39NGEdyDuOSRBJjNQ

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_ptp_ORD 52
#define DT_N_S_pinctrl_S_pinmux_ptp_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_ptp_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_ptp_SUPPORTS_ORDS \
	53, /* /pinctrl/pinmux_ptp/group0 */ \
	95, /* /soc/ethernet@400c0000/ptp_clock */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_ptp_EXISTS 1
#define DT_N_NODELABEL_pinmux_ptp DT_N_S_pinctrl_S_pinmux_ptp

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_ptp_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_ptp_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_ptp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_ptp_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_ptp/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_ptp_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_PATH "/pinctrl/pinmux_ptp/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_ptp) identifier: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_ptp

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_HASH tjbphlsgxN9xiruA9Jzyrc9pX4u8cqSsjTyTclV4_0c

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_ORD 53
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_REQUIRES_ORDS \
	52, /* /pinctrl/pinmux_ptp */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux {603980800 /* 0x24000400 */, 608175104 /* 0x24400400 */, 612369408 /* 0x24800400 */}
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_0 603980800
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_1 608175104
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_IDX_2 612369408
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_ptp_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/ptp_default
 *
 * Node identifier: DT_N_S_pinctrl_S_ptp_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ptp_default_PATH "/pinctrl/ptp_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ptp_default_FULL_NAME "ptp_default"
#define DT_N_S_pinctrl_S_ptp_default_FULL_NAME_UNQUOTED ptp_default
#define DT_N_S_pinctrl_S_ptp_default_FULL_NAME_TOKEN ptp_default
#define DT_N_S_pinctrl_S_ptp_default_FULL_NAME_UPPER_TOKEN PTP_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_ptp_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ptp_default_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ptp_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_NODELABEL(fn) fn(ptp_default)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(ptp_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ptp_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_ptp_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_ptp_default_S_group0)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ptp_default_S_group0)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_ptp_default_S_group0)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ptp_default_S_group0)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_ptp_default_HASH Y8wyujsix_l7sGTAFpJpulZuqwMyR4ySDOzyMYYEZQQ

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ptp_default_ORD 54
#define DT_N_S_pinctrl_S_ptp_default_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ptp_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ptp_default_SUPPORTS_ORDS \
	55, /* /pinctrl/ptp_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ptp_default_EXISTS 1
#define DT_N_NODELABEL_ptp_default DT_N_S_pinctrl_S_ptp_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ptp_default_REG_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ptp_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ptp_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ptp_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/ptp_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_ptp_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_PATH "/pinctrl/ptp_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/ptp_default) identifier: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_PARENT DT_N_S_pinctrl_S_ptp_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_ptp_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_HASH z8bOm91kWZSyQGVBA0IgiXh5DTEcx0PHJpihOO_OoO4

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_ORD 55
#define DT_N_S_pinctrl_S_ptp_default_S_group0_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_REQUIRES_ORDS \
	54, /* /pinctrl/ptp_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_ptp_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux {603980800 /* 0x24000400 */, 608175104 /* 0x24400400 */, 612369408 /* 0x24800400 */}
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_0 603980800
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_1 608175104
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_IDX_2 612369408
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_ptp_default_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_ptp_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/spi0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_spi0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_spi0_default_PATH "/pinctrl/spi0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_spi0_default_FULL_NAME "spi0_default"
#define DT_N_S_pinctrl_S_spi0_default_FULL_NAME_UNQUOTED spi0_default
#define DT_N_S_pinctrl_S_spi0_default_FULL_NAME_TOKEN spi0_default
#define DT_N_S_pinctrl_S_spi0_default_FULL_NAME_UPPER_TOKEN SPI0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_spi0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_spi0_default_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_spi0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_NODELABEL(fn) fn(spi0_default)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_spi0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_spi0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_spi0_default_S_group0)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi0_default_S_group0)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_spi0_default_S_group0)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi0_default_S_group0)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_spi0_default_HASH tb_3yISLo5pwpcXDD360iMtb_jD8tQO2NBVu7s_5V7s

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_spi0_default_ORD 56
#define DT_N_S_pinctrl_S_spi0_default_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_spi0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_spi0_default_SUPPORTS_ORDS \
	57, /* /pinctrl/spi0_default/group0 */ \
	81, /* /soc/spi@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_spi0_default_EXISTS 1
#define DT_N_NODELABEL_spi0_default DT_N_S_pinctrl_S_spi0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_spi0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_spi0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_spi0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_spi0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/spi0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_spi0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_PATH "/pinctrl/spi0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/spi0_default) identifier: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_PARENT DT_N_S_pinctrl_S_spi0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_spi0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_HASH MS80AZqqAZZ9abwtjl1YAIz2F6oVhP8C64iEY9jD2Yg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_ORD 57
#define DT_N_S_pinctrl_S_spi0_default_S_group0_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_REQUIRES_ORDS \
	56, /* /pinctrl/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_spi0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux {805306880 /* 0x30000200 */, 809501184 /* 0x30400200 */, 813695488 /* 0x30800200 */, 817889792 /* 0x30c00200 */}
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_0 805306880
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_1 809501184
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_2 813695488
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_IDX_3 817889792
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi0_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_LEN 4
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_spi0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/spi1_default
 *
 * Node identifier: DT_N_S_pinctrl_S_spi1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_spi1_default_PATH "/pinctrl/spi1_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_spi1_default_FULL_NAME "spi1_default"
#define DT_N_S_pinctrl_S_spi1_default_FULL_NAME_UNQUOTED spi1_default
#define DT_N_S_pinctrl_S_spi1_default_FULL_NAME_TOKEN spi1_default
#define DT_N_S_pinctrl_S_spi1_default_FULL_NAME_UPPER_TOKEN SPI1_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_spi1_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_spi1_default_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_spi1_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_NODELABEL(fn) fn(spi1_default)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_spi1_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_spi1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_spi1_default_S_group0)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi1_default_S_group0)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_spi1_default_S_group0)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi1_default_S_group0)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_spi1_default_HASH _YV7e77Gfcc0xez38ehHBKpNMKanJO7yQpl4Fy8tX0Q

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_spi1_default_ORD 58
#define DT_N_S_pinctrl_S_spi1_default_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_spi1_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_spi1_default_SUPPORTS_ORDS \
	59, /* /pinctrl/spi1_default/group0 */ \
	116, /* /soc/spi@4002d000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_spi1_default_EXISTS 1
#define DT_N_NODELABEL_spi1_default DT_N_S_pinctrl_S_spi1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_spi1_default_REG_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_spi1_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_spi1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_spi1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/spi1_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_spi1_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_PATH "/pinctrl/spi1_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/spi1_default) identifier: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_PARENT DT_N_S_pinctrl_S_spi1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_spi1_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_HASH LSQysv9G4_lkQLABjCKJm8LKxiHCKr0k0d5GfYuioF0

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_ORD 59
#define DT_N_S_pinctrl_S_spi1_default_S_group0_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_REQUIRES_ORDS \
	58, /* /pinctrl/spi1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_spi1_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux {1090519552 /* 0x41000200 */, 1082130944 /* 0x40800200 */, 1086326528 /* 0x40c00700 */, 1077937920 /* 0x40400700 */}
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_0 1090519552
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_1 1082130944
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_2 1086326528
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_IDX_3 1077937920
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_spi1_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_LEN 4
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_spi1_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/uart0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_uart0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart0_default_PATH "/pinctrl/uart0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart0_default_FULL_NAME "uart0_default"
#define DT_N_S_pinctrl_S_uart0_default_FULL_NAME_UNQUOTED uart0_default
#define DT_N_S_pinctrl_S_uart0_default_FULL_NAME_TOKEN uart0_default
#define DT_N_S_pinctrl_S_uart0_default_FULL_NAME_UPPER_TOKEN UART0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_uart0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart0_default_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_NODELABEL(fn) fn(uart0_default)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_uart0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_uart0_default_S_group0)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart0_default_S_group0)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_uart0_default_S_group0)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart0_default_S_group0)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart0_default_HASH gZYCMKauMYwSEh4oNBjvTW3bvY13XnNNrtgavVo56PA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart0_default_ORD 60
#define DT_N_S_pinctrl_S_uart0_default_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart0_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart0_default_SUPPORTS_ORDS \
	61, /* /pinctrl/uart0_default/group0 */ \
	84, /* /soc/uart@4006a000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart0_default_EXISTS 1
#define DT_N_NODELABEL_uart0_default DT_N_S_pinctrl_S_uart0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/uart0_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_uart0_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_PATH "/pinctrl/uart0_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/uart0_default) identifier: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_PARENT DT_N_S_pinctrl_S_uart0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_uart0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_HASH UrgMxj_ltj1NmXVEQEEok76HejL5KGEtAS0g_Ieu290

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_ORD 61
#define DT_N_S_pinctrl_S_uart0_default_S_group0_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_REQUIRES_ORDS \
	60, /* /pinctrl/uart0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart0_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux {335545088 /* 0x14000300 */, 339739392 /* 0x14400300 */}
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_IDX_0 335545088
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_IDX_1 339739392
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart0_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_uart0_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/uart2_default
 *
 * Node identifier: DT_N_S_pinctrl_S_uart2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart2_default_PATH "/pinctrl/uart2_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart2_default_FULL_NAME "uart2_default"
#define DT_N_S_pinctrl_S_uart2_default_FULL_NAME_UNQUOTED uart2_default
#define DT_N_S_pinctrl_S_uart2_default_FULL_NAME_TOKEN uart2_default
#define DT_N_S_pinctrl_S_uart2_default_FULL_NAME_UPPER_TOKEN UART2_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_uart2_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart2_default_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart2_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_NODELABEL(fn) fn(uart2_default)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart2_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_uart2_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart2_default_HASH zSaV_uu0jOSglrdkvyxQSo832Imf5HMXKMWf4uehEo8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart2_default_ORD 62
#define DT_N_S_pinctrl_S_uart2_default_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart2_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart2_default_SUPPORTS_ORDS \
	63, /* /pinctrl/uart2_default/group0 */ \
	86, /* /soc/uart@4006c000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart2_default_EXISTS 1
#define DT_N_NODELABEL_uart2_default DT_N_S_pinctrl_S_uart2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart2_default_REG_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart2_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/uart2_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_uart2_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_PATH "/pinctrl/uart2_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/uart2_default) identifier: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_PARENT DT_N_S_pinctrl_S_uart2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_uart2_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_HASH 7RWAOFvCsKBOrMVd9KHU9oKGxDRp5_N7c4CJ1z1FWPc

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_ORD 63
#define DT_N_S_pinctrl_S_uart2_default_S_group0_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_REQUIRES_ORDS \
	62, /* /pinctrl/uart2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart2_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux {809501440 /* 0x30400300 */, 805307136 /* 0x30000300 */, 813695744 /* 0x30800300 */, 817890048 /* 0x30c00300 */}
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0 809501440
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1 805307136
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_2 813695744
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_3 817890048
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart2_default_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_LEN 4
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_uart2_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/uart3_default
 *
 * Node identifier: DT_N_S_pinctrl_S_uart3_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart3_default_PATH "/pinctrl/uart3_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart3_default_FULL_NAME "uart3_default"
#define DT_N_S_pinctrl_S_uart3_default_FULL_NAME_UNQUOTED uart3_default
#define DT_N_S_pinctrl_S_uart3_default_FULL_NAME_TOKEN uart3_default
#define DT_N_S_pinctrl_S_uart3_default_FULL_NAME_UPPER_TOKEN UART3_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_uart3_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart3_default_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart3_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_NODELABEL(fn) fn(uart3_default)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart3_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart3_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_uart3_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_uart3_default_S_group0)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart3_default_S_group0)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_uart3_default_S_group0)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart3_default_S_group0)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart3_default_HASH BrB1kxITNUUiCse1efCy3AMWXqMDKKL9QhVe1VbotR8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart3_default_ORD 64
#define DT_N_S_pinctrl_S_uart3_default_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart3_default_REQUIRES_ORDS \
	7, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart3_default_SUPPORTS_ORDS \
	65, /* /pinctrl/uart3_default/group0 */ \
	87, /* /soc/uart@4006d000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart3_default_EXISTS 1
#define DT_N_NODELABEL_uart3_default DT_N_S_pinctrl_S_uart3_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart3_default_REG_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart3_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart3_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart3_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/uart3_default/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_uart3_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_PATH "/pinctrl/uart3_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/uart3_default) identifier: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_PARENT DT_N_S_pinctrl_S_uart3_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_uart3_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_HASH cvlaRrwquZg3mRQkDYNw2KKx1wE5HCgEuD1zk5DiO1k

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_ORD 65
#define DT_N_S_pinctrl_S_uart3_default_S_group0_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_REQUIRES_ORDS \
	64, /* /pinctrl/uart3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_uart3_default_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux {603980544 /* 0x24000300 */, 608174848 /* 0x24400300 */}
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_IDX_0 603980544
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_IDX_1 608174848
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_uart3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_uart3_default_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/can@40024000
 *
 * Node identifier: DT_N_S_soc_S_can_40024000
 *
 * Binding (compatible = nxp,flexcan):
 *   $ZEPHYR_BASE\dts\bindings\can\nxp,flexcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_40024000_PATH "/soc/can@40024000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_40024000_FULL_NAME "can@40024000"
#define DT_N_S_soc_S_can_40024000_FULL_NAME_UNQUOTED can@40024000
#define DT_N_S_soc_S_can_40024000_FULL_NAME_TOKEN can_40024000
#define DT_N_S_soc_S_can_40024000_FULL_NAME_UPPER_TOKEN CAN_40024000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_40024000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_40024000_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_40024000_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_40024000_FOREACH_NODELABEL(fn) fn(flexcan0)
#define DT_N_S_soc_S_can_40024000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcan0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_40024000_CHILD_NUM 0
#define DT_N_S_soc_S_can_40024000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_40024000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_40024000_HASH jhnLh9HlVIHSupMBAu7Pcw6eAj1pzy9xIDon4_7lqA0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_40024000_ORD 66
#define DT_N_S_soc_S_can_40024000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_40024000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	38, /* /pinctrl/flexcan0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_40024000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_40024000_EXISTS 1
#define DT_N_INST_0_nxp_flexcan DT_N_S_soc_S_can_40024000
#define DT_N_NODELABEL_flexcan0 DT_N_S_soc_S_can_40024000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_40024000_REG_NUM 1
#define DT_N_S_soc_S_can_40024000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_REG_IDX_0_VAL_ADDRESS 1073889280 /* 0x40024000 */
#define DT_N_S_soc_S_can_40024000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_can_40024000_RANGES_NUM 0
#define DT_N_S_soc_S_can_40024000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_40024000_IRQ_NUM 6
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_irq 75
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_irq 76
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_irq 77
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_irq 78
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_irq 79
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_irq 80
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_40024000_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_mb_0_15_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_mb_0_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_mb_0_15_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_mb_0_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_mb_0_15_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_bus_off_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_bus_off_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_bus_off_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_bus_off_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_bus_off_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_tx_warning_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_tx_warning_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_tx_warning_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_tx_warning_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_tx_warning_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_rx_warning_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_rx_warning_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_rx_warning_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_rx_warning_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_rx_warning_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_4_CONTROLLER
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_wake_up_VAL_irq DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_irq
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_wake_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_wake_up_VAL_priority DT_N_S_soc_S_can_40024000_IRQ_IDX_5_VAL_priority
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_wake_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40024000_IRQ_NAME_wake_up_CONTROLLER DT_N_S_soc_S_can_40024000_IRQ_IDX_5_CONTROLLER
#define DT_N_S_soc_S_can_40024000_COMPAT_MATCHES_nxp_flexcan 1
#define DT_N_S_soc_S_can_40024000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_can_40024000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_COMPAT_MODEL_IDX_0 "flexcan"
#define DT_N_S_soc_S_can_40024000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_40024000_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_40024000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_40024000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_40024000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_40024000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_40024000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_flexcan0_default

/* Generic property macros: */
#define DT_N_S_soc_S_can_40024000_P_reg {1073889280 /* 0x40024000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_can_40024000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_reg_IDX_0 1073889280
#define DT_N_S_soc_S_can_40024000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_can_40024000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts {75 /* 0x4b */, 0 /* 0x0 */, 76 /* 0x4c */, 0 /* 0x0 */, 77 /* 0x4d */, 0 /* 0x0 */, 78 /* 0x4e */, 0 /* 0x0 */, 79 /* 0x4f */, 0 /* 0x0 */, 80 /* 0x50 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_0 75
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_2 76
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_4 77
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_6 78
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_8 79
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_10 80
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_can_40024000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_can_40024000, clocks, 0, name) \
	fn(DT_N_S_soc_S_can_40024000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_can_40024000, clocks, 0, bits)
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, clocks, 0, bits)
#define DT_N_S_soc_S_can_40024000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_can_40024000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, clocks, 0)
#define DT_N_S_soc_S_can_40024000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, clocks, 0)
#define DT_N_S_soc_S_can_40024000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_clocks_LEN 1
#define DT_N_S_soc_S_can_40024000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_clk_source 1
#define DT_N_S_soc_S_can_40024000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_status "okay"
#define DT_N_S_soc_S_can_40024000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_can_40024000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_40024000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_40024000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_can_40024000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_can_40024000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, status, 0)
#define DT_N_S_soc_S_can_40024000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, status, 0)
#define DT_N_S_soc_S_can_40024000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_status_LEN 1
#define DT_N_S_soc_S_can_40024000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_compatible {"nxp,flexcan"}
#define DT_N_S_soc_S_can_40024000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_compatible_IDX_0 "nxp,flexcan"
#define DT_N_S_soc_S_can_40024000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexcan
#define DT_N_S_soc_S_can_40024000_P_compatible_IDX_0_STRING_TOKEN nxp_flexcan
#define DT_N_S_soc_S_can_40024000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXCAN
#define DT_N_S_soc_S_can_40024000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, compatible, 0)
#define DT_N_S_soc_S_can_40024000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, compatible, 0)
#define DT_N_S_soc_S_can_40024000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_40024000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names {"mb-0-15", "bus-off", "error", "tx-warning", "rx-warning", "wake-up"}
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_0 "mb-0-15"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_0_STRING_UNQUOTED mb-0-15
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_0_STRING_TOKEN mb_0_15
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN MB_0_15
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_1 "bus-off"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_1_STRING_UNQUOTED bus-off
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_1_STRING_TOKEN bus_off
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN BUS_OFF
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_2 "error"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_2_STRING_UNQUOTED error
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_2_STRING_TOKEN error
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_3 "tx-warning"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_3_STRING_UNQUOTED tx-warning
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_3_STRING_TOKEN tx_warning
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN TX_WARNING
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_4 "rx-warning"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_4_STRING_UNQUOTED rx-warning
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_4_STRING_TOKEN rx_warning
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN RX_WARNING
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_5 "wake-up"
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_5_STRING_UNQUOTED wake-up
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_5_STRING_TOKEN wake_up
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_IDX_5_STRING_UPPER_TOKEN WAKE_UP
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 4) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 5)
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 5)
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_40024000, interrupt_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_LEN 6
#define DT_N_S_soc_S_can_40024000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_40024000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_wakeup_source 0
#define DT_N_S_soc_S_can_40024000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_40024000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_flexcan0_default
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_flexcan0_default
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, pinctrl_0, 0)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, pinctrl_0, 0)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40024000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_40024000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40024000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_40024000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_40024000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/clock-controller@40065000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_40065000
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_40065000_PATH "/soc/clock-controller@40065000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_40065000_FULL_NAME "clock-controller@40065000"
#define DT_N_S_soc_S_clock_controller_40065000_FULL_NAME_UNQUOTED clock-controller@40065000
#define DT_N_S_soc_S_clock_controller_40065000_FULL_NAME_TOKEN clock_controller_40065000
#define DT_N_S_soc_S_clock_controller_40065000_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_40065000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_40065000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_controller_40065000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_controller_40065000_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_NODELABEL(fn) fn(osc)
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_NODELABEL_VARGS(fn, ...) fn(osc, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_controller_40065000_CHILD_NUM 0
#define DT_N_S_soc_S_clock_controller_40065000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_clock_controller_40065000_HASH WBAh__OZDKO_5J1SByI25p2OUUHMCEg2JpfH4spsj_M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_40065000_ORD 67
#define DT_N_S_soc_S_clock_controller_40065000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_40065000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_40065000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_40065000_EXISTS 1
#define DT_N_INST_0_nxp_k64f_osc DT_N_S_soc_S_clock_controller_40065000
#define DT_N_NODELABEL_osc       DT_N_S_soc_S_clock_controller_40065000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_40065000_REG_NUM 1
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_VAL_ADDRESS 1074155520 /* 0x40065000 */
#define DT_N_S_soc_S_clock_controller_40065000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_clock_controller_40065000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_40065000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_40065000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_40065000_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_MATCHES_nxp_k64f_osc 1
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_COMPAT_MODEL_IDX_0 "k64f-osc"
#define DT_N_S_soc_S_clock_controller_40065000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_40065000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible {"nxp,k64f-osc"}
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0 "nxp,k64f-osc"
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0_STRING_UNQUOTED nxp,k64f-osc
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0_STRING_TOKEN nxp_k64f_osc
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_K64F_OSC
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_40065000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_40065000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg {1074155520 /* 0x40065000 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_0 1074155520
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_IDX_1 4
#define DT_N_S_soc_S_clock_controller_40065000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/dac@400cd000
 *
 * Node identifier: DT_N_S_soc_S_dac_400cd000
 *
 * Binding (compatible = nxp,kinetis-dac):
 *   $ZEPHYR_BASE\dts\bindings\dac\nxp,kinetis-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_400cd000_PATH "/soc/dac@400cd000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_400cd000_FULL_NAME "dac@400cd000"
#define DT_N_S_soc_S_dac_400cd000_FULL_NAME_UNQUOTED dac@400cd000
#define DT_N_S_soc_S_dac_400cd000_FULL_NAME_TOKEN dac_400cd000
#define DT_N_S_soc_S_dac_400cd000_FULL_NAME_UPPER_TOKEN DAC_400CD000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_400cd000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_400cd000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_400cd000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_400cd000_FOREACH_NODELABEL(fn) fn(dac1)
#define DT_N_S_soc_S_dac_400cd000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cd000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_400cd000_CHILD_NUM 0
#define DT_N_S_soc_S_dac_400cd000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_400cd000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_400cd000_HASH fqSV60w5Oq3afKRuGMvqs1pVIlor83MJrc0NAhl4uWg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_400cd000_ORD 68
#define DT_N_S_soc_S_dac_400cd000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_400cd000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_400cd000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_400cd000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_dac DT_N_S_soc_S_dac_400cd000
#define DT_N_NODELABEL_dac1         DT_N_S_soc_S_dac_400cd000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_400cd000_REG_NUM 1
#define DT_N_S_soc_S_dac_400cd000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_REG_IDX_0_VAL_ADDRESS 1074581504 /* 0x400cd000 */
#define DT_N_S_soc_S_dac_400cd000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dac_400cd000_RANGES_NUM 0
#define DT_N_S_soc_S_dac_400cd000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_400cd000_IRQ_NUM 1
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dac_400cd000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dac_400cd000_COMPAT_MATCHES_nxp_kinetis_dac 1
#define DT_N_S_soc_S_dac_400cd000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_dac_400cd000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_COMPAT_MODEL_IDX_0 "kinetis-dac"
#define DT_N_S_soc_S_dac_400cd000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_400cd000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_400cd000_P_reg {1074581504 /* 0x400cd000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dac_400cd000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_reg_IDX_0 1074581504
#define DT_N_S_soc_S_dac_400cd000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dac_400cd000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_voltage_reference 1
#define DT_N_S_soc_S_dac_400cd000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_low_power_mode 0
#define DT_N_S_soc_S_dac_400cd000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_status "disabled"
#define DT_N_S_soc_S_dac_400cd000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dac_400cd000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dac_400cd000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_400cd000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dac_400cd000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dac_400cd000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_400cd000, status, 0)
#define DT_N_S_soc_S_dac_400cd000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_400cd000, status, 0)
#define DT_N_S_soc_S_dac_400cd000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_400cd000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cd000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_400cd000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cd000_P_status_LEN 1
#define DT_N_S_soc_S_dac_400cd000_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_compatible {"nxp,kinetis-dac"}
#define DT_N_S_soc_S_dac_400cd000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_compatible_IDX_0 "nxp,kinetis-dac"
#define DT_N_S_soc_S_dac_400cd000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-dac
#define DT_N_S_soc_S_dac_400cd000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_dac
#define DT_N_S_soc_S_dac_400cd000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_DAC
#define DT_N_S_soc_S_dac_400cd000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_400cd000, compatible, 0)
#define DT_N_S_soc_S_dac_400cd000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_400cd000, compatible, 0)
#define DT_N_S_soc_S_dac_400cd000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_400cd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cd000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_400cd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_400cd000_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_400cd000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dac_400cd000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_dac_400cd000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dac_400cd000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_400cd000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_wakeup_source 0
#define DT_N_S_soc_S_dac_400cd000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_400cd000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_400cd000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/clock-controller@40064000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_40064000
 *
 * Binding (compatible = nxp,kinetis-mcg):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,kinetis-mcg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_40064000_PATH "/soc/clock-controller@40064000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_40064000_FULL_NAME "clock-controller@40064000"
#define DT_N_S_soc_S_clock_controller_40064000_FULL_NAME_UNQUOTED clock-controller@40064000
#define DT_N_S_soc_S_clock_controller_40064000_FULL_NAME_TOKEN clock_controller_40064000
#define DT_N_S_soc_S_clock_controller_40064000_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_40064000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_40064000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_controller_40064000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_controller_40064000_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_NODELABEL(fn) fn(mcg)
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mcg, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_controller_40064000_CHILD_NUM 0
#define DT_N_S_soc_S_clock_controller_40064000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_clock_controller_40064000_HASH EgYmg5yguZJb2X0ON96jH0HBpW8artIuRs4Azi_Rc9Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_40064000_ORD 69
#define DT_N_S_soc_S_clock_controller_40064000_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_40064000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_40064000_SUPPORTS_ORDS \
	70, /* /soc/ftm@40038000 */ \
	71, /* /soc/ftm@40039000 */ \
	72, /* /soc/ftm@4003a000 */ \
	73, /* /soc/ftm@400b9000 */ \
	112, /* /soc/sim@40047000/bus_clk */ \
	113, /* /soc/sim@40047000/core_clk */ \
	114, /* /soc/sim@40047000/flash_clk */ \
	115, /* /soc/sim@40047000/flexbus_clk */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_40064000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_mcg DT_N_S_soc_S_clock_controller_40064000
#define DT_N_NODELABEL_mcg          DT_N_S_soc_S_clock_controller_40064000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_40064000_REG_NUM 1
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_VAL_ADDRESS 1074151424 /* 0x40064000 */
#define DT_N_S_soc_S_clock_controller_40064000_REG_IDX_0_VAL_SIZE 13 /* 0xd */
#define DT_N_S_soc_S_clock_controller_40064000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_40064000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_40064000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_40064000_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_MATCHES_nxp_kinetis_mcg 1
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_COMPAT_MODEL_IDX_0 "kinetis-mcg"
#define DT_N_S_soc_S_clock_controller_40064000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_40064000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_40064000_P_reg {1074151424 /* 0x40064000 */, 13 /* 0xd */}
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_0 1074151424
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_IDX_1 13
#define DT_N_S_soc_S_clock_controller_40064000_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible {"nxp,kinetis-mcg"}
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0 "nxp,kinetis-mcg"
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-mcg
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_mcg
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_MCG
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_40064000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_clock_controller_40064000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_wakeup_source 0
#define DT_N_S_soc_S_clock_controller_40064000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40064000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_controller_40064000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ftm@40038000
 *
 * Node identifier: DT_N_S_soc_S_ftm_40038000
 *
 * Binding (compatible = nxp,ftm-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,ftm-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_40038000_PATH "/soc/ftm@40038000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_40038000_FULL_NAME "ftm@40038000"
#define DT_N_S_soc_S_ftm_40038000_FULL_NAME_UNQUOTED ftm@40038000
#define DT_N_S_soc_S_ftm_40038000_FULL_NAME_TOKEN ftm_40038000
#define DT_N_S_soc_S_ftm_40038000_FULL_NAME_UPPER_TOKEN FTM_40038000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_40038000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ftm_40038000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ftm_40038000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ftm_40038000_FOREACH_NODELABEL(fn) fn(ftm0)
#define DT_N_S_soc_S_ftm_40038000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ftm_40038000_CHILD_NUM 0
#define DT_N_S_soc_S_ftm_40038000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40038000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ftm_40038000_HASH z4NODwiVZbZgAaU3UKhKnEQoYxfMHFJ9evCFK_1ko88

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_40038000_ORD 70
#define DT_N_S_soc_S_ftm_40038000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_40038000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	41, /* /pinctrl/ftm0_default */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_40038000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_40038000_EXISTS 1
#define DT_N_INST_0_nxp_ftm_pwm DT_N_S_soc_S_ftm_40038000
#define DT_N_NODELABEL_ftm0     DT_N_S_soc_S_ftm_40038000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_40038000_REG_NUM 1
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_VAL_ADDRESS 1073971200 /* 0x40038000 */
#define DT_N_S_soc_S_ftm_40038000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_40038000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_40038000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_40038000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ftm_40038000_IRQ_LEVEL 1
#define DT_N_S_soc_S_ftm_40038000_COMPAT_MATCHES_nxp_ftm_pwm 1
#define DT_N_S_soc_S_ftm_40038000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ftm_40038000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_COMPAT_MODEL_IDX_0 "ftm-pwm"
#define DT_N_S_soc_S_ftm_40038000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ftm_40038000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_ftm0_default

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_ftm0_default
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_ftm0_default
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg {1073971200 /* 0x40038000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_0 1073971200
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_40038000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_40038000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_prescaler 16
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source "fixed"
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_STRING_UNQUOTED fixed
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_STRING_TOKEN fixed
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_STRING_UPPER_TOKEN FIXED
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_IDX_0 "fixed"
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_IDX_0_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, clock_source, 0)
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, clock_source, 0)
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_status "okay"
#define DT_N_S_soc_S_ftm_40038000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ftm_40038000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ftm_40038000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ftm_40038000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ftm_40038000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ftm_40038000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, status, 0)
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, status, 0)
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_status_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible {"nxp,ftm-pwm"}
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0 "nxp,ftm-pwm"
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ftm-pwm
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0_STRING_TOKEN nxp_ftm_pwm
#define DT_N_S_soc_S_ftm_40038000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FTM_PWM
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_clocks_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ftm_40038000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_40038000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ftm_40038000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_names, 0)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_names, 0)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40038000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ftm_40038000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/ftm@40039000
 *
 * Node identifier: DT_N_S_soc_S_ftm_40039000
 *
 * Binding (compatible = nxp,ftm):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,ftm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_40039000_PATH "/soc/ftm@40039000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_40039000_FULL_NAME "ftm@40039000"
#define DT_N_S_soc_S_ftm_40039000_FULL_NAME_UNQUOTED ftm@40039000
#define DT_N_S_soc_S_ftm_40039000_FULL_NAME_TOKEN ftm_40039000
#define DT_N_S_soc_S_ftm_40039000_FULL_NAME_UPPER_TOKEN FTM_40039000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_40039000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ftm_40039000_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ftm_40039000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ftm_40039000_FOREACH_NODELABEL(fn) fn(ftm1)
#define DT_N_S_soc_S_ftm_40039000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm1, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ftm_40039000_CHILD_NUM 0
#define DT_N_S_soc_S_ftm_40039000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_40039000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ftm_40039000_HASH uCCDgnYZ_JUv_MkDOMugqc1qX9is5BQwlm1itNq6cqg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_40039000_ORD 71
#define DT_N_S_soc_S_ftm_40039000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_40039000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_40039000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_40039000_EXISTS 1
#define DT_N_INST_0_nxp_ftm DT_N_S_soc_S_ftm_40039000
#define DT_N_NODELABEL_ftm1 DT_N_S_soc_S_ftm_40039000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_40039000_REG_NUM 1
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_VAL_ADDRESS 1073975296 /* 0x40039000 */
#define DT_N_S_soc_S_ftm_40039000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_40039000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_40039000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_40039000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ftm_40039000_IRQ_LEVEL 1
#define DT_N_S_soc_S_ftm_40039000_COMPAT_MATCHES_nxp_ftm 1
#define DT_N_S_soc_S_ftm_40039000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ftm_40039000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_COMPAT_MODEL_IDX_0 "ftm"
#define DT_N_S_soc_S_ftm_40039000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_40039000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_40039000_P_reg {1073975296 /* 0x40039000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_0 1073975296
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_40039000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_40039000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_prescaler 16
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_status "disabled"
#define DT_N_S_soc_S_ftm_40039000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ftm_40039000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ftm_40039000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_40039000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ftm_40039000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ftm_40039000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, status, 0)
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40039000, status, 0)
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40039000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_status_LEN 1
#define DT_N_S_soc_S_ftm_40039000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible {"nxp,ftm"}
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0 "nxp,ftm"
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ftm
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0_STRING_TOKEN nxp_ftm
#define DT_N_S_soc_S_ftm_40039000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FTM
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40039000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_40039000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_40039000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_40039000_P_clocks_LEN 1
#define DT_N_S_soc_S_ftm_40039000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ftm_40039000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_40039000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ftm_40039000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ftm_40039000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ftm@4003a000
 *
 * Node identifier: DT_N_S_soc_S_ftm_4003a000
 *
 * Binding (compatible = nxp,ftm):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,ftm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_4003a000_PATH "/soc/ftm@4003a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_4003a000_FULL_NAME "ftm@4003a000"
#define DT_N_S_soc_S_ftm_4003a000_FULL_NAME_UNQUOTED ftm@4003a000
#define DT_N_S_soc_S_ftm_4003a000_FULL_NAME_TOKEN ftm_4003a000
#define DT_N_S_soc_S_ftm_4003a000_FULL_NAME_UPPER_TOKEN FTM_4003A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_4003a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ftm_4003a000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ftm_4003a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_NODELABEL(fn) fn(ftm2)
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm2, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ftm_4003a000_CHILD_NUM 0
#define DT_N_S_soc_S_ftm_4003a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ftm_4003a000_HASH KxU4NEP8ksNvOpT3ZCfCtcrnAsEiymbGaot8aJKhWYg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_4003a000_ORD 72
#define DT_N_S_soc_S_ftm_4003a000_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_4003a000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_4003a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_4003a000_EXISTS 1
#define DT_N_INST_1_nxp_ftm DT_N_S_soc_S_ftm_4003a000
#define DT_N_NODELABEL_ftm2 DT_N_S_soc_S_ftm_4003a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_4003a000_REG_NUM 1
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_VAL_ADDRESS 1073979392 /* 0x4003a000 */
#define DT_N_S_soc_S_ftm_4003a000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_4003a000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_4003a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_4003a000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ftm_4003a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_MATCHES_nxp_ftm 1
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_COMPAT_MODEL_IDX_0 "ftm"
#define DT_N_S_soc_S_ftm_4003a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_4003a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_4003a000_P_reg {1073979392 /* 0x4003a000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_0 1073979392
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_4003a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_4003a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler 16
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_status "disabled"
#define DT_N_S_soc_S_ftm_4003a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ftm_4003a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ftm_4003a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ftm_4003a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ftm_4003a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ftm_4003a000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, status, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_4003a000, status, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_4003a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_status_LEN 1
#define DT_N_S_soc_S_ftm_4003a000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible {"nxp,ftm"}
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0 "nxp,ftm"
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ftm
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0_STRING_TOKEN nxp_ftm
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FTM
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_4003a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_4003a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_4003a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_LEN 1
#define DT_N_S_soc_S_ftm_4003a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ftm_4003a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_4003a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ftm_4003a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ftm_4003a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ftm@400b9000
 *
 * Node identifier: DT_N_S_soc_S_ftm_400b9000
 *
 * Binding (compatible = nxp,ftm-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,ftm-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ftm_400b9000_PATH "/soc/ftm@400b9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ftm_400b9000_FULL_NAME "ftm@400b9000"
#define DT_N_S_soc_S_ftm_400b9000_FULL_NAME_UNQUOTED ftm@400b9000
#define DT_N_S_soc_S_ftm_400b9000_FULL_NAME_TOKEN ftm_400b9000
#define DT_N_S_soc_S_ftm_400b9000_FULL_NAME_UPPER_TOKEN FTM_400B9000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ftm_400b9000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ftm_400b9000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ftm_400b9000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_NODELABEL(fn) fn(ftm3)
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftm3, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ftm_400b9000_CHILD_NUM 0
#define DT_N_S_soc_S_ftm_400b9000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ftm_400b9000_HASH TuL9A0pytP4_MV68k9A_roM0vDokkSH_qt3_fd_0Qf4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ftm_400b9000_ORD 73
#define DT_N_S_soc_S_ftm_400b9000_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ftm_400b9000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /pinctrl/ftm3_default */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ftm_400b9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ftm_400b9000_EXISTS 1
#define DT_N_INST_1_nxp_ftm_pwm DT_N_S_soc_S_ftm_400b9000
#define DT_N_NODELABEL_ftm3     DT_N_S_soc_S_ftm_400b9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ftm_400b9000_REG_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_VAL_ADDRESS 1074499584 /* 0x400b9000 */
#define DT_N_S_soc_S_ftm_400b9000_REG_IDX_0_VAL_SIZE 152 /* 0x98 */
#define DT_N_S_soc_S_ftm_400b9000_RANGES_NUM 0
#define DT_N_S_soc_S_ftm_400b9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ftm_400b9000_IRQ_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ftm_400b9000_IRQ_LEVEL 1
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_MATCHES_nxp_ftm_pwm 1
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_COMPAT_MODEL_IDX_0 "ftm-pwm"
#define DT_N_S_soc_S_ftm_400b9000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ftm_400b9000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_ftm3_default

/* Generic property macros: */
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_ftm3_default
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_ftm3_default
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_0, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_0, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_reg {1074499584 /* 0x400b9000 */, 152 /* 0x98 */}
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_0 1074499584
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_reg_IDX_1 152
#define DT_N_S_soc_S_ftm_400b9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ftm_400b9000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler 16
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source "fixed"
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_STRING_UNQUOTED fixed
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_STRING_TOKEN fixed
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_STRING_UPPER_TOKEN FIXED
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_IDX_0 "fixed"
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_IDX_0_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, clock_source, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, clock_source, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_status "okay"
#define DT_N_S_soc_S_ftm_400b9000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ftm_400b9000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ftm_400b9000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ftm_400b9000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ftm_400b9000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ftm_400b9000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, status, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, status, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_status_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_status_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible {"nxp,ftm-pwm"}
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0 "nxp,ftm-pwm"
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ftm-pwm
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0_STRING_TOKEN nxp_ftm_pwm
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FTM_PWM
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0, name)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ftm_400b9000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_wakeup_source 0
#define DT_N_S_soc_S_ftm_400b9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ftm_400b9000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_names, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_names, 0)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ftm_400b9000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ftm_400b9000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@4004c000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_4004c000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_4004c000_PATH "/soc/pinmux@4004c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_4004c000_FULL_NAME "pinmux@4004c000"
#define DT_N_S_soc_S_pinmux_4004c000_FULL_NAME_UNQUOTED pinmux@4004c000
#define DT_N_S_soc_S_pinmux_4004c000_FULL_NAME_TOKEN pinmux_4004c000
#define DT_N_S_soc_S_pinmux_4004c000_FULL_NAME_UPPER_TOKEN PINMUX_4004C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_4004c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_4004c000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pinmux_4004c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_NODELABEL(fn) fn(portd)
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portd, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_4004c000_CHILD_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pinmux_4004c000_HASH cWrc8gHltwnysvpYHd2DOrDqv_a3IFXeFHcVT2ZFZpA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_4004c000_ORD 74
#define DT_N_S_soc_S_pinmux_4004c000_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_4004c000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_4004c000_SUPPORTS_ORDS \
	75, /* /soc/gpio@400ff0c0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_4004c000_EXISTS 1
#define DT_N_INST_3_nxp_port_pinmux DT_N_S_soc_S_pinmux_4004c000
#define DT_N_NODELABEL_portd        DT_N_S_soc_S_pinmux_4004c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_4004c000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_VAL_ADDRESS 1074053120 /* 0x4004c000 */
#define DT_N_S_soc_S_pinmux_4004c000_REG_IDX_0_VAL_SIZE 208 /* 0xd0 */
#define DT_N_S_soc_S_pinmux_4004c000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_4004c000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_4004c000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_pinmux_4004c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_4004c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_4004c000_P_reg {1074053120 /* 0x4004c000 */, 208 /* 0xd0 */}
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_0 1074053120
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_IDX_1 208
#define DT_N_S_soc_S_pinmux_4004c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_offset 4152
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, bits)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_LEN 1
#define DT_N_S_soc_S_pinmux_4004c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_4004c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_4004c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pinmux_4004c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_4004c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_4004c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_4004c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400ff0c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400ff0c0
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400ff0c0_PATH "/soc/gpio@400ff0c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400ff0c0_FULL_NAME "gpio@400ff0c0"
#define DT_N_S_soc_S_gpio_400ff0c0_FULL_NAME_UNQUOTED gpio@400ff0c0
#define DT_N_S_soc_S_gpio_400ff0c0_FULL_NAME_TOKEN gpio_400ff0c0
#define DT_N_S_soc_S_gpio_400ff0c0_FULL_NAME_UPPER_TOKEN GPIO_400FF0C0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400ff0c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400ff0c0_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400ff0c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_NODELABEL(fn) fn(gpiod)
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiod, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400ff0c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400ff0c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400ff0c0_HASH jown_CcX2_J9YekN6tZr3Bz41ItadM_hSsQktvHsnwQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400ff0c0_ORD 75
#define DT_N_S_soc_S_gpio_400ff0c0_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400ff0c0_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	74, /* /soc/pinmux@4004c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400ff0c0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400ff0c0_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_gpio DT_N_S_soc_S_gpio_400ff0c0
#define DT_N_NODELABEL_gpiod         DT_N_S_soc_S_gpio_400ff0c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400ff0c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_VAL_ADDRESS 1074786496 /* 0x400ff0c0 */
#define DT_N_S_soc_S_gpio_400ff0c0_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_gpio_400ff0c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400ff0c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_400ff0c0_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff0c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400ff0c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg {1074786496 /* 0x400ff0c0 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_0 1074786496
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_IDX_1 64
#define DT_N_S_soc_S_gpio_400ff0c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_pinmux_4004c000
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff0c0, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_ngpios 32
#define DT_N_S_soc_S_gpio_400ff0c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status "okay"
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400ff0c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts {62 /* 0x3e */, 2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_gpio_400ff0c0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400ff0c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400ff0c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400ff0c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400ff0c0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40067000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40067000
 *
 * Binding (compatible = nxp,kinetis-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,kinetis-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40067000_PATH "/soc/i2c@40067000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40067000_FULL_NAME "i2c@40067000"
#define DT_N_S_soc_S_i2c_40067000_FULL_NAME_UNQUOTED i2c@40067000
#define DT_N_S_soc_S_i2c_40067000_FULL_NAME_TOKEN i2c_40067000
#define DT_N_S_soc_S_i2c_40067000_FULL_NAME_UPPER_TOKEN I2C_40067000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40067000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40067000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40067000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40067000_FOREACH_NODELABEL(fn) fn(i2c1)
#define DT_N_S_soc_S_i2c_40067000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40067000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40067000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40067000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40067000_HASH 5LeJQj2RH_tj2YU9P9El4tjSVKlnC_W5C0aG1S2rG6Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40067000_ORD 76
#define DT_N_S_soc_S_i2c_40067000_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40067000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40067000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40067000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_i2c DT_N_S_soc_S_i2c_40067000
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40067000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40067000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_VAL_ADDRESS 1074163712 /* 0x40067000 */
#define DT_N_S_soc_S_i2c_40067000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40067000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40067000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40067000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40067000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40067000_COMPAT_MATCHES_nxp_kinetis_i2c 1
#define DT_N_S_soc_S_i2c_40067000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_40067000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_COMPAT_MODEL_IDX_0 "kinetis-i2c"
#define DT_N_S_soc_S_i2c_40067000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40067000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40067000_P_reg {1074163712 /* 0x40067000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_0 1074163712
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40067000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40067000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40067000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40067000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40067000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40067000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40067000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40067000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40067000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40067000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40067000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, status, 0)
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40067000, status, 0)
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40067000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40067000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible {"nxp,kinetis-i2c"}
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0 "nxp,kinetis-i2c"
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-i2c
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_i2c
#define DT_N_S_soc_S_i2c_40067000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_I2C
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40067000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40067000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_bits 7
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, name) \
	fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40067000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40067000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40067000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40067000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40067000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40067000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40067000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@400e6000
 *
 * Node identifier: DT_N_S_soc_S_i2c_400e6000
 *
 * Binding (compatible = nxp,kinetis-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,kinetis-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_400e6000_PATH "/soc/i2c@400e6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_400e6000_FULL_NAME "i2c@400e6000"
#define DT_N_S_soc_S_i2c_400e6000_FULL_NAME_UNQUOTED i2c@400e6000
#define DT_N_S_soc_S_i2c_400e6000_FULL_NAME_TOKEN i2c_400e6000
#define DT_N_S_soc_S_i2c_400e6000_FULL_NAME_UPPER_TOKEN I2C_400E6000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_400e6000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_400e6000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_400e6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_NODELABEL(fn) fn(i2c2)
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_400e6000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_400e6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_400e6000_HASH TpZlR_PVcvhQPYsT1_TLmfGcY8Mv1VeL6oBpuQ2qEpQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_400e6000_ORD 77
#define DT_N_S_soc_S_i2c_400e6000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_400e6000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_400e6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_400e6000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_i2c DT_N_S_soc_S_i2c_400e6000
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_400e6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_400e6000_REG_NUM 1
#define DT_N_S_soc_S_i2c_400e6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_REG_IDX_0_VAL_ADDRESS 1074683904 /* 0x400e6000 */
#define DT_N_S_soc_S_i2c_400e6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_400e6000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_400e6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_400e6000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_VAL_irq 74
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_400e6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_400e6000_COMPAT_MATCHES_nxp_kinetis_i2c 1
#define DT_N_S_soc_S_i2c_400e6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_400e6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_COMPAT_MODEL_IDX_0 "kinetis-i2c"
#define DT_N_S_soc_S_i2c_400e6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_400e6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_400e6000_P_reg {1074683904 /* 0x400e6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_400e6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_reg_IDX_0 1074683904
#define DT_N_S_soc_S_i2c_400e6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_400e6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts {74 /* 0x4a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts_IDX_0 74
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_400e6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_400e6000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_sq_size 4
#define DT_N_S_soc_S_i2c_400e6000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_cq_size 4
#define DT_N_S_soc_S_i2c_400e6000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_status "disabled"
#define DT_N_S_soc_S_i2c_400e6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_400e6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_400e6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_400e6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_400e6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_400e6000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_400e6000, status, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_400e6000, status, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_400e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_400e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_400e6000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_compatible {"nxp,kinetis-i2c"}
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_IDX_0 "nxp,kinetis-i2c"
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-i2c
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_i2c
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_I2C
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_400e6000, compatible, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_400e6000, compatible, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_400e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_400e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_400e6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_offset 4136
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_bits 6
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, name) \
	fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_400e6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_400e6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_400e6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_400e6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_400e6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_400e6000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mpu@4000d000
 *
 * Node identifier: DT_N_S_soc_S_mpu_4000d000
 */

/* Node's full path: */
#define DT_N_S_soc_S_mpu_4000d000_PATH "/soc/mpu@4000d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mpu_4000d000_FULL_NAME "mpu@4000d000"
#define DT_N_S_soc_S_mpu_4000d000_FULL_NAME_UNQUOTED mpu@4000d000
#define DT_N_S_soc_S_mpu_4000d000_FULL_NAME_TOKEN mpu_4000d000
#define DT_N_S_soc_S_mpu_4000d000_FULL_NAME_UPPER_TOKEN MPU_4000D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mpu_4000d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mpu_4000d000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mpu_4000d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mpu_4000d000_CHILD_NUM 0
#define DT_N_S_soc_S_mpu_4000d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mpu_4000d000_HASH C1P9w2i_YK2GNZ03fAEPvwaFRtTs4Gtr_qtizkEd84g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mpu_4000d000_ORD 78
#define DT_N_S_soc_S_mpu_4000d000_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mpu_4000d000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mpu_4000d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mpu_4000d000_EXISTS 1
#define DT_N_INST_0_nxp_k64f_mpu DT_N_S_soc_S_mpu_4000d000
#define DT_N_NODELABEL_mpu       DT_N_S_soc_S_mpu_4000d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mpu_4000d000_REG_NUM 1
#define DT_N_S_soc_S_mpu_4000d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_REG_IDX_0_VAL_ADDRESS 1073795072 /* 0x4000d000 */
#define DT_N_S_soc_S_mpu_4000d000_REG_IDX_0_VAL_SIZE 2084 /* 0x824 */
#define DT_N_S_soc_S_mpu_4000d000_RANGES_NUM 0
#define DT_N_S_soc_S_mpu_4000d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mpu_4000d000_IRQ_NUM 0
#define DT_N_S_soc_S_mpu_4000d000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mpu_4000d000_COMPAT_MATCHES_nxp_k64f_mpu 1
#define DT_N_S_soc_S_mpu_4000d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_mpu_4000d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_COMPAT_MODEL_IDX_0 "k64f-mpu"
#define DT_N_S_soc_S_mpu_4000d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mpu_4000d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mpu_4000d000_P_compatible {"nxp,k64f-mpu"}
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_IDX_0 "nxp,k64f-mpu"
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,k64f-mpu
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_IDX_0_STRING_TOKEN nxp_k64f_mpu
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_K64F_MPU
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mpu_4000d000, compatible, 0)
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mpu_4000d000, compatible, 0)
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mpu_4000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mpu_4000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_LEN 1
#define DT_N_S_soc_S_mpu_4000d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_reg {1073795072 /* 0x4000d000 */, 2084 /* 0x824 */}
#define DT_N_S_soc_S_mpu_4000d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_reg_IDX_0 1073795072
#define DT_N_S_soc_S_mpu_4000d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_reg_IDX_1 2084
#define DT_N_S_soc_S_mpu_4000d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_status "disabled"
#define DT_N_S_soc_S_mpu_4000d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_mpu_4000d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_mpu_4000d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mpu_4000d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_mpu_4000d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_mpu_4000d000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_mpu_4000d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mpu_4000d000, status, 0)
#define DT_N_S_soc_S_mpu_4000d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mpu_4000d000, status, 0)
#define DT_N_S_soc_S_mpu_4000d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mpu_4000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mpu_4000d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mpu_4000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mpu_4000d000_P_status_LEN 1
#define DT_N_S_soc_S_mpu_4000d000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/random@40029000
 *
 * Node identifier: DT_N_S_soc_S_random_40029000
 *
 * Binding (compatible = nxp,kinetis-rnga):
 *   $ZEPHYR_BASE\dts\bindings\rng\nxp,kinetis-rnga.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_random_40029000_PATH "/soc/random@40029000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_random_40029000_FULL_NAME "random@40029000"
#define DT_N_S_soc_S_random_40029000_FULL_NAME_UNQUOTED random@40029000
#define DT_N_S_soc_S_random_40029000_FULL_NAME_TOKEN random_40029000
#define DT_N_S_soc_S_random_40029000_FULL_NAME_UPPER_TOKEN RANDOM_40029000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_random_40029000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_random_40029000_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_random_40029000_NODELABEL_NUM 1
#define DT_N_S_soc_S_random_40029000_FOREACH_NODELABEL(fn) fn(rnga)
#define DT_N_S_soc_S_random_40029000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rnga, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_random_40029000_CHILD_NUM 0
#define DT_N_S_soc_S_random_40029000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_random_40029000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_random_40029000_HASH sTxJqvfLZdyM6tJBsDmnihCu5iMl2w7g_pzpVA3nJ1Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_random_40029000_ORD 79
#define DT_N_S_soc_S_random_40029000_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_random_40029000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_random_40029000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_random_40029000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_rnga DT_N_S_soc_S_random_40029000
#define DT_N_NODELABEL_rnga          DT_N_S_soc_S_random_40029000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_random_40029000_REG_NUM 1
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_VAL_ADDRESS 1073909760 /* 0x40029000 */
#define DT_N_S_soc_S_random_40029000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_random_40029000_RANGES_NUM 0
#define DT_N_S_soc_S_random_40029000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_random_40029000_IRQ_NUM 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_random_40029000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_random_40029000_IRQ_LEVEL 1
#define DT_N_S_soc_S_random_40029000_COMPAT_MATCHES_nxp_kinetis_rnga 1
#define DT_N_S_soc_S_random_40029000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_random_40029000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_COMPAT_MODEL_IDX_0 "kinetis-rnga"
#define DT_N_S_soc_S_random_40029000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_random_40029000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_random_40029000_P_reg {1073909760 /* 0x40029000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_0 1073909760
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_random_40029000_P_reg_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_random_40029000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_status "okay"
#define DT_N_S_soc_S_random_40029000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_random_40029000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_random_40029000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_random_40029000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_random_40029000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_random_40029000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, status, 0)
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_random_40029000, status, 0)
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_random_40029000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_status_LEN 1
#define DT_N_S_soc_S_random_40029000_P_status_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_compatible {"nxp,kinetis-rnga"}
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0 "nxp,kinetis-rnga"
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-rnga
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_rnga
#define DT_N_S_soc_S_random_40029000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_RNGA
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40029000, compatible, 0)
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_random_40029000, compatible, 0)
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_random_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40029000_P_compatible_LEN 1
#define DT_N_S_soc_S_random_40029000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_random_40029000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_wakeup_source 0
#define DT_N_S_soc_S_random_40029000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_random_40029000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_random_40029000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@4003d000
 *
 * Node identifier: DT_N_S_soc_S_rtc_4003d000
 *
 * Binding (compatible = nxp,rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\nxp,rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_4003d000_PATH "/soc/rtc@4003d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_4003d000_FULL_NAME "rtc@4003d000"
#define DT_N_S_soc_S_rtc_4003d000_FULL_NAME_UNQUOTED rtc@4003d000
#define DT_N_S_soc_S_rtc_4003d000_FULL_NAME_TOKEN rtc_4003d000
#define DT_N_S_soc_S_rtc_4003d000_FULL_NAME_UPPER_TOKEN RTC_4003D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_4003d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_4003d000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_4003d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_4003d000_CHILD_NUM 0
#define DT_N_S_soc_S_rtc_4003d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rtc_4003d000_HASH djbghvosI6kJsq8QmkE3pi40vJJ9TJkQAR4jenwYsJg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_4003d000_ORD 80
#define DT_N_S_soc_S_rtc_4003d000_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_4003d000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_4003d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_4003d000_EXISTS 1
#define DT_N_INST_0_nxp_rtc DT_N_S_soc_S_rtc_4003d000
#define DT_N_NODELABEL_rtc  DT_N_S_soc_S_rtc_4003d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_4003d000_REG_NUM 1
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_VAL_ADDRESS 1073991680 /* 0x4003d000 */
#define DT_N_S_soc_S_rtc_4003d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_rtc_4003d000_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_4003d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NUM 2
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_irq 47
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rtc_4003d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_alarm_VAL_irq DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_alarm_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_alarm_VAL_priority DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_alarm_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_alarm_CONTROLLER DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_seconds_VAL_irq DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_seconds_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_seconds_VAL_priority DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_seconds_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_IRQ_NAME_seconds_CONTROLLER DT_N_S_soc_S_rtc_4003d000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_MATCHES_nxp_rtc 1
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_COMPAT_MODEL_IDX_0 "rtc"
#define DT_N_S_soc_S_rtc_4003d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_4003d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_4003d000_P_reg {1073991680 /* 0x4003d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_0 1073991680
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_rtc_4003d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source "RTC"
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_STRING_UNQUOTED RTC
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_STRING_TOKEN RTC
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_STRING_UPPER_TOKEN RTC
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_IDX_0 "RTC"
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_IDX_0_ENUM_VAL_rtc_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_ENUM_VAL_rtc_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_4003d000, clock_source, 0)
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_4003d000, clock_source, 0)
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_4003d000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_LEN 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_clock_frequency 32768
#define DT_N_S_soc_S_rtc_4003d000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts {46 /* 0x2e */, 0 /* 0x0 */, 47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_2 47
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_rtc_4003d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_prescaler 32768
#define DT_N_S_soc_S_rtc_4003d000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_compatible {"nxp,rtc"}
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0 "nxp,rtc"
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rtc
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0_STRING_TOKEN nxp_rtc
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RTC
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_4003d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_4003d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names {"alarm", "seconds"}
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_0 "alarm"
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_0_STRING_UNQUOTED alarm
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_0_STRING_TOKEN alarm
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ALARM
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_1 "seconds"
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_1_STRING_UNQUOTED seconds
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_1_STRING_TOKEN seconds
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN SECONDS
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 1)
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 1)
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_4003d000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_rtc_4003d000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rtc_4003d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_4003d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_4003d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_4003d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002c000
 *
 * Node identifier: DT_N_S_soc_S_spi_4002c000
 *
 * Binding (compatible = nxp,dspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,dspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002c000_PATH "/soc/spi@4002c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002c000_FULL_NAME "spi@4002c000"
#define DT_N_S_soc_S_spi_4002c000_FULL_NAME_UNQUOTED spi@4002c000
#define DT_N_S_soc_S_spi_4002c000_FULL_NAME_TOKEN spi_4002c000
#define DT_N_S_soc_S_spi_4002c000_FULL_NAME_UPPER_TOKEN SPI_4002C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4002c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4002c000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4002c000_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_4002c000_FOREACH_NODELABEL(fn) fn(spi0) fn(arduino_spi)
#define DT_N_S_soc_S_spi_4002c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4002c000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4002c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4002c000_HASH lVHBKGKGaNw9eJMV9agPTOsztbhT_ac9YVT6NOOwnvE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002c000_ORD 81
#define DT_N_S_soc_S_spi_4002c000_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002c000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */ \
	56, /* /pinctrl/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002c000_EXISTS 1
#define DT_N_INST_0_nxp_dspi       DT_N_S_soc_S_spi_4002c000
#define DT_N_NODELABEL_spi0        DT_N_S_soc_S_spi_4002c000
#define DT_N_NODELABEL_arduino_spi DT_N_S_soc_S_spi_4002c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002c000_REG_NUM 1
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_VAL_ADDRESS 1073922048 /* 0x4002c000 */
#define DT_N_S_soc_S_spi_4002c000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_spi_4002c000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002c000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4002c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4002c000_COMPAT_MATCHES_nxp_dspi 1
#define DT_N_S_soc_S_spi_4002c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_4002c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_COMPAT_MODEL_IDX_0 "dspi"
#define DT_N_S_soc_S_spi_4002c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4002c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_spi0_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002c000_P_reg {1073922048 /* 0x4002c000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_0 1073922048
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_reg_IDX_1 136
#define DT_N_S_soc_S_spi_4002c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts {26 /* 0x1a */, 3 /* 0x3 */}
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_spi_4002c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, name) \
	fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_spi0_default
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_spi0_default
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_nxp_rx_tx_chn_share 0
#define DT_N_S_soc_S_spi_4002c000_P_nxp_rx_tx_chn_share_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_continuous_sck 0
#define DT_N_S_soc_S_spi_4002c000_P_continuous_sck_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_overwrite 0
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_overwrite_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_modified_timing_format 0
#define DT_N_S_soc_S_spi_4002c000_P_modified_timing_format_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_tx_fifo_size 4
#define DT_N_S_soc_S_spi_4002c000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_size 4
#define DT_N_S_soc_S_spi_4002c000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_status "okay"
#define DT_N_S_soc_S_spi_4002c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4002c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4002c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4002c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, status, 0)
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, status, 0)
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_status_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible {"nxp,dspi"}
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0 "nxp,dspi"
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dspi
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0_STRING_TOKEN nxp_dspi
#define DT_N_S_soc_S_spi_4002c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DSPI
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_source 14
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, mux) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_IDX 0
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002c000, dmas, rx, mux) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, rx, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dmas, rx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, rx, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_mux 0
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_source 15
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, mux) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_IDX 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002c000, dmas, tx, mux) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, tx, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dmas, tx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, tx, source)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_spi_4002c000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_spi_4002c000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_dmas_LEN 2
#define DT_N_S_soc_S_spi_4002c000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, dma_names, 0) \
	fn(DT_N_S_soc_S_spi_4002c000, dma_names, 1)
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dma_names, 1)
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002c000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002c000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_LEN 2
#define DT_N_S_soc_S_spi_4002c000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4002c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4002c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_4002c000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@400ac000
 *
 * Node identifier: DT_N_S_soc_S_spi_400ac000
 *
 * Binding (compatible = nxp,dspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,dspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400ac000_PATH "/soc/spi@400ac000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400ac000_FULL_NAME "spi@400ac000"
#define DT_N_S_soc_S_spi_400ac000_FULL_NAME_UNQUOTED spi@400ac000
#define DT_N_S_soc_S_spi_400ac000_FULL_NAME_TOKEN spi_400ac000
#define DT_N_S_soc_S_spi_400ac000_FULL_NAME_UPPER_TOKEN SPI_400AC000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_400ac000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400ac000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400ac000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_400ac000_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_400ac000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400ac000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_400ac000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400ac000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_400ac000_HASH hvW2AonRFEZ12fxlkJRLvE_qg0XYgDACzHctQCefsi0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400ac000_ORD 82
#define DT_N_S_soc_S_spi_400ac000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400ac000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400ac000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400ac000_EXISTS 1
#define DT_N_INST_2_nxp_dspi DT_N_S_soc_S_spi_400ac000
#define DT_N_NODELABEL_spi2  DT_N_S_soc_S_spi_400ac000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400ac000_REG_NUM 1
#define DT_N_S_soc_S_spi_400ac000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_REG_IDX_0_VAL_ADDRESS 1074446336 /* 0x400ac000 */
#define DT_N_S_soc_S_spi_400ac000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_spi_400ac000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400ac000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400ac000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_VAL_irq 65
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_400ac000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_400ac000_COMPAT_MATCHES_nxp_dspi 1
#define DT_N_S_soc_S_spi_400ac000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_400ac000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_COMPAT_MODEL_IDX_0 "dspi"
#define DT_N_S_soc_S_spi_400ac000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400ac000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400ac000_P_reg {1074446336 /* 0x400ac000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_spi_400ac000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_reg_IDX_0 1074446336
#define DT_N_S_soc_S_spi_400ac000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_reg_IDX_1 136
#define DT_N_S_soc_S_spi_400ac000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_interrupts {65 /* 0x41 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_spi_400ac000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_interrupts_IDX_0 65
#define DT_N_S_soc_S_spi_400ac000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_spi_400ac000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_offset 4144
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, name) \
	fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_spi_400ac000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400ac000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_400ac000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_nxp_rx_tx_chn_share 1
#define DT_N_S_soc_S_spi_400ac000_P_nxp_rx_tx_chn_share_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_continuous_sck 0
#define DT_N_S_soc_S_spi_400ac000_P_continuous_sck_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_rx_fifo_overwrite 0
#define DT_N_S_soc_S_spi_400ac000_P_rx_fifo_overwrite_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_modified_timing_format 0
#define DT_N_S_soc_S_spi_400ac000_P_modified_timing_format_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_tx_fifo_size 1
#define DT_N_S_soc_S_spi_400ac000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_rx_fifo_size 1
#define DT_N_S_soc_S_spi_400ac000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_status "disabled"
#define DT_N_S_soc_S_spi_400ac000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_400ac000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_400ac000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_400ac000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_400ac000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_400ac000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400ac000, status, 0)
#define DT_N_S_soc_S_spi_400ac000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, status, 0)
#define DT_N_S_soc_S_spi_400ac000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400ac000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400ac000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_status_LEN 1
#define DT_N_S_soc_S_spi_400ac000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_compatible {"nxp,dspi"}
#define DT_N_S_soc_S_spi_400ac000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_compatible_IDX_0 "nxp,dspi"
#define DT_N_S_soc_S_spi_400ac000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dspi
#define DT_N_S_soc_S_spi_400ac000_P_compatible_IDX_0_STRING_TOKEN nxp_dspi
#define DT_N_S_soc_S_spi_400ac000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DSPI
#define DT_N_S_soc_S_spi_400ac000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400ac000, compatible, 0)
#define DT_N_S_soc_S_spi_400ac000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, compatible, 0)
#define DT_N_S_soc_S_spi_400ac000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400ac000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400ac000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400ac000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_source 38
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, mux) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_IDX 0
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_400ac000, dmas, rx, mux) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, rx, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dmas, rx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, rx, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_mux 0
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_source 39
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, mux) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_IDX 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_400ac000, dmas, tx, mux) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, tx, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dmas, tx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, tx, source)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_spi_400ac000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_spi_400ac000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400ac000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_dmas_LEN 2
#define DT_N_S_soc_S_spi_400ac000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400ac000, dma_names, 0) \
	fn(DT_N_S_soc_S_spi_400ac000, dma_names, 1)
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400ac000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dma_names, 1)
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400ac000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400ac000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400ac000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400ac000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_LEN 2
#define DT_N_S_soc_S_spi_400ac000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400ac000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400ac000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400ac000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400ac000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 83
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006a000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006a000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006a000_PATH "/soc/uart@4006a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006a000_FULL_NAME "uart@4006a000"
#define DT_N_S_soc_S_uart_4006a000_FULL_NAME_UNQUOTED uart@4006a000
#define DT_N_S_soc_S_uart_4006a000_FULL_NAME_TOKEN uart_4006a000
#define DT_N_S_soc_S_uart_4006a000_FULL_NAME_UPPER_TOKEN UART_4006A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_4006a000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_4006a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_4006a000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_uart_4006a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_4006a000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_4006a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_4006a000_HASH sG3wWoToUEtLCn3UGM8bdt8jkR3rvxkl6oZzmVvvfg0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006a000_ORD 84
#define DT_N_S_soc_S_uart_4006a000_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006a000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	60, /* /pinctrl/uart0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006a000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_uart DT_N_S_soc_S_uart_4006a000
#define DT_N_NODELABEL_uart0         DT_N_S_soc_S_uart_4006a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006a000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_VAL_ADDRESS 1074176000 /* 0x4006a000 */
#define DT_N_S_soc_S_uart_4006a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006a000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006a000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_4006a000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_4006a000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_4006a000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_4006a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_4006a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_4006a000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_uart0_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006a000_P_reg {1074176000 /* 0x4006a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_0 1074176000
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_bits 10
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_uart0_default
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_uart0_default
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_current_speed 115200
#define DT_N_S_soc_S_uart_4006a000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006a000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_parity "none"
#define DT_N_S_soc_S_uart_4006a000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_4006a000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_4006a000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_4006a000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_4006a000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006a000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, parity, 0)
#define DT_N_S_soc_S_uart_4006a000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, parity, 0)
#define DT_N_S_soc_S_uart_4006a000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_status "okay"
#define DT_N_S_soc_S_uart_4006a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_uart_4006a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_4006a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_4006a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_uart_4006a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, status, 0)
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, status, 0)
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_status_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_4006a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006a000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_4006a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_4006a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_4006a000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006b000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006b000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006b000_PATH "/soc/uart@4006b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006b000_FULL_NAME "uart@4006b000"
#define DT_N_S_soc_S_uart_4006b000_FULL_NAME_UNQUOTED uart@4006b000
#define DT_N_S_soc_S_uart_4006b000_FULL_NAME_TOKEN uart_4006b000
#define DT_N_S_soc_S_uart_4006b000_FULL_NAME_UPPER_TOKEN UART_4006B000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_4006b000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_4006b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_4006b000_FOREACH_NODELABEL(fn) fn(uart1)
#define DT_N_S_soc_S_uart_4006b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_4006b000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_4006b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_4006b000_HASH F7B_ULL9Dvn_POqh3qNi911wU42hgCN_ZpGIQWUUohM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006b000_ORD 85
#define DT_N_S_soc_S_uart_4006b000_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006b000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006b000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_uart DT_N_S_soc_S_uart_4006b000
#define DT_N_NODELABEL_uart1         DT_N_S_soc_S_uart_4006b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006b000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_VAL_ADDRESS 1074180096 /* 0x4006b000 */
#define DT_N_S_soc_S_uart_4006b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006b000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006b000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_4006b000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_4006b000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_4006b000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_4006b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_4006b000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006b000_P_reg {1074180096 /* 0x4006b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_0 1074180096
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_bits 11
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006b000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_parity "none"
#define DT_N_S_soc_S_uart_4006b000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_4006b000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_4006b000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_4006b000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_4006b000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006b000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, parity, 0)
#define DT_N_S_soc_S_uart_4006b000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, parity, 0)
#define DT_N_S_soc_S_uart_4006b000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006b000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_status "disabled"
#define DT_N_S_soc_S_uart_4006b000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_4006b000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_4006b000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006b000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_4006b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_4006b000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, status, 0)
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, status, 0)
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_status_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_4006b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006b000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006b000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_4006b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_4006b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_4006b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006c000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006c000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006c000_PATH "/soc/uart@4006c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006c000_FULL_NAME "uart@4006c000"
#define DT_N_S_soc_S_uart_4006c000_FULL_NAME_UNQUOTED uart@4006c000
#define DT_N_S_soc_S_uart_4006c000_FULL_NAME_TOKEN uart_4006c000
#define DT_N_S_soc_S_uart_4006c000_FULL_NAME_UPPER_TOKEN UART_4006C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_4006c000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_4006c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_4006c000_FOREACH_NODELABEL(fn) fn(uart2)
#define DT_N_S_soc_S_uart_4006c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_4006c000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_4006c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_4006c000_HASH xY40hELVkW379qSQ0JAD3G0WM6w9fL_AbY5L5aNGDCw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006c000_ORD 86
#define DT_N_S_soc_S_uart_4006c000_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006c000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	62, /* /pinctrl/uart2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006c000_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_uart DT_N_S_soc_S_uart_4006c000
#define DT_N_NODELABEL_uart2         DT_N_S_soc_S_uart_4006c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006c000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_VAL_ADDRESS 1074184192 /* 0x4006c000 */
#define DT_N_S_soc_S_uart_4006c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006c000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006c000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq 36
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_4006c000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_4006c000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_4006c000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_4006c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_4006c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_4006c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_uart2_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006c000_P_reg {1074184192 /* 0x4006c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_0 1074184192
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */, 36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_2 36
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_bits 12
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_uart2_default
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_uart2_default
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006c000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_parity "none"
#define DT_N_S_soc_S_uart_4006c000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_4006c000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_4006c000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_4006c000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_4006c000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006c000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, parity, 0)
#define DT_N_S_soc_S_uart_4006c000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, parity, 0)
#define DT_N_S_soc_S_uart_4006c000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_status "disabled"
#define DT_N_S_soc_S_uart_4006c000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_4006c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_4006c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_4006c000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_4006c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_4006c000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, status, 0)
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, status, 0)
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_status_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_4006c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006c000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_4006c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_4006c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_4006c000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/uart@4006d000
 *
 * Node identifier: DT_N_S_soc_S_uart_4006d000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_4006d000_PATH "/soc/uart@4006d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_4006d000_FULL_NAME "uart@4006d000"
#define DT_N_S_soc_S_uart_4006d000_FULL_NAME_UNQUOTED uart@4006d000
#define DT_N_S_soc_S_uart_4006d000_FULL_NAME_TOKEN uart_4006d000
#define DT_N_S_soc_S_uart_4006d000_FULL_NAME_UPPER_TOKEN UART_4006D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_4006d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_4006d000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_4006d000_NODELABEL_NUM 2
#define DT_N_S_soc_S_uart_4006d000_FOREACH_NODELABEL(fn) fn(uart3) fn(arduino_serial)
#define DT_N_S_soc_S_uart_4006d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart3, __VA_ARGS__) fn(arduino_serial, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_4006d000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_4006d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_4006d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_4006d000_HASH yuMXr7IcqEnIsBoAWdSItFopc2i9Cj94VN_4o3al2ho

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_4006d000_ORD 87
#define DT_N_S_soc_S_uart_4006d000_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_4006d000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	64, /* /pinctrl/uart3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_4006d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_4006d000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_uart  DT_N_S_soc_S_uart_4006d000
#define DT_N_NODELABEL_uart3          DT_N_S_soc_S_uart_4006d000
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_uart_4006d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_4006d000_REG_NUM 1
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_VAL_ADDRESS 1074188288 /* 0x4006d000 */
#define DT_N_S_soc_S_uart_4006d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_4006d000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_4006d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_4006d000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq 38
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_4006d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_4006d000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_4006d000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_4006d000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_4006d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_4006d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_4006d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_4006d000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_uart3_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_4006d000_P_reg {1074188288 /* 0x4006d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_0 1074188288
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_4006d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */, 38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_2 38
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_4006d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_uart3_default
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_uart3_default
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_current_speed 115200
#define DT_N_S_soc_S_uart_4006d000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_4006d000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_parity "none"
#define DT_N_S_soc_S_uart_4006d000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_4006d000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_4006d000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_4006d000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_4006d000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006d000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, parity, 0)
#define DT_N_S_soc_S_uart_4006d000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, parity, 0)
#define DT_N_S_soc_S_uart_4006d000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_status "okay"
#define DT_N_S_soc_S_uart_4006d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_uart_4006d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_4006d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_4006d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_uart_4006d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_4006d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, status, 0)
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, status, 0)
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_status_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_4006d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_4006d000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_4006d000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_4006d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_4006d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_4006d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_4006d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_4006d000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/uart@400ea000
 *
 * Node identifier: DT_N_S_soc_S_uart_400ea000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400ea000_PATH "/soc/uart@400ea000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400ea000_FULL_NAME "uart@400ea000"
#define DT_N_S_soc_S_uart_400ea000_FULL_NAME_UNQUOTED uart@400ea000
#define DT_N_S_soc_S_uart_400ea000_FULL_NAME_TOKEN uart_400ea000
#define DT_N_S_soc_S_uart_400ea000_FULL_NAME_UPPER_TOKEN UART_400EA000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400ea000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_400ea000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_400ea000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_400ea000_FOREACH_NODELABEL(fn) fn(uart4)
#define DT_N_S_soc_S_uart_400ea000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_400ea000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_400ea000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400ea000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_400ea000_HASH UR0esYmjS9siNqYPPBlfJajCWJ6gFTVyxmk1etRBffc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400ea000_ORD 88
#define DT_N_S_soc_S_uart_400ea000_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400ea000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400ea000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400ea000_EXISTS 1
#define DT_N_INST_4_nxp_kinetis_uart DT_N_S_soc_S_uart_400ea000
#define DT_N_NODELABEL_uart4         DT_N_S_soc_S_uart_400ea000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400ea000_REG_NUM 1
#define DT_N_S_soc_S_uart_400ea000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_REG_IDX_0_VAL_ADDRESS 1074700288 /* 0x400ea000 */
#define DT_N_S_soc_S_uart_400ea000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_400ea000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400ea000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400ea000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_irq 66
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_irq 67
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_400ea000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_400ea000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_400ea000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_400ea000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_400ea000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_400ea000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_400ea000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400ea000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400ea000_P_reg {1074700288 /* 0x400ea000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_400ea000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_reg_IDX_0 1074700288
#define DT_N_S_soc_S_uart_400ea000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_400ea000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupts {66 /* 0x42 */, 0 /* 0x0 */, 67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_0 66
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_2 67
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_400ea000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_offset 4136
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_bits 10
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_400ea000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400ea000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_400ea000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400ea000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_parity "none"
#define DT_N_S_soc_S_uart_400ea000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_400ea000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_400ea000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_400ea000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_400ea000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_400ea000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400ea000, parity, 0)
#define DT_N_S_soc_S_uart_400ea000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, parity, 0)
#define DT_N_S_soc_S_uart_400ea000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400ea000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400ea000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_400ea000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_status "disabled"
#define DT_N_S_soc_S_uart_400ea000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_400ea000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400ea000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400ea000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_400ea000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_400ea000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400ea000, status, 0)
#define DT_N_S_soc_S_uart_400ea000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, status, 0)
#define DT_N_S_soc_S_uart_400ea000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400ea000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400ea000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_status_LEN 1
#define DT_N_S_soc_S_uart_400ea000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_400ea000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_400ea000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_400ea000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_400ea000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_400ea000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400ea000, compatible, 0)
#define DT_N_S_soc_S_uart_400ea000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, compatible, 0)
#define DT_N_S_soc_S_uart_400ea000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400ea000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400ea000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400ea000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400ea000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_400ea000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_400ea000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400ea000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_400ea000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_400ea000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@400eb000
 *
 * Node identifier: DT_N_S_soc_S_uart_400eb000
 *
 * Binding (compatible = nxp,kinetis-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,kinetis-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400eb000_PATH "/soc/uart@400eb000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400eb000_FULL_NAME "uart@400eb000"
#define DT_N_S_soc_S_uart_400eb000_FULL_NAME_UNQUOTED uart@400eb000
#define DT_N_S_soc_S_uart_400eb000_FULL_NAME_TOKEN uart_400eb000
#define DT_N_S_soc_S_uart_400eb000_FULL_NAME_UPPER_TOKEN UART_400EB000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400eb000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_400eb000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_400eb000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_400eb000_FOREACH_NODELABEL(fn) fn(uart5)
#define DT_N_S_soc_S_uart_400eb000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_400eb000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_400eb000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400eb000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_400eb000_HASH x7Ct4enWP5k3clUiV4cr4Z6LkCQM1GtmO_8nYYq0KlQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400eb000_ORD 89
#define DT_N_S_soc_S_uart_400eb000_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400eb000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400eb000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400eb000_EXISTS 1
#define DT_N_INST_5_nxp_kinetis_uart DT_N_S_soc_S_uart_400eb000
#define DT_N_NODELABEL_uart5         DT_N_S_soc_S_uart_400eb000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400eb000_REG_NUM 1
#define DT_N_S_soc_S_uart_400eb000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_REG_IDX_0_VAL_ADDRESS 1074704384 /* 0x400eb000 */
#define DT_N_S_soc_S_uart_400eb000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_400eb000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400eb000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400eb000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_irq 68
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_irq 69
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_400eb000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_status_VAL_irq DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_status_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_status_VAL_priority DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_status_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_status_CONTROLLER DT_N_S_soc_S_uart_400eb000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_uart_400eb000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_400eb000_COMPAT_MATCHES_nxp_kinetis_uart 1
#define DT_N_S_soc_S_uart_400eb000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_400eb000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_COMPAT_MODEL_IDX_0 "kinetis-uart"
#define DT_N_S_soc_S_uart_400eb000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400eb000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400eb000_P_reg {1074704384 /* 0x400eb000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_400eb000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_reg_IDX_0 1074704384
#define DT_N_S_soc_S_uart_400eb000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_400eb000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupts {68 /* 0x44 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_0 68
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_2 69
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_uart_400eb000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_offset 4136
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_bits 11
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, name) \
	fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, bits)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_uart_400eb000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400eb000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_400eb000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400eb000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_parity "none"
#define DT_N_S_soc_S_uart_400eb000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_400eb000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_400eb000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_400eb000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_400eb000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_400eb000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400eb000, parity, 0)
#define DT_N_S_soc_S_uart_400eb000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, parity, 0)
#define DT_N_S_soc_S_uart_400eb000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400eb000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400eb000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_400eb000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_status "disabled"
#define DT_N_S_soc_S_uart_400eb000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_400eb000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400eb000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400eb000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_400eb000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_400eb000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400eb000, status, 0)
#define DT_N_S_soc_S_uart_400eb000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, status, 0)
#define DT_N_S_soc_S_uart_400eb000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400eb000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400eb000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_status_LEN 1
#define DT_N_S_soc_S_uart_400eb000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_compatible {"nxp,kinetis-uart"}
#define DT_N_S_soc_S_uart_400eb000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_compatible_IDX_0 "nxp,kinetis-uart"
#define DT_N_S_soc_S_uart_400eb000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-uart
#define DT_N_S_soc_S_uart_400eb000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_uart
#define DT_N_S_soc_S_uart_400eb000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_UART
#define DT_N_S_soc_S_uart_400eb000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400eb000, compatible, 0)
#define DT_N_S_soc_S_uart_400eb000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, compatible, 0)
#define DT_N_S_soc_S_uart_400eb000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400eb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400eb000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400eb000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names {"status", "error"}
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_0 "status"
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_0_STRING_UNQUOTED status
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_0_STRING_TOKEN status
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN STATUS
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_400eb000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_400eb000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_400eb000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400eb000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_400eb000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_400eb000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbd@40072000
 *
 * Node identifier: DT_N_S_soc_S_usbd_40072000
 *
 * Binding (compatible = nxp,kinetis-usbd):
 *   $ZEPHYR_BASE\dts\bindings\usb\nxp,kinetis-usbd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbd_40072000_PATH "/soc/usbd@40072000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbd_40072000_FULL_NAME "usbd@40072000"
#define DT_N_S_soc_S_usbd_40072000_FULL_NAME_UNQUOTED usbd@40072000
#define DT_N_S_soc_S_usbd_40072000_FULL_NAME_TOKEN usbd_40072000
#define DT_N_S_soc_S_usbd_40072000_FULL_NAME_UPPER_TOKEN USBD_40072000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbd_40072000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbd_40072000_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbd_40072000_NODELABEL_NUM 2
#define DT_N_S_soc_S_usbd_40072000_FOREACH_NODELABEL(fn) fn(usbotg) fn(zephyr_udc0)
#define DT_N_S_soc_S_usbd_40072000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbotg, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbd_40072000_CHILD_NUM 0
#define DT_N_S_soc_S_usbd_40072000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbd_40072000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbd_40072000_HASH 91U0R6uQ3YOzEVd3mCTW_Hvi04pCUlsZdkTFmMrpc54

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbd_40072000_ORD 90
#define DT_N_S_soc_S_usbd_40072000_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbd_40072000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbd_40072000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbd_40072000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_usbd DT_N_S_soc_S_usbd_40072000
#define DT_N_NODELABEL_usbotg        DT_N_S_soc_S_usbd_40072000
#define DT_N_NODELABEL_zephyr_udc0   DT_N_S_soc_S_usbd_40072000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbd_40072000_REG_NUM 1
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_VAL_ADDRESS 1074208768 /* 0x40072000 */
#define DT_N_S_soc_S_usbd_40072000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_usbd_40072000_RANGES_NUM 0
#define DT_N_S_soc_S_usbd_40072000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbd_40072000_IRQ_NUM 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbd_40072000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_irq DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_priority DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_IRQ_NAME_usb_otg_CONTROLLER DT_N_S_soc_S_usbd_40072000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usbd_40072000_COMPAT_MATCHES_nxp_kinetis_usbd 1
#define DT_N_S_soc_S_usbd_40072000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_usbd_40072000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_COMPAT_MODEL_IDX_0 "kinetis-usbd"
#define DT_N_S_soc_S_usbd_40072000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbd_40072000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbd_40072000_P_reg {1074208768 /* 0x40072000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_0 1074208768
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_usbd_40072000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts {53 /* 0x35 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_no_voltage_regulator 0
#define DT_N_S_soc_S_usbd_40072000_P_no_voltage_regulator_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_num_bidir_endpoints 8
#define DT_N_S_soc_S_usbd_40072000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_status "okay"
#define DT_N_S_soc_S_usbd_40072000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbd_40072000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbd_40072000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbd_40072000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbd_40072000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_usbd_40072000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, status, 0)
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbd_40072000, status, 0)
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbd_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_status_LEN 1
#define DT_N_S_soc_S_usbd_40072000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible {"nxp,kinetis-usbd"}
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0 "nxp,kinetis-usbd"
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-usbd
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_usbd
#define DT_N_S_soc_S_usbd_40072000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_USBD
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbd_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbd_40072000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names {"usb_otg"}
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0 "usb_otg"
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0_STRING_UNQUOTED usb_otg
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0_STRING_TOKEN usb_otg
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USB_OTG
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbd_40072000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_usbd_40072000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbd_40072000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_wakeup_source 0
#define DT_N_S_soc_S_usbd_40072000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbd_40072000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbd_40072000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40052000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40052000
 *
 * Binding (compatible = nxp,kinetis-wdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,kinetis-wdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40052000_PATH "/soc/watchdog@40052000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40052000_FULL_NAME "watchdog@40052000"
#define DT_N_S_soc_S_watchdog_40052000_FULL_NAME_UNQUOTED watchdog@40052000
#define DT_N_S_soc_S_watchdog_40052000_FULL_NAME_TOKEN watchdog_40052000
#define DT_N_S_soc_S_watchdog_40052000_FULL_NAME_UPPER_TOKEN WATCHDOG_40052000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40052000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40052000_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_40052000_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_NODELABEL(fn) fn(wdog)
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdog, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40052000_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_40052000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_40052000_HASH 5zyQPsnDwoGLrjDe34OBh8UwknM68cjjhkQeKnxAKUs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40052000_ORD 91
#define DT_N_S_soc_S_watchdog_40052000_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40052000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40052000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40052000_EXISTS 1
#define DT_N_ALIAS_watchdog0         DT_N_S_soc_S_watchdog_40052000
#define DT_N_INST_0_nxp_kinetis_wdog DT_N_S_soc_S_watchdog_40052000
#define DT_N_NODELABEL_wdog          DT_N_S_soc_S_watchdog_40052000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40052000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_VAL_ADDRESS 1074077696 /* 0x40052000 */
#define DT_N_S_soc_S_watchdog_40052000_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_watchdog_40052000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40052000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40052000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_irq 22
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_40052000_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_MATCHES_nxp_kinetis_wdog 1
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_COMPAT_MODEL_IDX_0 "kinetis-wdog"
#define DT_N_S_soc_S_watchdog_40052000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40052000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40052000_P_reg {1074077696 /* 0x40052000 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_0 1074077696
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_reg_IDX_1 16
#define DT_N_S_soc_S_watchdog_40052000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts {22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_0 22
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40052000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_name 19
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_bits 0
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, name) \
	fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, bits)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, bits)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40052000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40052000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible {"nxp,kinetis-wdog"}
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0 "nxp,kinetis-wdog"
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-wdog
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_wdog
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_WDOG
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40052000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40052000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_40052000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40052000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40052000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40052000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@400bb000/channel@e
 *
 * Node identifier: DT_N_S_soc_S_adc_400bb000_S_channel_e
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_PATH "/soc/adc@400bb000/channel@e"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FULL_NAME "channel@e"
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FULL_NAME_UNQUOTED channel@e
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FULL_NAME_TOKEN channel_e
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FULL_NAME_UPPER_TOKEN CHANNEL_E

/* Node parent (/soc/adc@400bb000) identifier: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_PARENT DT_N_S_soc_S_adc_400bb000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_400bb000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_CHILD_NUM 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_HASH vfY5BCKR0TRuv95yB3nQqIl5DrwPSM1sxM_wcXWsPuk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_ORD 92
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_REQUIRES_ORDS \
	15, /* /soc/adc@400bb000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_REG_NUM 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_REG_IDX_0_VAL_ADDRESS 14 /* 0xe */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_RANGES_NUM 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_IRQ_NUM 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_reg {14 /* 0xe */}
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_reg_IDX_0 14
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_IDX_0_ENUM_VAL_adc_gain_1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_ENUM_VAL_adc_gain_1_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference "ADC_REF_EXTERNAL0"
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_STRING_UNQUOTED ADC_REF_EXTERNAL0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_STRING_TOKEN ADC_REF_EXTERNAL0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_EXTERNAL0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_IDX_0 "ADC_REF_EXTERNAL0"
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_IDX_0_ENUM_IDX 5
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_IDX_0_ENUM_VAL_adc_ref_external0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_ENUM_VAL_adc_ref_external0_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_acquisition_time 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_resolution 12
#define DT_N_S_soc_S_adc_400bb000_S_channel_e_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@400c0000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_400c0000
 *
 * Binding (compatible = nxp,enet):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_400c0000_PATH "/soc/ethernet@400c0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_400c0000_FULL_NAME "ethernet@400c0000"
#define DT_N_S_soc_S_ethernet_400c0000_FULL_NAME_UNQUOTED ethernet@400c0000
#define DT_N_S_soc_S_ethernet_400c0000_FULL_NAME_TOKEN ethernet_400c0000
#define DT_N_S_soc_S_ethernet_400c0000_FULL_NAME_UPPER_TOKEN ETHERNET_400C0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_400c0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_400c0000_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_400c0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_NODELABEL(fn) fn(enet)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_400c0000_CHILD_NUM 3
#define DT_N_S_soc_S_ethernet_400c0000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_400c0000_HASH StO1glZCuaB8X_Gqi_XzK1966zXsFhqeWUSpD5C_n9g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_400c0000_ORD 93
#define DT_N_S_soc_S_ethernet_400c0000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_400c0000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_400c0000_SUPPORTS_ORDS \
	94, /* /soc/ethernet@400c0000/mdio */ \
	95, /* /soc/ethernet@400c0000/ptp_clock */ \
	97, /* /soc/ethernet@400c0000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_400c0000_EXISTS 1
#define DT_N_INST_0_nxp_enet DT_N_S_soc_S_ethernet_400c0000
#define DT_N_NODELABEL_enet  DT_N_S_soc_S_ethernet_400c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_400c0000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_REG_IDX_0_VAL_ADDRESS 1074528256 /* 0x400c0000 */
#define DT_N_S_soc_S_ethernet_400c0000_REG_IDX_0_VAL_SIZE 1568 /* 0x620 */
#define DT_N_S_soc_S_ethernet_400c0000_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_ethernet_400c0000_COMPAT_MATCHES_nxp_enet 1
#define DT_N_S_soc_S_ethernet_400c0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ethernet_400c0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_COMPAT_MODEL_IDX_0 "enet"
#define DT_N_S_soc_S_ethernet_400c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_400c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_400c0000_P_reg {1074528256 /* 0x400c0000 */, 1568 /* 0x620 */}
#define DT_N_S_soc_S_ethernet_400c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_reg_IDX_0 1074528256
#define DT_N_S_soc_S_ethernet_400c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_reg_IDX_1 1568
#define DT_N_S_soc_S_ethernet_400c0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_name 4321
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_bits 0
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, name) \
	fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, bits)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, bits)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible {"nxp,enet"}
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_IDX_0 "nxp,enet"
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_IDX_0_STRING_TOKEN nxp_enet
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_400c0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_400c0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_400c0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@400c0000/mdio
 *
 * Node identifier: DT_N_S_soc_S_ethernet_400c0000_S_mdio
 *
 * Binding (compatible = nxp,enet-mdio):
 *   $ZEPHYR_BASE\dts\bindings\mdio\nxp,enet-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PATH "/soc/ethernet@400c0000/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc/ethernet@400c0000) identifier: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PARENT DT_N_S_soc_S_ethernet_400c0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_NODELABEL(fn) fn(enet_mdio)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_HASH E5JCQLgT6iCe3k6v4vy74ua2bFs00zuqEbVq1H9_pBs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_ORD 94
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_REQUIRES_ORDS \
	49, /* /pinctrl/pinmux_enet_mdio */ \
	93, /* /soc/ethernet@400c0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_SUPPORTS_ORDS \
	96, /* /soc/ethernet@400c0000/mdio/phy@0 */ \
	97, /* /soc/ethernet@400c0000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_EXISTS 1
#define DT_N_INST_0_nxp_enet_mdio DT_N_S_soc_S_ethernet_400c0000_S_mdio
#define DT_N_NODELABEL_enet_mdio  DT_N_S_soc_S_ethernet_400c0000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_COMPAT_MATCHES_nxp_enet_mdio 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_COMPAT_MODEL_IDX_0 "enet-mdio"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet_mdio

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_enet_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible {"nxp,enet-mdio"}
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_IDX_0 "nxp,enet-mdio"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_IDX_0_STRING_TOKEN nxp_enet_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_MDIO
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@400c0000/ptp_clock
 *
 * Node identifier: DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock
 *
 * Binding (compatible = nxp,enet-ptp-clock):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet-ptp-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PATH "/soc/ethernet@400c0000/ptp_clock"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FULL_NAME "ptp_clock"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FULL_NAME_UNQUOTED ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FULL_NAME_TOKEN ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FULL_NAME_UPPER_TOKEN PTP_CLOCK

/* Node parent (/soc/ethernet@400c0000) identifier: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PARENT DT_N_S_soc_S_ethernet_400c0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_NODELABEL(fn) fn(enet_ptp_clock)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_HASH Q4AxZyn2RA2fQJOqKrdjeYPhRmWdxLoQNzBAEhLRCFM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_ORD 95
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	52, /* /pinctrl/pinmux_ptp */ \
	93, /* /soc/ethernet@400c0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_SUPPORTS_ORDS \
	97, /* /soc/ethernet@400c0000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_EXISTS 1
#define DT_N_INST_0_nxp_enet_ptp_clock DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock
#define DT_N_NODELABEL_enet_ptp_clock  DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_REG_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NAME_ieee1588_tmr_VAL_irq DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NAME_ieee1588_tmr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NAME_ieee1588_tmr_VAL_priority DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NAME_ieee1588_tmr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_NAME_ieee1588_tmr_CONTROLLER DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_COMPAT_MATCHES_nxp_enet_ptp_clock 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_COMPAT_MODEL_IDX_0 "enet-ptp-clock"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_ptp

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible {"nxp,enet-ptp-clock"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_IDX_0 "nxp,enet-ptp-clock"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-ptp-clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_IDX_0_STRING_TOKEN nxp_enet_ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_PTP_CLOCK
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names {"IEEE1588_TMR"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_IDX_0 "IEEE1588_TMR"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_IDX_0_STRING_UNQUOTED IEEE1588_TMR
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_IDX_0_STRING_TOKEN IEEE1588_TMR
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN IEEE1588_TMR
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, interrupt_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, interrupt_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_name 4322
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_bits 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, name) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, offset) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, bits)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, bits)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_ptp
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_ptp
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@400c0000/mdio/phy@0
 *
 * Node identifier: DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0
 *
 * Binding (compatible = microchip,ksz8081):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\phy\microchip,ksz8081.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_PATH "/soc/ethernet@400c0000/mdio/phy@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FULL_NAME "phy@0"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FULL_NAME_UNQUOTED phy@0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FULL_NAME_TOKEN phy_0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FULL_NAME_UPPER_TOKEN PHY_0

/* Node parent (/soc/ethernet@400c0000/mdio) identifier: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_PARENT DT_N_S_soc_S_ethernet_400c0000_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_NODELABEL(fn) fn(phy)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_HASH 9RmWT4EEZNG8tyGneZcAdGvFTwpmc62mAxrc0XG_J4Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_ORD 96
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_REQUIRES_ORDS \
	94, /* /soc/ethernet@400c0000/mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_SUPPORTS_ORDS \
	97, /* /soc/ethernet@400c0000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_EXISTS 1
#define DT_N_INST_0_microchip_ksz8081 DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0
#define DT_N_NODELABEL_phy            DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0

/* Bus info (controller: '/soc/ethernet@400c0000/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_BUS_mdio 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_BUS DT_N_S_soc_S_ethernet_400c0000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_REG_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_COMPAT_MATCHES_microchip_ksz8081 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_COMPAT_VENDOR_IDX_0 "Microchip Technology Inc."
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_COMPAT_MODEL_IDX_0 "ksz8081"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type "rmii-25MHz"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_STRING_UNQUOTED rmii-25MHz
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_STRING_TOKEN rmii_25MHz
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_STRING_UPPER_TOKEN RMII_25MHZ
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_IDX_0 "rmii-25MHz"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_IDX_0_ENUM_VAL_rmii_25mhz_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_ENUM_VAL_rmii_25mhz_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, microchip_interface_type, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, microchip_interface_type, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, microchip_interface_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, microchip_interface_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_microchip_interface_type_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds {"10BASE Half-Duplex", "10BASE Full-Duplex", "100BASE Half-Duplex", "100BASE Full-Duplex"}
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_ENUM_IDX 3
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_ENUM_VAL_10base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_ENUM_VAL_10base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_ENUM_VAL_10base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_ENUM_VAL_10base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_ENUM_VAL_100base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_ENUM_VAL_100base_half_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_ENUM_VAL_100base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_ENUM_VAL_100base_full_duplex_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0 "10BASE Half-Duplex"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_STRING_UNQUOTED 10BASE Half-Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_STRING_TOKEN 10BASE_Half_Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_0_STRING_UPPER_TOKEN 10BASE_HALF_DUPLEX
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1 "10BASE Full-Duplex"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_STRING_UNQUOTED 10BASE Full-Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_STRING_TOKEN 10BASE_Full_Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_1_STRING_UPPER_TOKEN 10BASE_FULL_DUPLEX
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2 "100BASE Half-Duplex"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_STRING_UNQUOTED 100BASE Half-Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_STRING_TOKEN 100BASE_Half_Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_2_STRING_UPPER_TOKEN 100BASE_HALF_DUPLEX
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3 "100BASE Full-Duplex"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_STRING_UNQUOTED 100BASE Full-Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_STRING_TOKEN 100BASE_Full_Duplex
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_IDX_3_STRING_UPPER_TOKEN 100BASE_FULL_DUPLEX
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 0) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 1) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 2) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 3)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 3)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, default_speeds, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_LEN 4
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_default_speeds_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible {"microchip,ksz8081"}
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_IDX_0 "microchip,ksz8081"
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_IDX_0_STRING_UNQUOTED microchip,ksz8081
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_IDX_0_STRING_TOKEN microchip_ksz8081
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_IDX_0_STRING_UPPER_TOKEN MICROCHIP_KSZ8081
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@400c0000/ethernet
 *
 * Node identifier: DT_N_S_soc_S_ethernet_400c0000_S_ethernet
 *
 * Binding (compatible = nxp,enet-mac):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet-mac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PATH "/soc/ethernet@400c0000/ethernet"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FULL_NAME "ethernet"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FULL_NAME_UNQUOTED ethernet
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FULL_NAME_TOKEN ethernet
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FULL_NAME_UPPER_TOKEN ETHERNET

/* Node parent (/soc/ethernet@400c0000) identifier: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PARENT DT_N_S_soc_S_ethernet_400c0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_NODELABEL(fn) fn(enet_mac)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mac, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_HASH zmsQlNBsn_3WxQ0_EMdvvhJsdIYR1bhPqvBUeRuBKdo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_ORD 97
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	47, /* /pinctrl/pinmux_enet */ \
	93, /* /soc/ethernet@400c0000 */ \
	94, /* /soc/ethernet@400c0000/mdio */ \
	95, /* /soc/ethernet@400c0000/ptp_clock */ \
	96, /* /soc/ethernet@400c0000/mdio/phy@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_EXISTS 1
#define DT_N_INST_0_nxp_enet_mac DT_N_S_soc_S_ethernet_400c0000_S_ethernet
#define DT_N_NODELABEL_enet_mac  DT_N_S_soc_S_ethernet_400c0000_S_ethernet

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_REG_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NUM 3
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_irq 84
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_irq 85
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_err_VAL_irq DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_err_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_err_VAL_priority DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_err_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_NAME_err_CONTROLLER DT_N_S_soc_S_ethernet_400c0000_S_ethernet_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_COMPAT_MATCHES_nxp_enet_mac 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_COMPAT_MODEL_IDX_0 "enet-mac"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts {83 /* 0x53 */, 0 /* 0x0 */, 84 /* 0x54 */, 0 /* 0x0 */, 85 /* 0x55 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_2 84
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_4 85
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio DT_N_S_soc_S_ethernet_400c0000_S_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_IDX_0 DT_N_S_soc_S_ethernet_400c0000_S_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_IDX_0_PH DT_N_S_soc_S_ethernet_400c0000_S_mdio
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, nxp_mdio, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, nxp_mdio, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, nxp_mdio, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, nxp_mdio, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_mdio_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_unique_mac 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_unique_mac_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_fused_mac 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_nxp_fused_mac_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_random_mac_address 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_IDX_0 DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_IDX_0_PH DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_IDX_0 "rmii"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_IDX_0 DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_IDX_0_PH DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, ptp_clock, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, ptp_clock, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, ptp_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, ptp_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_ptp_clock_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, status, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible {"nxp,enet-mac"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_IDX_0 "nxp,enet-mac"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-mac
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_IDX_0_STRING_TOKEN nxp_enet_mac
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_MAC
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names {"TX", "RX", "ERR"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_0 "TX"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_0_STRING_UNQUOTED TX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_0_STRING_TOKEN TX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_1 "RX"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_1_STRING_UNQUOTED RX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_1_STRING_TOKEN RX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_2 "ERR"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_2_STRING_UNQUOTED ERR
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_2_STRING_TOKEN ERR
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN ERR
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 0) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 1) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 2)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 2)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_enet
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_0, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ethernet_400c0000_S_ethernet_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000
 *
 * Binding (compatible = nxp,kinetis-ftfe):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\nxp,kinetis-ftfe.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_PATH "/soc/flash-controller@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_FULL_NAME "flash-controller@40020000"
#define DT_N_S_soc_S_flash_controller_40020000_FULL_NAME_UNQUOTED flash-controller@40020000
#define DT_N_S_soc_S_flash_controller_40020000_FULL_NAME_TOKEN flash_controller_40020000
#define DT_N_S_soc_S_flash_controller_40020000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_40020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_NODELABEL(fn) fn(ftfe)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftfe, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_HASH yvPyNy4jXRu2Ln3Path2VBSJ1SG2oE5SFEbgxZ5igEg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_ORD 98
#define DT_N_S_soc_S_flash_controller_40020000_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_SUPPORTS_ORDS \
	99, /* /soc/flash-controller@40020000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_ftfe DT_N_S_soc_S_flash_controller_40020000
#define DT_N_NODELABEL_ftfe          DT_N_S_soc_S_flash_controller_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_flash_controller_40020000_REG_IDX_0_VAL_SIZE 24 /* 0x18 */
#define DT_N_S_soc_S_flash_controller_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NUM 2
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq 19
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_irq DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_priority DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_command_complete_CONTROLLER DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_irq DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_priority DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_IRQ_NAME_read_collision_CONTROLLER DT_N_S_soc_S_flash_controller_40020000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_MATCHES_nxp_kinetis_ftfe 1
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_COMPAT_MODEL_IDX_0 "kinetis-ftfe"
#define DT_N_S_soc_S_flash_controller_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_P_reg {1073872896 /* 0x40020000 */, 24 /* 0x18 */}
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_IDX_1 24
#define DT_N_S_soc_S_flash_controller_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_status "okay"
#define DT_N_S_soc_S_flash_controller_40020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_flash_controller_40020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_flash_controller_40020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_flash_controller_40020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_flash_controller_40020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_flash_controller_40020000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, status, 0)
#define DT_N_S_soc_S_flash_controller_40020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000, status, 0)
#define DT_N_S_soc_S_flash_controller_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_status_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible {"nxp,kinetis-ftfe"}
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0 "nxp,kinetis-ftfe"
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-ftfe
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_ftfe
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_FTFE
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */, 19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_2 19
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names {"command-complete", "read-collision"}
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0 "command-complete"
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0_STRING_UNQUOTED command-complete
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0_STRING_TOKEN command_complete
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN COMMAND_COMPLETE
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1 "read-collision"
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1_STRING_UNQUOTED read-collision
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1_STRING_TOKEN read_collision
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN READ_COLLISION
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40020000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_flash_controller_40020000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PATH "/soc/flash-controller@40020000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/flash-controller@40020000) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_40020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_HASH wI3G10YkLNsCTzAZyD18M6xpbiEzuKpKepe33baK3lQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_ORD 99
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_SUPPORTS_ORDS \
	100, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40020000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40020000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_erase_block_size 4096
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_write_block_size 8
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg {0 /* 0x0 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PATH "/soc/flash-controller@40020000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@40020000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_CHILD_NUM 4
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_HASH X08jAelWzHYCRBDPBtyl1yWuabgrWHT8KJu__HpE3LM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_ORD 100
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_REQUIRES_ORDS \
	99, /* /soc/flash-controller@40020000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	101, /* /soc/flash-controller@40020000/flash@0/partitions/partition@0 */ \
	102, /* /soc/flash-controller@40020000/flash@0/partitions/partition@10000 */ \
	103, /* /soc/flash-controller@40020000/flash@0/partitions/partition@79000 */ \
	104, /* /soc/flash-controller@40020000/flash@0/partitions/partition@e2000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_HASH h4qKMuYs4BkDYflfRvUtyjcYLC7WQwQBM1iQ3kdNWJk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_ORD 101
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	100, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UNQUOTED partition@10000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_TOKEN partition_10000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UPPER_TOKEN PARTITION_10000

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_HASH mVirDEWOJVNJ0oKXoaOtgOPkbeS_mkj9_nUAZ_64BTk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_ORD 102
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	100, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 430080 /* 0x69000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 430080 /* 0x69000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1 430080
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@79000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@79000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FULL_NAME "partition@79000"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FULL_NAME_UNQUOTED partition@79000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FULL_NAME_TOKEN partition_79000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FULL_NAME_UPPER_TOKEN PARTITION_79000

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_HASH sfAjx_ZxWY_hNQmBOZl1o2RXRp5R2tzZlXd4Zm_Ycaw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_ORD 103
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_REQUIRES_ORDS \
	100, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_REG_IDX_0_VAL_ADDRESS 495616 /* 0x79000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_REG_IDX_0_VAL_SIZE 430080 /* 0x69000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg {495616 /* 0x79000 */, 430080 /* 0x69000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg_IDX_0 495616
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg_IDX_1 430080
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40020000/flash@0/partitions/partition@e2000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_PATH "/soc/flash-controller@40020000/flash@0/partitions/partition@e2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FULL_NAME "partition@e2000"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FULL_NAME_UNQUOTED partition@e2000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FULL_NAME_TOKEN partition_e2000
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FULL_NAME_UPPER_TOKEN PARTITION_E2000

/* Node parent (/soc/flash-controller@40020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_PARENT DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_HASH R_MAn2TvPRc6eI7pl8pP3w_oiLUhpNSB_XrErnfaO0Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_ORD 104
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_REQUIRES_ORDS \
	100, /* /soc/flash-controller@40020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_REG_IDX_0_VAL_ADDRESS 925696 /* 0xe2000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_REG_IDX_0_VAL_SIZE 122880 /* 0x1e000 */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, label, 0)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg {925696 /* 0xe2000 */, 122880 /* 0x1e000 */}
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg_IDX_0 925696
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg_IDX_1 122880
#define DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40066000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40066000
 *
 * Binding (compatible = nxp,kinetis-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,kinetis-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40066000_PATH "/soc/i2c@40066000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40066000_FULL_NAME "i2c@40066000"
#define DT_N_S_soc_S_i2c_40066000_FULL_NAME_UNQUOTED i2c@40066000
#define DT_N_S_soc_S_i2c_40066000_FULL_NAME_TOKEN i2c_40066000
#define DT_N_S_soc_S_i2c_40066000_FULL_NAME_UPPER_TOKEN I2C_40066000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40066000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40066000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40066000_NODELABEL_NUM 2
#define DT_N_S_soc_S_i2c_40066000_FOREACH_NODELABEL(fn) fn(i2c0) fn(arduino_i2c)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40066000_CHILD_NUM 1
#define DT_N_S_soc_S_i2c_40066000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40066000_HASH UdlK8vMvs7g6cAhUuT1U_7t2vNkXj4kkvyPU_M5ogNQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40066000_ORD 105
#define DT_N_S_soc_S_i2c_40066000_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40066000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	45, /* /pinctrl/i2c0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40066000_SUPPORTS_ORDS \
	106, /* /soc/i2c@40066000/fxos8700@1d */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40066000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_i2c DT_N_S_soc_S_i2c_40066000
#define DT_N_NODELABEL_i2c0         DT_N_S_soc_S_i2c_40066000
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40066000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40066000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_VAL_ADDRESS 1074159616 /* 0x40066000 */
#define DT_N_S_soc_S_i2c_40066000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40066000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40066000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40066000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40066000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40066000_COMPAT_MATCHES_nxp_kinetis_i2c 1
#define DT_N_S_soc_S_i2c_40066000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_40066000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_COMPAT_MODEL_IDX_0 "kinetis-i2c"
#define DT_N_S_soc_S_i2c_40066000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40066000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_i2c0_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40066000_P_reg {1074159616 /* 0x40066000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_0 1074159616
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40066000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40066000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_i2c0_default
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_i2c0_default
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40066000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40066000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40066000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_status "okay"
#define DT_N_S_soc_S_i2c_40066000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40066000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40066000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40066000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40066000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40066000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, status, 0)
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, status, 0)
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible {"nxp,kinetis-i2c"}
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0 "nxp,kinetis-i2c"
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-i2c
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_i2c
#define DT_N_S_soc_S_i2c_40066000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_I2C
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_offset 4148
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_bits 6
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, name) \
	fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40066000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40066000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40066000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40066000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40066000/fxos8700@1d
 *
 * Node identifier: DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d
 *
 * Binding (compatible = nxp,fxos8700):
 *   $ZEPHYR_BASE\dts\bindings\sensor\nxp,fxos8700-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_PATH "/soc/i2c@40066000/fxos8700@1d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FULL_NAME "fxos8700@1d"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FULL_NAME_UNQUOTED fxos8700@1d
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FULL_NAME_TOKEN fxos8700_1d
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FULL_NAME_UPPER_TOKEN FXOS8700_1D

/* Node parent (/soc/i2c@40066000) identifier: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_PARENT DT_N_S_soc_S_i2c_40066000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_NODELABEL(fn) fn(fxos8700)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_NODELABEL_VARGS(fn, ...) fn(fxos8700, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_HASH hLFS_b80HvmsU6hYzA3qDGyNB5v97CBn993raGXQWis

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_ORD 106
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_REQUIRES_ORDS \
	24, /* /soc/gpio@400ff080 */ \
	105, /* /soc/i2c@40066000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_EXISTS 1
#define DT_N_ALIAS_magn0         DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d
#define DT_N_ALIAS_accel0        DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d
#define DT_N_INST_0_nxp_fxos8700 DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d
#define DT_N_NODELABEL_fxos8700  DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d

/* Bus info (controller: '/soc/i2c@40066000', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_BUS_i2c 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_BUS DT_N_S_soc_S_i2c_40066000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_REG_NUM 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_REG_IDX_0_VAL_ADDRESS 29 /* 0x1d */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_COMPAT_MATCHES_nxp_fxos8700 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_COMPAT_MODEL_IDX_0 "fxos8700"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_reg {29 /* 0x1d */}
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_reg_IDX_0 29
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible {"nxp,fxos8700"}
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_IDX_0 "nxp,fxos8700"
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_IDX_0_STRING_UNQUOTED nxp,fxos8700
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_IDX_0_STRING_TOKEN nxp_fxos8700
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FXOS8700
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, compatible, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff080
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, pin) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, flags)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, flags)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int1_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff080
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_VAL_pin 13
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, pin) \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, flags)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, flags)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, int2_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_LEN 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_int2_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range 8
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_range_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_power_mode_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_cfg 63
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsx 32
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsx_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsy 32
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsy_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsz 64
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_thsz_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_tmlt 24
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_tmlt_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_ltcy 40
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_ltcy_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_wind 60
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_pulse_wind_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_cfg 78
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_cfg_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_ths_msb 0
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_ths_msb_EXISTS 1
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_ths_lsb 90
#define DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d_P_mag_vecm_ths_lsb_EXISTS 1

/*
 * Devicetree node: /soc/pit@40037000
 *
 * Node identifier: DT_N_S_soc_S_pit_40037000
 *
 * Binding (compatible = nxp,pit):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,pit.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pit_40037000_PATH "/soc/pit@40037000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pit_40037000_FULL_NAME "pit@40037000"
#define DT_N_S_soc_S_pit_40037000_FULL_NAME_UNQUOTED pit@40037000
#define DT_N_S_soc_S_pit_40037000_FULL_NAME_TOKEN pit_40037000
#define DT_N_S_soc_S_pit_40037000_FULL_NAME_UPPER_TOKEN PIT_40037000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pit_40037000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pit_40037000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pit_40037000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pit_40037000_FOREACH_NODELABEL(fn) fn(pit0)
#define DT_N_S_soc_S_pit_40037000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pit0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pit_40037000_CHILD_NUM 4
#define DT_N_S_soc_S_pit_40037000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3)
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3)
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pit_40037000_HASH Ik_tWTis7OnaqpPjVxnOQh98Z_eMOfG8HTIYxNTZrnU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pit_40037000_ORD 107
#define DT_N_S_soc_S_pit_40037000_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pit_40037000_REQUIRES_ORDS \
	6, /* /soc */ \
	10, /* /soc/sim@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pit_40037000_SUPPORTS_ORDS \
	108, /* /soc/pit@40037000/pit0_channel@0 */ \
	109, /* /soc/pit@40037000/pit0_channel@1 */ \
	110, /* /soc/pit@40037000/pit0_channel@2 */ \
	111, /* /soc/pit@40037000/pit0_channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pit_40037000_EXISTS 1
#define DT_N_INST_0_nxp_pit DT_N_S_soc_S_pit_40037000
#define DT_N_NODELABEL_pit0 DT_N_S_soc_S_pit_40037000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pit_40037000_REG_NUM 1
#define DT_N_S_soc_S_pit_40037000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_REG_IDX_0_VAL_ADDRESS 1073967104 /* 0x40037000 */
#define DT_N_S_soc_S_pit_40037000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_pit_40037000_RANGES_NUM 0
#define DT_N_S_soc_S_pit_40037000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pit_40037000_IRQ_NUM 0
#define DT_N_S_soc_S_pit_40037000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pit_40037000_COMPAT_MATCHES_nxp_pit 1
#define DT_N_S_soc_S_pit_40037000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pit_40037000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_COMPAT_MODEL_IDX_0 "pit"
#define DT_N_S_soc_S_pit_40037000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pit_40037000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pit_40037000_P_reg {1073967104 /* 0x40037000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_pit_40037000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_reg_IDX_0 1073967104
#define DT_N_S_soc_S_pit_40037000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_pit_40037000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_bits 23
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pit_40037000, clocks, 0, name) \
	fn(DT_N_S_soc_S_pit_40037000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_pit_40037000, clocks, 0, bits)
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pit_40037000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pit_40037000, clocks, 0, bits)
#define DT_N_S_soc_S_pit_40037000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_pit_40037000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000, clocks, 0)
#define DT_N_S_soc_S_pit_40037000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000, clocks, 0)
#define DT_N_S_soc_S_pit_40037000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_clocks_LEN 1
#define DT_N_S_soc_S_pit_40037000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_max_load_value 4294967295
#define DT_N_S_soc_S_pit_40037000_P_max_load_value_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_status "okay"
#define DT_N_S_soc_S_pit_40037000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pit_40037000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pit_40037000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pit_40037000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pit_40037000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pit_40037000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000, status, 0)
#define DT_N_S_soc_S_pit_40037000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000, status, 0)
#define DT_N_S_soc_S_pit_40037000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_status_LEN 1
#define DT_N_S_soc_S_pit_40037000_P_status_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_compatible {"nxp,pit"}
#define DT_N_S_soc_S_pit_40037000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_compatible_IDX_0 "nxp,pit"
#define DT_N_S_soc_S_pit_40037000_P_compatible_IDX_0_STRING_UNQUOTED nxp,pit
#define DT_N_S_soc_S_pit_40037000_P_compatible_IDX_0_STRING_TOKEN nxp_pit
#define DT_N_S_soc_S_pit_40037000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PIT
#define DT_N_S_soc_S_pit_40037000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_P_compatible_LEN 1
#define DT_N_S_soc_S_pit_40037000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pit_40037000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_wakeup_source 0
#define DT_N_S_soc_S_pit_40037000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pit_40037000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pit@40037000/pit0_channel@0
 *
 * Node identifier: DT_N_S_soc_S_pit_40037000_S_pit0_channel_0
 *
 * Binding (compatible = nxp,pit-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,pit-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_PATH "/soc/pit@40037000/pit0_channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FULL_NAME "pit0_channel@0"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FULL_NAME_UNQUOTED pit0_channel@0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FULL_NAME_TOKEN pit0_channel_0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FULL_NAME_UPPER_TOKEN PIT0_CHANNEL_0

/* Node parent (/soc/pit@40037000) identifier: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_PARENT DT_N_S_soc_S_pit_40037000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_NODELABEL(fn) fn(pit0_channel0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pit0_channel0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_HASH P5RMshRZrumqOBJZoCceIqk8jnapYSs_lg_bJbhNQ1Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_ORD 108
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	107, /* /soc/pit@40037000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_pit_channel  DT_N_S_soc_S_pit_40037000_S_pit0_channel_0
#define DT_N_NODELABEL_pit0_channel0 DT_N_S_soc_S_pit_40037000_S_pit0_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_REG_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_VAL_irq 48
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_IRQ_LEVEL 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_COMPAT_MATCHES_nxp_pit_channel 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_COMPAT_MODEL_IDX_0 "pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible {"nxp,pit-channel"}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_IDX_0 "nxp,pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,pit-channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_pit_channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PIT_CHANNEL
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts {48 /* 0x30 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts_IDX_0 48
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pit@40037000/pit0_channel@1
 *
 * Node identifier: DT_N_S_soc_S_pit_40037000_S_pit0_channel_1
 *
 * Binding (compatible = nxp,pit-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,pit-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_PATH "/soc/pit@40037000/pit0_channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FULL_NAME "pit0_channel@1"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FULL_NAME_UNQUOTED pit0_channel@1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FULL_NAME_TOKEN pit0_channel_1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FULL_NAME_UPPER_TOKEN PIT0_CHANNEL_1

/* Node parent (/soc/pit@40037000) identifier: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_PARENT DT_N_S_soc_S_pit_40037000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_NODELABEL(fn) fn(pit0_channel1)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pit0_channel1, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_HASH Te59yqSOtapUhH4dLQCVj0lRNjSk9BBd47vZndWcGm0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_ORD 109
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	107, /* /soc/pit@40037000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_pit_channel  DT_N_S_soc_S_pit_40037000_S_pit0_channel_1
#define DT_N_NODELABEL_pit0_channel1 DT_N_S_soc_S_pit_40037000_S_pit0_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_REG_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_IRQ_LEVEL 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_COMPAT_MATCHES_nxp_pit_channel 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_COMPAT_MODEL_IDX_0 "pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible {"nxp,pit-channel"}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_IDX_0 "nxp,pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,pit-channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_pit_channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PIT_CHANNEL
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pit@40037000/pit0_channel@2
 *
 * Node identifier: DT_N_S_soc_S_pit_40037000_S_pit0_channel_2
 *
 * Binding (compatible = nxp,pit-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,pit-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_PATH "/soc/pit@40037000/pit0_channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FULL_NAME "pit0_channel@2"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FULL_NAME_UNQUOTED pit0_channel@2
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FULL_NAME_TOKEN pit0_channel_2
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FULL_NAME_UPPER_TOKEN PIT0_CHANNEL_2

/* Node parent (/soc/pit@40037000) identifier: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_PARENT DT_N_S_soc_S_pit_40037000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_NODELABEL(fn) fn(pit0_channel2)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pit0_channel2, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_HASH 7G7MEtuV5fz4LlsfmeflrCp1uNMRJ_dGJyg9OKUdpRY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_ORD 110
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	107, /* /soc/pit@40037000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_pit_channel  DT_N_S_soc_S_pit_40037000_S_pit0_channel_2
#define DT_N_NODELABEL_pit0_channel2 DT_N_S_soc_S_pit_40037000_S_pit0_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_REG_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_IRQ_LEVEL 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_COMPAT_MATCHES_nxp_pit_channel 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_COMPAT_MODEL_IDX_0 "pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible {"nxp,pit-channel"}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_IDX_0 "nxp,pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,pit-channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_pit_channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PIT_CHANNEL
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pit@40037000/pit0_channel@3
 *
 * Node identifier: DT_N_S_soc_S_pit_40037000_S_pit0_channel_3
 *
 * Binding (compatible = nxp,pit-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,pit-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_PATH "/soc/pit@40037000/pit0_channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FULL_NAME "pit0_channel@3"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FULL_NAME_UNQUOTED pit0_channel@3
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FULL_NAME_TOKEN pit0_channel_3
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FULL_NAME_UPPER_TOKEN PIT0_CHANNEL_3

/* Node parent (/soc/pit@40037000) identifier: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_PARENT DT_N_S_soc_S_pit_40037000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_NODELABEL(fn) fn(pit0_channel3)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(pit0_channel3, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_HASH cq4iA5ujQCx9Wvn_VscigLna2TibbYB3FJvZriq5Prs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_ORD 111
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	107, /* /soc/pit@40037000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_pit_channel  DT_N_S_soc_S_pit_40037000_S_pit0_channel_3
#define DT_N_NODELABEL_pit0_channel3 DT_N_S_soc_S_pit_40037000_S_pit0_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_REG_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_NUM 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_IRQ_LEVEL 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_COMPAT_MATCHES_nxp_pit_channel 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_COMPAT_MODEL_IDX_0 "pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, status, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible {"nxp,pit-channel"}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_IDX_0 "nxp,pit-channel"
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,pit-channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_pit_channel
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PIT_CHANNEL
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, compatible, 0)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts {51 /* 0x33 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pit_40037000_S_pit0_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/bus_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_bus_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PATH "/soc/sim@40047000/bus_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FULL_NAME "bus_clk"
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FULL_NAME_UNQUOTED bus_clk
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FULL_NAME_TOKEN bus_clk
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FULL_NAME_UPPER_TOKEN BUS_CLK

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PARENT DT_N_S_soc_S_sim_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_NODELABEL_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_CHILD_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_HASH wm8Jjzb5nGdZoLUH_ErInQfiVBWs3FesuqaFqq2HczI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_ORD 112
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_REQUIRES_ORDS \
	10, /* /soc/sim@40047000 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_EXISTS 1
#define DT_N_INST_1_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_bus_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_IRQ_LEVEL 0
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clock_div 2
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_bus_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/core_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_core_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PATH "/soc/sim@40047000/core_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FULL_NAME "core_clk"
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FULL_NAME_UNQUOTED core_clk
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FULL_NAME_TOKEN core_clk
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FULL_NAME_UPPER_TOKEN CORE_CLK

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PARENT DT_N_S_soc_S_sim_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_NODELABEL_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_CHILD_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_HASH OPTlRuGCqB03DodNftTxyhrpkFgdt9osAr6uQ35Oe5E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_ORD 113
#define DT_N_S_soc_S_sim_40047000_S_core_clk_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_REQUIRES_ORDS \
	10, /* /soc/sim@40047000 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_EXISTS 1
#define DT_N_INST_0_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_core_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_core_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_IRQ_LEVEL 0
#define DT_N_S_soc_S_sim_40047000_S_core_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clock_div 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_core_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/flash_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_flash_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PATH "/soc/sim@40047000/flash_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FULL_NAME "flash_clk"
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FULL_NAME_UNQUOTED flash_clk
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FULL_NAME_TOKEN flash_clk
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FULL_NAME_UPPER_TOKEN FLASH_CLK

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PARENT DT_N_S_soc_S_sim_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_NODELABEL_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_CHILD_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_HASH h2cBxO9_sfeZqudfmgOaOx_g6M2A_4_0OQHm7mgvs0w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_ORD 114
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_REQUIRES_ORDS \
	10, /* /soc/sim@40047000 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_EXISTS 1
#define DT_N_INST_3_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_flash_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_IRQ_LEVEL 0
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clock_div 5
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_flash_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/sim@40047000/flexbus_clk
 *
 * Node identifier: DT_N_S_soc_S_sim_40047000_S_flexbus_clk
 *
 * Binding (compatible = fixed-factor-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-factor-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PATH "/soc/sim@40047000/flexbus_clk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FULL_NAME "flexbus_clk"
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FULL_NAME_UNQUOTED flexbus_clk
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FULL_NAME_TOKEN flexbus_clk
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FULL_NAME_UPPER_TOKEN FLEXBUS_CLK

/* Node parent (/soc/sim@40047000) identifier: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PARENT DT_N_S_soc_S_sim_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_NODELABEL_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_CHILD_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_HASH Wk28LtUmfqL4RjKbR9cJSq5gAUhhN4dp5A3_fI3AQ4s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_ORD 115
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_REQUIRES_ORDS \
	10, /* /soc/sim@40047000 */ \
	69, /* /soc/clock-controller@40064000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_EXISTS 1
#define DT_N_INST_2_fixed_factor_clock DT_N_S_soc_S_sim_40047000_S_flexbus_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_REG_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_RANGES_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_IRQ_NUM 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_IRQ_LEVEL 0
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_COMPAT_MATCHES_fixed_factor_clock 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clock_div 3
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40064000
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0, name)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_LEN 1
#define DT_N_S_soc_S_sim_40047000_S_flexbus_clk_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002d000
 *
 * Node identifier: DT_N_S_soc_S_spi_4002d000
 *
 * Binding (compatible = nxp,dspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,dspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002d000_PATH "/soc/spi@4002d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002d000_FULL_NAME "spi@4002d000"
#define DT_N_S_soc_S_spi_4002d000_FULL_NAME_UNQUOTED spi@4002d000
#define DT_N_S_soc_S_spi_4002d000_FULL_NAME_TOKEN spi_4002d000
#define DT_N_S_soc_S_spi_4002d000_FULL_NAME_UPPER_TOKEN SPI_4002D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4002d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4002d000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4002d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4002d000_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4002d000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_4002d000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_4002d000_HASH 2PkKIQRvfyUZwTY3XC6Hy9J58rpQlYR4_WaYi8GomUY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002d000_ORD 116
#define DT_N_S_soc_S_spi_4002d000_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002d000_REQUIRES_ORDS \
	6, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/sim@40047000 */ \
	11, /* /soc/dma-controller@40008000 */ \
	31, /* /soc/gpio@400ff100 */ \
	58, /* /pinctrl/spi1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002d000_SUPPORTS_ORDS \
	117, /* /soc/spi@4002d000/sdhc@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002d000_EXISTS 1
#define DT_N_INST_1_nxp_dspi DT_N_S_soc_S_spi_4002d000
#define DT_N_NODELABEL_spi1  DT_N_S_soc_S_spi_4002d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002d000_REG_NUM 1
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_VAL_ADDRESS 1073926144 /* 0x4002d000 */
#define DT_N_S_soc_S_spi_4002d000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_spi_4002d000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002d000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4002d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4002d000_COMPAT_MATCHES_nxp_dspi 1
#define DT_N_S_soc_S_spi_4002d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_4002d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_COMPAT_MODEL_IDX_0 "dspi"
#define DT_N_S_soc_S_spi_4002d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4002d000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_spi1_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002d000_P_reg {1073926144 /* 0x4002d000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_0 1073926144
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_reg_IDX_1 136
#define DT_N_S_soc_S_spi_4002d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts {27 /* 0x1b */, 3 /* 0x3 */}
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_spi_4002d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_PH DT_N_S_soc_S_sim_40047000
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_offset 4156
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_bits 13
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, name) \
	fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, offset) \
	fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, name) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, offset) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_spi1_default
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_spi1_default
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_nxp_rx_tx_chn_share 1
#define DT_N_S_soc_S_spi_4002d000_P_nxp_rx_tx_chn_share_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_continuous_sck 0
#define DT_N_S_soc_S_spi_4002d000_P_continuous_sck_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_overwrite 0
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_overwrite_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_modified_timing_format 0
#define DT_N_S_soc_S_spi_4002d000_P_modified_timing_format_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_tx_fifo_size 1
#define DT_N_S_soc_S_spi_4002d000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_size 1
#define DT_N_S_soc_S_spi_4002d000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400ff100
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, pin) \
	fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, flags)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, flags)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_status "okay"
#define DT_N_S_soc_S_spi_4002d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4002d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4002d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4002d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, status, 0)
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, status, 0)
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_status_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible {"nxp,dspi"}
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0 "nxp,dspi"
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dspi
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0_STRING_TOKEN nxp_dspi
#define DT_N_S_soc_S_spi_4002d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DSPI
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_source 16
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, mux) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_IDX 0
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, dmas, rx, mux) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, rx, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dmas, rx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, rx, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_mux 0
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_source 16
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, mux) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_IDX 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_4002d000, dmas, tx, mux) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, tx, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dmas, tx, mux) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, tx, source)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_NUM_CELLS 2
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dma_controller_40008000
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_spi_4002d000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_spi_4002d000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_dmas_LEN 2
#define DT_N_S_soc_S_spi_4002d000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, dma_names, 0) \
	fn(DT_N_S_soc_S_spi_4002d000, dma_names, 1)
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dma_names, 1)
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4002d000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4002d000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_LEN 2
#define DT_N_S_soc_S_spi_4002d000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4002d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4002d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_4002d000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002d000/sdhc@0
 *
 * Node identifier: DT_N_S_soc_S_spi_4002d000_S_sdhc_0
 *
 * Binding (compatible = zephyr,sdhc-spi-slot):
 *   $ZEPHYR_BASE\dts\bindings\sdhc\zephyr,sdhc-spi-slot.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_PATH "/soc/spi@4002d000/sdhc@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FULL_NAME "sdhc@0"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FULL_NAME_UNQUOTED sdhc@0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FULL_NAME_TOKEN sdhc_0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FULL_NAME_UPPER_TOKEN SDHC_0

/* Node parent (/soc/spi@4002d000) identifier: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_PARENT DT_N_S_soc_S_spi_4002d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_NODELABEL(fn) fn(sdhc0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdhc0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_CHILD_NUM 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_HASH rrhV2r6Qeh6eR0wUC_EsSYpsE7gMgRM_HBf8N001mSU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_ORD 117
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_REQUIRES_ORDS \
	116, /* /soc/spi@4002d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_SUPPORTS_ORDS \
	118, /* /soc/spi@4002d000/sdhc@0/sdmmc */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_EXISTS 1
#define DT_N_INST_0_zephyr_sdhc_spi_slot DT_N_S_soc_S_spi_4002d000_S_sdhc_0
#define DT_N_NODELABEL_sdhc0             DT_N_S_soc_S_spi_4002d000_S_sdhc_0

/* Bus info (controller: '/soc/spi@4002d000', type: '['spi']') */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_BUS_spi 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_BUS DT_N_S_soc_S_spi_4002d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_REG_NUM 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_COMPAT_MATCHES_zephyr_sdhc_spi_slot 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_COMPAT_MODEL_IDX_0 "sdhc-spi-slot"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_power_delay_ms 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_clock_mode_cpol 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_clock_mode_cpol_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_clock_mode_cpha 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_clock_mode_cpha_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_max_frequency 24000000
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cpol 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cpha 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_lsb_first 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_lsb_first_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cs_high 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_cs_high_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_interframe_delay_ns 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_spi_interframe_delay_ns_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status "okay"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, status, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, status, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_LEN 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible {"zephyr,sdhc-spi-slot"}
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_IDX_0 "zephyr,sdhc-spi-slot"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,sdhc-spi-slot
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_IDX_0_STRING_TOKEN zephyr_sdhc_spi_slot
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SDHC_SPI_SLOT
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@4002d000/sdhc@0/sdmmc
 *
 * Node identifier: DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc
 *
 * Binding (compatible = zephyr,sdmmc-disk):
 *   $ZEPHYR_BASE\dts\bindings\sd\zephyr,sdmmc-disk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_PATH "/soc/spi@4002d000/sdhc@0/sdmmc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FULL_NAME "sdmmc"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FULL_NAME_UNQUOTED sdmmc
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FULL_NAME_TOKEN sdmmc
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FULL_NAME_UPPER_TOKEN SDMMC

/* Node parent (/soc/spi@4002d000/sdhc@0) identifier: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_PARENT DT_N_S_soc_S_spi_4002d000_S_sdhc_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_HASH PJ6lE9vk61SgiJfp67Ijavm0fwSnFwDBqEs_NSOt5lM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_ORD 118
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_REQUIRES_ORDS \
	117, /* /soc/spi@4002d000/sdhc@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_EXISTS 1
#define DT_N_INST_0_zephyr_sdmmc_disk DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc

/* Bus info (controller: '/soc/spi@4002d000/sdhc@0', type: '['sd']') */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_BUS_sd 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_BUS DT_N_S_soc_S_spi_4002d000_S_sdhc_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_REG_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_IRQ_NUM 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_COMPAT_MATCHES_zephyr_sdmmc_disk 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_COMPAT_MODEL_IDX_0 "sdmmc-disk"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name "SD"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_STRING_UNQUOTED SD
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_STRING_TOKEN SD
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_STRING_UPPER_TOKEN SD
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_IDX_0 "SD"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_LEN 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_disk_name_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status "okay"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, status, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, status, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_LEN 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible {"zephyr,sdmmc-disk"}
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_IDX_0 "zephyr,sdmmc-disk"
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_IDX_0_STRING_UNQUOTED zephyr,sdmmc-disk
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_IDX_0_STRING_TOKEN zephyr_sdmmc_disk
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SDMMC_DISK
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_random_40029000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40020000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40020000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_uart_4006a000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_uart_4006a000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_uart_pipe               DT_N_S_soc_S_uart_4006a000
#define DT_CHOSEN_zephyr_uart_pipe_EXISTS        1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_40024000
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_CHOSEN_zephyr_uart_mcumgr             DT_N_S_soc_S_uart_4006a000
#define DT_CHOSEN_zephyr_uart_mcumgr_EXISTS      1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_mpu_4000d000) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d) fn(DT_N_S_soc_S_i2c_40067000) fn(DT_N_S_soc_S_i2c_400e6000) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006b000) fn(DT_N_S_soc_S_uart_4006c000) fn(DT_N_S_soc_S_uart_4006d000) fn(DT_N_S_soc_S_uart_400ea000) fn(DT_N_S_soc_S_uart_400eb000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc) fn(DT_N_S_soc_S_spi_400ac000) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_40039000) fn(DT_N_S_soc_S_ftm_4003a000) fn(DT_N_S_soc_S_ftm_400b9000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_adc_400bb000) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e) fn(DT_N_S_soc_S_dac_400cc000) fn(DT_N_S_soc_S_dac_400cd000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock) fn(DT_N_S_soc_S_random_40029000) fn(DT_N_S_soc_S_can_40024000) fn(DT_N_S_soc_S_dma_controller_40008000) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_temp0) fn(DT_N_S_temp1) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_adc0_default) fn(DT_N_S_pinctrl_S_adc0_default_S_group0) fn(DT_N_S_pinctrl_S_adc1_default) fn(DT_N_S_pinctrl_S_adc1_default_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1) fn(DT_N_S_pinctrl_S_pinmux_ptp) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1) fn(DT_N_S_pinctrl_S_ftm0_default) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0) fn(DT_N_S_pinctrl_S_ftm3_default) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0) fn(DT_N_S_pinctrl_S_i2c0_default) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0) fn(DT_N_S_pinctrl_S_ptp_default) fn(DT_N_S_pinctrl_S_ptp_default_S_group0) fn(DT_N_S_pinctrl_S_spi0_default) fn(DT_N_S_pinctrl_S_spi0_default_S_group0) fn(DT_N_S_pinctrl_S_spi1_default) fn(DT_N_S_pinctrl_S_spi1_default_S_group0) fn(DT_N_S_pinctrl_S_uart0_default) fn(DT_N_S_pinctrl_S_uart0_default_S_group0) fn(DT_N_S_pinctrl_S_uart2_default) fn(DT_N_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_pinctrl_S_uart3_default) fn(DT_N_S_pinctrl_S_uart3_default_S_group0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_clock_controller_40064000) fn(DT_N_S_soc_S_clock_controller_40065000) fn(DT_N_S_soc_S_rtc_4003d000) fn(DT_N_S_soc_S_sim_40047000) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk) fn(DT_N_S_soc_S_flash_controller_40020000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000) fn(DT_N_S_soc_S_i2c_40066000) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006d000) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc) fn(DT_N_S_soc_S_watchdog_40052000) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_400b9000) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_adc_400bb000) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e) fn(DT_N_S_soc_S_dac_400cc000) fn(DT_N_S_soc_S_usbd_40072000) fn(DT_N_S_soc_S_ethernet_400c0000) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock) fn(DT_N_S_soc_S_random_40029000) fn(DT_N_S_soc_S_can_40024000) fn(DT_N_S_soc_S_dma_controller_40008000) fn(DT_N_S_soc_S_pit_40037000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000) fn(DT_N_S_temp1) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_adc0_default) fn(DT_N_S_pinctrl_S_adc0_default_S_group0) fn(DT_N_S_pinctrl_S_adc1_default) fn(DT_N_S_pinctrl_S_adc1_default_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1) fn(DT_N_S_pinctrl_S_pinmux_ptp) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1) fn(DT_N_S_pinctrl_S_ftm0_default) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0) fn(DT_N_S_pinctrl_S_ftm3_default) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0) fn(DT_N_S_pinctrl_S_i2c0_default) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0) fn(DT_N_S_pinctrl_S_ptp_default) fn(DT_N_S_pinctrl_S_ptp_default_S_group0) fn(DT_N_S_pinctrl_S_spi0_default) fn(DT_N_S_pinctrl_S_spi0_default_S_group0) fn(DT_N_S_pinctrl_S_spi1_default) fn(DT_N_S_pinctrl_S_spi1_default_S_group0) fn(DT_N_S_pinctrl_S_uart0_default) fn(DT_N_S_pinctrl_S_uart0_default_S_group0) fn(DT_N_S_pinctrl_S_uart2_default) fn(DT_N_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_pinctrl_S_uart3_default) fn(DT_N_S_pinctrl_S_uart3_default_S_group0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_mpu_4000d000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40067000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_400e6000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006b000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006c000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400ea000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400eb000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400ac000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40039000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_4003a000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cd000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000_S_pit0_channel_3, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_temp0, __VA_ARGS__) fn(DT_N_S_temp1, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000_S_channel_e, __VA_ARGS__) fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_temp1, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_adc1_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_mdio_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_ptp_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_flexcan0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ftm3_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_i2c0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_ptp_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_spi1_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart0_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_uart3_default_S_group0, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_79000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions_S_partition_e2000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mk64f12 1
#define DT_COMPAT_HAS_OKAY_nxp_k64f 1
#define DT_COMPAT_HAS_OKAY_nxp_k6x 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_mcg 1
#define DT_COMPAT_HAS_OKAY_nxp_k64f_osc 1
#define DT_COMPAT_HAS_OKAY_nxp_rtc 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_sim 1
#define DT_COMPAT_HAS_OKAY_fixed_factor_clock 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_ftfe 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_i2c 1
#define DT_COMPAT_HAS_OKAY_nxp_fxos8700 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_uart 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinmux 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_dspi 1
#define DT_COMPAT_HAS_OKAY_zephyr_sdhc_spi_slot 1
#define DT_COMPAT_HAS_OKAY_zephyr_sdmmc_disk 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_wdog 1
#define DT_COMPAT_HAS_OKAY_nxp_ftm_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_adc16 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_dac 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_usbd 1
#define DT_COMPAT_HAS_OKAY_nxp_enet 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_mac 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_mdio 1
#define DT_COMPAT_HAS_OKAY_microchip_ksz8081 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_ptp_clock 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_rnga 1
#define DT_COMPAT_HAS_OKAY_nxp_flexcan 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_edma 1
#define DT_COMPAT_HAS_OKAY_nxp_pit 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4f 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_temperature 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinctrl 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mk64f12_NUM_OKAY 1
#define DT_N_INST_nxp_k64f_NUM_OKAY 1
#define DT_N_INST_nxp_k6x_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_mcg_NUM_OKAY 1
#define DT_N_INST_nxp_k64f_osc_NUM_OKAY 1
#define DT_N_INST_nxp_rtc_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_sim_NUM_OKAY 1
#define DT_N_INST_fixed_factor_clock_NUM_OKAY 4
#define DT_N_INST_nxp_kinetis_ftfe_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_i2c_NUM_OKAY 1
#define DT_N_INST_nxp_fxos8700_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_uart_NUM_OKAY 2
#define DT_N_INST_nxp_port_pinmux_NUM_OKAY 5
#define DT_N_INST_nxp_kinetis_gpio_NUM_OKAY 5
#define DT_N_INST_nxp_dspi_NUM_OKAY 2
#define DT_N_INST_zephyr_sdhc_spi_slot_NUM_OKAY 1
#define DT_N_INST_zephyr_sdmmc_disk_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_wdog_NUM_OKAY 1
#define DT_N_INST_nxp_ftm_pwm_NUM_OKAY 2
#define DT_N_INST_nxp_kinetis_adc16_NUM_OKAY 2
#define DT_N_INST_nxp_kinetis_dac_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_usbd_NUM_OKAY 1
#define DT_N_INST_nxp_enet_NUM_OKAY 1
#define DT_N_INST_nxp_enet_mac_NUM_OKAY 1
#define DT_N_INST_nxp_enet_mdio_NUM_OKAY 1
#define DT_N_INST_microchip_ksz8081_NUM_OKAY 1
#define DT_N_INST_nxp_enet_ptp_clock_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_rnga_NUM_OKAY 1
#define DT_N_INST_nxp_flexcan_NUM_OKAY 1
#define DT_N_INST_nxp_mcux_edma_NUM_OKAY 1
#define DT_N_INST_nxp_pit_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4f_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 2
#define DT_N_INST_nxp_kinetis_temperature_NUM_OKAY 1
#define DT_N_INST_nxp_port_pinctrl_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mk64f12(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mk64f12(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mk64f12(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mk64f12(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k64f(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_k64f(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k64f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k64f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k6x(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_k6x(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k6x(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k6x(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_mcg(fn) fn(DT_N_S_soc_S_clock_controller_40064000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_mcg(fn, ...) fn(DT_N_S_soc_S_clock_controller_40064000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_mcg(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_mcg(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_k64f_osc(fn) fn(DT_N_S_soc_S_clock_controller_40065000)
#define DT_FOREACH_OKAY_VARGS_nxp_k64f_osc(fn, ...) fn(DT_N_S_soc_S_clock_controller_40065000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_k64f_osc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_k64f_osc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rtc(fn) fn(DT_N_S_soc_S_rtc_4003d000)
#define DT_FOREACH_OKAY_VARGS_nxp_rtc(fn, ...) fn(DT_N_S_soc_S_rtc_4003d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_sim(fn) fn(DT_N_S_soc_S_sim_40047000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_sim(fn, ...) fn(DT_N_S_soc_S_sim_40047000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_sim(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_sim(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_factor_clock(fn) fn(DT_N_S_soc_S_sim_40047000_S_core_clk) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk)
#define DT_FOREACH_OKAY_VARGS_fixed_factor_clock(fn, ...) fn(DT_N_S_soc_S_sim_40047000_S_core_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_bus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flexbus_clk, __VA_ARGS__) fn(DT_N_S_soc_S_sim_40047000_S_flash_clk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_factor_clock(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_factor_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_ftfe(fn) fn(DT_N_S_soc_S_flash_controller_40020000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_ftfe(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_ftfe(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_ftfe(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_i2c(fn) fn(DT_N_S_soc_S_i2c_40066000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_40066000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_fxos8700(fn) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d)
#define DT_FOREACH_OKAY_VARGS_nxp_fxos8700(fn, ...) fn(DT_N_S_soc_S_i2c_40066000_S_fxos8700_1d, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_fxos8700(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_fxos8700(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_uart(fn) fn(DT_N_S_soc_S_uart_4006a000) fn(DT_N_S_soc_S_uart_4006d000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_uart(fn, ...) fn(DT_N_S_soc_S_uart_4006a000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_4006d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinmux(fn) fn(DT_N_S_soc_S_pinmux_40049000) fn(DT_N_S_soc_S_pinmux_4004a000) fn(DT_N_S_soc_S_pinmux_4004b000) fn(DT_N_S_soc_S_pinmux_4004c000) fn(DT_N_S_soc_S_pinmux_4004d000)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinmux(fn, ...) fn(DT_N_S_soc_S_pinmux_40049000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004a000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004b000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004c000, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_4004d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinmux(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinmux(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_gpio(fn) fn(DT_N_S_soc_S_gpio_400ff000) fn(DT_N_S_soc_S_gpio_400ff040) fn(DT_N_S_soc_S_gpio_400ff080) fn(DT_N_S_soc_S_gpio_400ff0c0) fn(DT_N_S_soc_S_gpio_400ff100)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_400ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff0c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400ff100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_dspi(fn) fn(DT_N_S_soc_S_spi_4002c000) fn(DT_N_S_soc_S_spi_4002d000)
#define DT_FOREACH_OKAY_VARGS_nxp_dspi(fn, ...) fn(DT_N_S_soc_S_spi_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4002d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_dspi(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_dspi(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_sdhc_spi_slot(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0)
#define DT_FOREACH_OKAY_VARGS_zephyr_sdhc_spi_slot(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_sdhc_spi_slot(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_sdhc_spi_slot(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_sdmmc_disk(fn) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc)
#define DT_FOREACH_OKAY_VARGS_zephyr_sdmmc_disk(fn, ...) fn(DT_N_S_soc_S_spi_4002d000_S_sdhc_0_S_sdmmc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_sdmmc_disk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_sdmmc_disk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_wdog(fn) fn(DT_N_S_soc_S_watchdog_40052000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_wdog(fn, ...) fn(DT_N_S_soc_S_watchdog_40052000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_wdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_wdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_ftm_pwm(fn) fn(DT_N_S_soc_S_ftm_40038000) fn(DT_N_S_soc_S_ftm_400b9000)
#define DT_FOREACH_OKAY_VARGS_nxp_ftm_pwm(fn, ...) fn(DT_N_S_soc_S_ftm_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ftm_400b9000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_ftm_pwm(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_ftm_pwm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_adc16(fn) fn(DT_N_S_soc_S_adc_4003b000) fn(DT_N_S_soc_S_adc_400bb000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_adc16(fn, ...) fn(DT_N_S_soc_S_adc_4003b000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_400bb000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_adc16(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_adc16(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_dac(fn) fn(DT_N_S_soc_S_dac_400cc000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_dac(fn, ...) fn(DT_N_S_soc_S_dac_400cc000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_usbd(fn) fn(DT_N_S_soc_S_usbd_40072000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_usbd(fn, ...) fn(DT_N_S_soc_S_usbd_40072000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_usbd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_usbd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet(fn) fn(DT_N_S_soc_S_ethernet_400c0000)
#define DT_FOREACH_OKAY_VARGS_nxp_enet(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_mac(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_mac(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ethernet, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_mac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_mac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_mdio(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_mdio(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_microchip_ksz8081(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0)
#define DT_FOREACH_OKAY_VARGS_microchip_ksz8081(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_mdio_S_phy_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_microchip_ksz8081(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_microchip_ksz8081(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_ptp_clock(fn) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_ptp_clock(fn, ...) fn(DT_N_S_soc_S_ethernet_400c0000_S_ptp_clock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_ptp_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_ptp_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_rnga(fn) fn(DT_N_S_soc_S_random_40029000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_rnga(fn, ...) fn(DT_N_S_soc_S_random_40029000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_rnga(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_rnga(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_flexcan(fn) fn(DT_N_S_soc_S_can_40024000)
#define DT_FOREACH_OKAY_VARGS_nxp_flexcan(fn, ...) fn(DT_N_S_soc_S_can_40024000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_flexcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_flexcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_edma(fn) fn(DT_N_S_soc_S_dma_controller_40008000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_edma(fn, ...) fn(DT_N_S_soc_S_dma_controller_40008000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_edma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_edma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pit(fn) fn(DT_N_S_soc_S_pit_40037000)
#define DT_FOREACH_OKAY_VARGS_nxp_pit(fn, ...) fn(DT_N_S_soc_S_pit_40037000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pit(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pit(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_1fff0000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_1fff0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_1fff0000) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_1fff0000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_temperature(fn) fn(DT_N_S_temp1)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_temperature(fn, ...) fn(DT_N_S_temp1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_temperature(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_temperature(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinctrl(fn) fn(DT_N_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinctrl(fn, ...) fn(DT_N_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nxp_fxos8700_BUS_i2c 1
#define DT_COMPAT_zephyr_sdhc_spi_slot_BUS_spi 1
#define DT_COMPAT_zephyr_sdmmc_disk_BUS_sd 1
#define DT_COMPAT_microchip_ksz8081_BUS_mdio 1
