<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RISCVTargetLowering Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1RISCVTargetLowering-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RISCVTargetLowering Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RISCVISelLowering_8h_source.html">Target/RISCV/RISCVISelLowering.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::RISCVTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1RISCVTargetLowering__inherit__graph.png" border="0" usemap="#allvm_1_1RISCVTargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1RISCVTargetLowering_inherit__map" id="allvm_1_1RISCVTargetLowering_inherit__map">
<area shape="rect" title=" " alt="" coords="5,155,195,181"/>
<area shape="rect" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="25,81,175,106"/>
<area shape="rect" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="9,6,191,31"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9cdb5452f0f422d818a6eb22da9ffd48"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a9cdb5452f0f422d818a6eb22da9ffd48">RISCVCCAssignFn</a>(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a>, <a class="el" href="classunsigned.html">unsigned</a> ValNo, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="el" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <a class="el" href="classbool.html">bool</a> IsFixed, <a class="el" href="classbool.html">bool</a> IsRet, <a class="el" href="classllvm_1_1Type.html">Type</a> *OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> &amp;TLI, std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; FirstMaskArgument)</td></tr>
<tr class="memdesc:a9cdb5452f0f422d818a6eb22da9ffd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISCVCCAssignFn - This target-specific function extends the default <a class="el" href="classllvm_1_1CCValAssign.html" title="CCValAssign - Represent assignment of one arg/retval to a location.">CCValAssign</a> with additional information used to lower RISC-V calling conventions.  <br /></td></tr>
<tr class="separator:a9cdb5452f0f422d818a6eb22da9ffd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1TargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1TargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></td></tr>
<tr class="memitem:a0b0176781cd4fd9f45cc739f1d007116 inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">C_Register</a>
, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">C_RegisterClass</a>
, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">C_Memory</a>
, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039">C_Address</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">C_Immediate</a>
, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">C_Other</a>
, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">C_Unknown</a>
<br />
 }</td></tr>
<tr class="separator:a0b0176781cd4fd9f45cc739f1d007116 inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5cab5437026605269663cda7389abc inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca">CW_Invalid</a> = -1
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad2cf3d9c529f93c9afe82c16053bc0e3">CW_Okay</a> = 0
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca69e2895d90783dc2ab3efe070397cbea">CW_Good</a> = 1
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca3054688f1464c0691ef2ef5e581276a8">CW_Better</a> = 2
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaeadafdb6717a390cbe0c3ee93a0b1a2c">CW_Best</a> = 3
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca8f769b6cac1ebb4de9412ecfe92fe20d">CW_SpecificReg</a> = CW_Okay
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af">CW_Register</a> = CW_Good
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca5b8290e7824d2be12d9886e17c7aedd6">CW_Memory</a> = CW_Better
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40">CW_Constant</a> = CW_Best
, <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76">CW_Default</a> = CW_Okay
<br />
 }</td></tr>
<tr class="separator:a7f5cab5437026605269663cda7389abc inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db162658a7687e8a5df34f5a6aaa840 inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a> = std::vector&lt; <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &gt;</td></tr>
<tr class="separator:a3db162658a7687e8a5df34f5a6aaa840 inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94865930eb23376a76409e18190f615d inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a94865930eb23376a76409e18190f615d">ConstraintPair</a> = std::pair&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">TargetLowering::ConstraintType</a> &gt;</td></tr>
<tr class="separator:a94865930eb23376a76409e18190f615d inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c572d6810211a80e26729c2d3cb0a6d inherit pub_types_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0c572d6810211a80e26729c2d3cb0a6d">ConstraintGroup</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1TargetLowering.html#a94865930eb23376a76409e18190f615d">ConstraintPair</a> &gt;</td></tr>
<tr class="separator:a0c572d6810211a80e26729c2d3cb0a6d inherit pub_types_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a12b8712b6c436a8152a5fa996cd8956a inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aafb9a152dd1ee4089f5fc96a33c5c90d2">LibCall</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>
<br />
 }</td></tr>
<tr class="memdesc:a12b8712b6c436a8152a5fa996cd8956a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum indicates whether operations are valid for a target, and if not, what action should be used to make them valid.  <a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">More...</a><br /></td></tr>
<tr class="separator:a12b8712b6c436a8152a5fa996cd8956a inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dc101b509721ffbfb58aba316de681 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681af54ec6880362512f9fec982cd4ce39fb">TypeLegal</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a26f35604723482a1aee6514940c2987d">TypePromoteInteger</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5c111d159cec321b85802cb1baba7f12">TypeExpandInteger</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a2f11b8376488870063cf0c3036fb9577">TypeSoftenFloat</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a43bc669b0f21542131c6623548c567e3">TypeExpandFloat</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681aba2534b602f98a2952464c3682a39dbc">TypeScalarizeVector</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a40cd81ebfaf97cef327ad65d37b816da">TypeSplitVector</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681ab8c4c8f23deded1905e71e37ab1f5f94">TypePromoteFloat</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a7e53a7812aa4de48b58dc9e85b1f833d">TypeSoftPromoteHalf</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a6cd271010834f323718d8aa164f8e024">TypeScalarizeScalableVector</a>
<br />
 }</td></tr>
<tr class="memdesc:a35dc101b509721ffbfb58aba316de681"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum indicates whether a types are legal for a target, and if not, what action should be used to make them valid.  <a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">More...</a><br /></td></tr>
<tr class="separator:a35dc101b509721ffbfb58aba316de681 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61af767c51a95e2dd0dff2001168755 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a145391af8fd5e5455ffa3170c2d701ce">UndefinedBooleanContent</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">ZeroOrOneBooleanContent</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">ZeroOrNegativeOneBooleanContent</a>
 }</td></tr>
<tr class="memdesc:aa61af767c51a95e2dd0dff2001168755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that describes how the target represents true/false values.  <a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">More...</a><br /></td></tr>
<tr class="separator:aa61af767c51a95e2dd0dff2001168755 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575e134a5e8414029a5c4a284858e6cd inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda87a93c29e9b581a0845c5cd878a8d3b7">ScalarValSelect</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">ScalarCondVectorVal</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda57d13a184979a5a9b7110c20e9d6f55d">VectorMaskSelect</a>
 }</td></tr>
<tr class="memdesc:a575e134a5e8414029a5c4a284858e6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that describes what type of support for selects the target has.  <a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">More...</a><br /></td></tr>
<tr class="separator:a575e134a5e8414029a5c4a284858e6cd inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba40628328a660c78a9d73cc209f5e84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">None</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a3cb580806c51b993a2981c906b62604b">CastToInteger</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">LLSC</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a4cf4a97fbc85619dbd1e34842a54bdba">LLOnly</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">CmpXChg</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84ae8e80c2bf991369add363ad75aa12137">MaskedIntrinsic</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a54d9453ceeccd44c5fdf248680e03691">BitTestIntrinsic</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2c51b098e554adf20d46c85b8551da43">CmpArithIntrinsic</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a8098b34f582537833b36b58273c3545b">Expand</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a56a57d29a3f9dda8671b4d6490a94b08">NotAtomic</a>
<br />
 }</td></tr>
<tr class="memdesc:aba40628328a660c78a9d73cc209f5e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.  <a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">More...</a><br /></td></tr>
<tr class="separator:aba40628328a660c78a9d73cc209f5e84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff813db965c76a7e0f64c426cded6534 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534a68eec46437c384d8dad18d5464ebc35c">Always</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534a8c584e48b330cb281f2581d171b1c06a">OnlyLegalOrCustom</a>
 }</td></tr>
<tr class="memdesc:aff813db965c76a7e0f64c426cded6534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that specifies when a multiplication should be expanded.  <a href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">More...</a><br /></td></tr>
<tr class="separator:aff813db965c76a7e0f64c426cded6534 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad717707a2df4226d0388460e87c8cd84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84a4691542279fb918ac8c43619d77aefdf">Cheaper</a> = 0
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84ae9bb5320b3890b6747c91b5a71ae5a01">Neutral</a> = 1
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84a920c5f62b372ce8ed1056422a02c356a">Expensive</a> = 2
 }</td></tr>
<tr class="memdesc:ad717707a2df4226d0388460e87c8cd84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum that specifies when a float negation is beneficial.  <a href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">More...</a><br /></td></tr>
<tr class="separator:ad717707a2df4226d0388460e87c8cd84 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14a71b7c36f34100de107aadccc5578 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578">AndOrSETCCFoldKind</a> : uint8_t { <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578af13d639dc869a95fce88b087dc66856e">None</a> = 0
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578ace95e127af7e6b27d9b2168d504ee3e1">AddAnd</a> = 1
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578a01086c40411a099b30c4a119c95ef262">NotAnd</a> = 2
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578a539cbb800fb9210997c38aa8bb5e88cb">ABS</a> = 4
 }</td></tr>
<tr class="memdesc:ac14a71b7c36f34100de107aadccc5578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum of different potentially desirable ways to fold (and/or (setcc ...), (setcc ...)).  <a href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578">More...</a><br /></td></tr>
<tr class="separator:ac14a71b7c36f34100de107aadccc5578 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbb26a6b04c9a328e0e0966881da33f inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> : int { <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33faef4d83ea802e3b855bf36ea9689414b9">Unspecified</a> = -1
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fabe65751dd4c96666d211802141105b27">Disabled</a> = 0
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a> = 1
 }</td></tr>
<tr class="memdesc:a0cbb26a6b04c9a328e0e0966881da33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reciprocal estimate status values used by the functions below.  <a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33f">More...</a><br /></td></tr>
<tr class="separator:a0cbb26a6b04c9a328e0e0966881da33f inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfe6f1187d7ab1a0ada9cc119c1b2b4 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a> { <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a68fde296fd479dbb2dc92ad17498a88d">ExpandToParts</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4ac0cafc34a1ec05b612eab94257306cfa">ExpandThroughStack</a>
, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">LowerToLibcall</a>
 }</td></tr>
<tr class="memdesc:a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred strategy to legalize tihs SHIFT instruction, with <code>ExpansionFactor</code> being the recursion depth - how many expansion needed.  <a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">More...</a><br /></td></tr>
<tr class="separator:a1cfe6f1187d7ab1a0ada9cc119c1b2b4 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afe96944549bddbf323309eaaf466b385">LegalizeKind</a> = std::pair&lt; <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &gt;</td></tr>
<tr class="memdesc:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">LegalizeKind holds the legalization kind that needs to happen to <a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type.">EVT</a> in order to type-legalize it.  <br /></td></tr>
<tr class="separator:afe96944549bddbf323309eaaf466b385 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac6bc14db22dbd7b94a3b1bd276796 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> = std::vector&lt; <a class="el" href="classllvm_1_1TargetLoweringBase_1_1ArgListEntry.html">ArgListEntry</a> &gt;</td></tr>
<tr class="separator:ae4ac6bc14db22dbd7b94a3b1bd276796 inherit pub_types_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a190dd3c890042807e4008b5bdd04927a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a190dd3c890042807e4008b5bdd04927a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fa87ca4961b20ec1794f1cc8b06aed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a29fa87ca4961b20ec1794f1cc8b06aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0c3e45d7d6be3fd7f5038a7e9e16de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Intrinsic) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abc0c3e45d7d6be3fd7f5038a7e9e16de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).  <br /></td></tr>
<tr class="separator:abc0c3e45d7d6be3fd7f5038a7e9e16de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493000ba3c662fc283ecccf2392e4393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a493000ba3c662fc283ecccf2392e4393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <br /></td></tr>
<tr class="separator:a493000ba3c662fc283ecccf2392e4393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4bf0b3b5f450239eea7bb4beb78ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aad4bf0b3b5f450239eea7bb4beb78ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <br /></td></tr>
<tr class="separator:aad4bf0b3b5f450239eea7bb4beb78ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329119aee0ed5977b813164639d4fc41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a329119aee0ed5977b813164639d4fc41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.  <br /></td></tr>
<tr class="separator:a329119aee0ed5977b813164639d4fc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1daa5bda35eacba5b0b1d532bcf0327f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *SrcTy, <a class="el" href="classllvm_1_1Type.html">Type</a> *DstTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1daa5bda35eacba5b0b1d532bcf0327f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type FromTy to type ToTy.  <br /></td></tr>
<tr class="separator:a1daa5bda35eacba5b0b1d532bcf0327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa9bbddf3b01dca458a497c72348b78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a8aa9bbddf3b01dca458a497c72348b78">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8aa9bbddf3b01dca458a497c72348b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9e6641ac13027414901a6dbbd08a17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afb9e6641ac13027414901a6dbbd08a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <br /></td></tr>
<tr class="separator:afb9e6641ac13027414901a6dbbd08a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26aa4e5f1a77ea3525ca75f6ec63a1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af26aa4e5f1a77ea3525ca75f6ec63a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.  <br /></td></tr>
<tr class="separator:af26aa4e5f1a77ea3525ca75f6ec63a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822fcc93f796cf246c48b13ef6ff05cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a822fcc93f796cf246c48b13ef6ff05cd">signExtendConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a822fcc93f796cf246c48b13ef6ff05cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this constant should be sign extended when promoting to a larger type.  <br /></td></tr>
<tr class="separator:a822fcc93f796cf246c48b13ef6ff05cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad2e8b2b9c16838696193a75d382ad8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aaad2e8b2b9c16838696193a75d382ad8">isCheapToSpeculateCttz</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aaad2e8b2b9c16838696193a75d382ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic cttz.  <br /></td></tr>
<tr class="separator:aaad2e8b2b9c16838696193a75d382ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5651ed3477e83d182a727ea924886060"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a5651ed3477e83d182a727ea924886060">isCheapToSpeculateCtlz</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5651ed3477e83d182a727ea924886060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic ctlz.  <br /></td></tr>
<tr class="separator:a5651ed3477e83d182a727ea924886060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0825b5f56c1effcfad1203cb8d4bbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aeb0825b5f56c1effcfad1203cb8d4bbe">isMaskAndCmp0FoldingBeneficial</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aeb0825b5f56c1effcfad1203cb8d4bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the target supports combining a chain like:  <br /></td></tr>
<tr class="separator:aeb0825b5f56c1effcfad1203cb8d4bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d50ba3cb52f8e5e6d34c6cec90a3e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a49d50ba3cb52f8e5e6d34c6cec90a3e5">hasAndNotCompare</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a49d50ba3cb52f8e5e6d34c6cec90a3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target should transform: (X &amp; Y) == Y &mdash;&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y &mdash;&gt; (~X &amp; Y) != 0.  <br /></td></tr>
<tr class="separator:a49d50ba3cb52f8e5e6d34c6cec90a3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5413adb412fb1e326f7fa96833208fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a5413adb412fb1e326f7fa96833208fed">hasBitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5413adb412fb1e326f7fa96833208fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.  <br /></td></tr>
<tr class="separator:a5413adb412fb1e326f7fa96833208fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d5236411a5c6ab40108323d17b062d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a84d5236411a5c6ab40108323d17b062d">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *XC, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="classunsigned.html">unsigned</a> OldShiftOpcode, <a class="el" href="classunsigned.html">unsigned</a> NewShiftOpcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a84d5236411a5c6ab40108323d17b062d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if 'X' is a constant, the fold may deadlock! FIXME: we could avoid passing XC, but we can't use <a class="el" href="namespacellvm.html#abb4484ddcdad2576d97870230db05ed8" title="Returns the SDNode if it is a constant splat BuildVector or constant int.">isConstOrConstSplat()</a> here because it can end up being not linked in.  <br /></td></tr>
<tr class="separator:a84d5236411a5c6ab40108323d17b062d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310e760337c64ab586cb670a60b1301a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a310e760337c64ab586cb670a60b1301a">canSplatOperand</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int Operand) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a310e760337c64ab586cb670a60b1301a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the (vector) instruction I will be lowered to an instruction with a scalar splat operand for the given Operand number.  <br /></td></tr>
<tr class="separator:a310e760337c64ab586cb670a60b1301a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec96d3efb8ae07381f6a832fb6224116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aec96d3efb8ae07381f6a832fb6224116">canSplatOperand</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, int Operand) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aec96d3efb8ae07381f6a832fb6224116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a vector instruction will lower to a target instruction able to splat the given operand.  <br /></td></tr>
<tr class="separator:aec96d3efb8ae07381f6a832fb6224116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f81f3d8473cc658ced8fa88b457ee9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a0f81f3d8473cc658ced8fa88b457ee9b">shouldSinkOperands</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Use.html">Use</a> * &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a0f81f3d8473cc658ced8fa88b457ee9b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if sinking <code>I's</code> operands to I's basic block is profitable, because the operands can be folded into a target instruction, e.g.  <br /></td></tr>
<tr class="separator:a0f81f3d8473cc658ced8fa88b457ee9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49dc5e9232eafe3ae3dab7b6f43f4711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a49dc5e9232eafe3ae3dab7b6f43f4711">shouldScalarizeBinop</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecOp) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a49dc5e9232eafe3ae3dab7b6f43f4711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation.  <br /></td></tr>
<tr class="separator:a49dc5e9232eafe3ae3dab7b6f43f4711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daa725b4358bfce1eb11ed1af0bcd69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2daa725b4358bfce1eb11ed1af0bcd69">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2daa725b4358bfce1eb11ed1af0bcd69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <br /></td></tr>
<tr class="separator:a2daa725b4358bfce1eb11ed1af0bcd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187c28eb0fc919a1fd44fffe423cb12e"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a187c28eb0fc919a1fd44fffe423cb12e">getLegalZfaFPImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a187c28eb0fc919a1fd44fffe423cb12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575fde9315284d194030bd1f0052d126"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> ForCodeSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a575fde9315284d194030bd1f0052d126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target can instruction select the specified FP immediate natively.  <br /></td></tr>
<tr class="separator:a575fde9315284d194030bd1f0052d126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0b3bbcd8728609a52e420775a7f7cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a7a0b3bbcd8728609a52e420775a7f7cf">isExtractSubvectorCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7a0b3bbcd8728609a52e420775a7f7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with this index.  <br /></td></tr>
<tr class="separator:a7a0b3bbcd8728609a52e420775a7f7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f72d43380dc7896c344a32bb9b4953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ad0f72d43380dc7896c344a32bb9b4953">isIntDivCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad0f72d43380dc7896c344a32bb9b4953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target.  <br /></td></tr>
<tr class="separator:ad0f72d43380dc7896c344a32bb9b4953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301b8a0795699f142ce98bf05385c69b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a301b8a0795699f142ce98bf05385c69b">preferScalarizeSplat</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a301b8a0795699f142ce98bf05385c69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992c628616bc08a3d4608db389389cf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a992c628616bc08a3d4608db389389cf4">softPromoteHalfType</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a992c628616bc08a3d4608db389389cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f82fa738c4fbca7c71c3946afe67b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a420f82fa738c4fbca7c71c3946afe67b">getRegisterTypeForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a420f82fa738c4fbca7c71c3946afe67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register type for a given <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type.">MVT</a>, ensuring vectors are treated as a series of gpr sized integers.  <br /></td></tr>
<tr class="separator:a420f82fa738c4fbca7c71c3946afe67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96fc89e235bc26ba99ec0a89e240b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac96fc89e235bc26ba99ec0a89e240b54">getNumRegistersForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac96fc89e235bc26ba99ec0a89e240b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers for a given <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type.">MVT</a>, ensuring vectors are treated as a series of gpr sized integers.  <br /></td></tr>
<tr class="separator:ac96fc89e235bc26ba99ec0a89e240b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf3623dded69db1fdfd911591d97136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#abcf3623dded69db1fdfd911591d97136">getVectorTypeBreakdownForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumIntermediates, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abcf3623dded69db1fdfd911591d97136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.  <br /></td></tr>
<tr class="separator:abcf3623dded69db1fdfd911591d97136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1652477e0e5b2968e8d160f87031cdf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1652477e0e5b2968e8d160f87031cdf5">shouldFoldSelectWithIdentityConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> BinOpcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1652477e0e5b2968e8d160f87031cdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pulling a binary operation into a select with an identity constant is profitable.  <br /></td></tr>
<tr class="separator:a1652477e0e5b2968e8d160f87031cdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">isShuffleMaskLegal</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.  <br /></td></tr>
<tr class="separator:aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48d974556a4a4ac56f2ce1f5ba11586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ae48d974556a4a4ac56f2ce1f5ba11586">isMultiStoresCheaperThanBitsMerge</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae48d974556a4a4ac56f2ce1f5ba11586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.  <br /></td></tr>
<tr class="separator:ae48d974556a4a4ac56f2ce1f5ba11586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4bbf6aa948f914b0b53969d9cf092c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3e4bbf6aa948f914b0b53969d9cf092c">shouldExpandBuildVectorWithShuffles</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> DefinedValues) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3e4bbf6aa948f914b0b53969d9cf092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601135659272829d63f02580f4559995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a601135659272829d63f02580f4559995">getLMULCost</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a601135659272829d63f02580f4559995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of LMUL for linear operations.  <br /></td></tr>
<tr class="separator:a601135659272829d63f02580f4559995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0532a51d1f5c9771a4130dd03673f950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a0532a51d1f5c9771a4130dd03673f950">getVRGatherVVCost</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0532a51d1f5c9771a4130dd03673f950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of a vrgather.vv instruction for the type VT.  <br /></td></tr>
<tr class="separator:a0532a51d1f5c9771a4130dd03673f950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3891b69ef7bf5521c2a3e4ce2dd3ee91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3891b69ef7bf5521c2a3e4ce2dd3ee91">getVRGatherVICost</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3891b69ef7bf5521c2a3e4ce2dd3ee91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of a vrgather.vi (or vx) instruction for the type VT.  <br /></td></tr>
<tr class="separator:a3891b69ef7bf5521c2a3e4ce2dd3ee91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2cb8a6aac26627ffb5366079efa483"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a8f2cb8a6aac26627ffb5366079efa483">getVSlideVXCost</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8f2cb8a6aac26627ffb5366079efa483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of a vslidedown.vx or vslideup.vx instruction for the type VT.  <br /></td></tr>
<tr class="separator:a8f2cb8a6aac26627ffb5366079efa483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681281aedb764d94778d0ec755f61d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a681281aedb764d94778d0ec755f61d23">getVSlideVICost</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a681281aedb764d94778d0ec755f61d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of a vslidedown.vi or vslideup.vi instruction for the type VT.  <br /></td></tr>
<tr class="separator:a681281aedb764d94778d0ec755f61d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d553082403c1d952f2e3c7d9d41926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a93d553082403c1d952f2e3c7d9d41926"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <br /></td></tr>
<tr class="separator:a93d553082403c1d952f2e3c7d9d41926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4ac2d585a18a9b8db4ac7ffa41fc06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abb4ac2d585a18a9b8db4ac7ffa41fc06"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type.  <br /></td></tr>
<tr class="separator:abb4ac2d585a18a9b8db4ac7ffa41fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d89f95e0a2a13c2a42e9ef5805e6e11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2d89f95e0a2a13c2a42e9ef5805e6e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <br /></td></tr>
<tr class="separator:a2d89f95e0a2a13c2a42e9ef5805e6e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ed92e826ef5d0893f72b26fab78aa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a39ed92e826ef5d0893f72b26fab78aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2debf575de4ff2120c93986cd0b46f20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2debf575de4ff2120c93986cd0b46f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <br /></td></tr>
<tr class="separator:a2debf575de4ff2120c93986cd0b46f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761aff074638e887486d1f4e268af59b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a761aff074638e887486d1f4e268af59b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a class="el" href="classllvm_1_1Combiner.html" title="Combiner implementation.">Combiner</a>.  <br /></td></tr>
<tr class="separator:a761aff074638e887486d1f4e268af59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283338e41cb41bbe6a59285c019a0415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a283338e41cb41bbe6a59285c019a0415">getTargetConstantFromLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a283338e41cb41bbe6a59285c019a0415"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the constant pool value that will be loaded by LD.  <br /></td></tr>
<tr class="separator:a283338e41cb41bbe6a59285c019a0415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3074f2bd0509ebc050667fbec6c4471b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3074f2bd0509ebc050667fbec6c4471b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <br /></td></tr>
<tr class="separator:a3074f2bd0509ebc050667fbec6c4471b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7becb4a8f1bb1743ca498e2268342a50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a7becb4a8f1bb1743ca498e2268342a50">getTargetMMOFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7becb4a8f1bb1743ca498e2268342a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to inspect load/store instructions and add target-specific <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> flags to them.  <br /></td></tr>
<tr class="separator:a7becb4a8f1bb1743ca498e2268342a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0e61bbeef7ac5ab3c601bb70fb34df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a9f0e61bbeef7ac5ab3c601bb70fb34df">getTargetMMOFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9f0e61bbeef7ac5ab3c601bb70fb34df"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to inspect load/store <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a>.  <br /></td></tr>
<tr class="separator:a9f0e61bbeef7ac5ab3c601bb70fb34df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53feeeeea5a1e5fb4314974c8b9592c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a53feeeeea5a1e5fb4314974c8b9592c0">areTwoSDNodeTargetMMOFlagsMergeable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;NodeX, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;NodeY) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a53feeeeea5a1e5fb4314974c8b9592c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is valid to merge the TargetMMOFlags in two SDNodes.  <br /></td></tr>
<tr class="separator:a53feeeeea5a1e5fb4314974c8b9592c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca527d26f925265f5d193625eeb7bf0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aca527d26f925265f5d193625eeb7bf0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.  <br /></td></tr>
<tr class="separator:aca527d26f925265f5d193625eeb7bf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fc0d82abf1a7842d4295464c88a4e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a12fc0d82abf1a7842d4295464c88a4e8">getInlineAsmMemConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12fc0d82abf1a7842d4295464c88a4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ade77bdee8e8fe0f6694d0ef8fda0ad"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7ade77bdee8e8fe0f6694d0ef8fda0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <br /></td></tr>
<tr class="separator:a7ade77bdee8e8fe0f6694d0ef8fda0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77a28c2acd753d94ba0342ebccb58a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac77a28c2acd753d94ba0342ebccb58a7">LowerAsmOperandForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac77a28c2acd753d94ba0342ebccb58a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower the specified operand into the Ops vector.  <br /></td></tr>
<tr class="separator:ac77a28c2acd753d94ba0342ebccb58a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a47bf5e934d1f1a3b4b0d9e4495e586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1a47bf5e934d1f1a3b4b0d9e4495e586"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <br /></td></tr>
<tr class="separator:a1a47bf5e934d1f1a3b4b0d9e4495e586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b79124bd53c05103a4c771b1b6a510"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa9b79124bd53c05103a4c771b1b6a510">AdjustInstrPostInstrSelection</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa9b79124bd53c05103a4c771b1b6a510"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.  <br /></td></tr>
<tr class="separator:aa9b79124bd53c05103a4c771b1b6a510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf51cce9a6839a2849aeadcc0312d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6cf51cce9a6839a2849aeadcc0312d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <br /></td></tr>
<tr class="separator:a6cf51cce9a6839a2849aeadcc0312d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7560b5087dcaf5c6d418f5c96282e4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ae7560b5087dcaf5c6d418f5c96282e4c">shouldFormOverflowOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> MathUsed) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae7560b5087dcaf5c6d418f5c96282e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert math with an overflow comparison into the corresponding DAG node operation.  <br /></td></tr>
<tr class="separator:ae7560b5087dcaf5c6d418f5c96282e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0debd23d542315a6c56a1f0c72cda86c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a0debd23d542315a6c56a1f0c72cda86c">storeOfVectorConstantIsCheap</a> (<a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> NumElem, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a0debd23d542315a6c56a1f0c72cda86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants.  <br /></td></tr>
<tr class="separator:a0debd23d542315a6c56a1f0c72cda86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa268221b0c532cecb1b9675c614edac1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa268221b0c532cecb1b9675c614edac1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> bitwise logic to make pairs of compares more efficient.  <br /></td></tr>
<tr class="separator:aa268221b0c532cecb1b9675c614edac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d405c34f429a4a2743342880ba9166f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5d405c34f429a4a2743342880ba9166f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.  <br /></td></tr>
<tr class="separator:a5d405c34f429a4a2743342880ba9166f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7567a37e7689d3f5b2cce9441597b37a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a7567a37e7689d3f5b2cce9441597b37a">isCtpopFast</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7567a37e7689d3f5b2cce9441597b37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if ctpop instruction is fast.  <br /></td></tr>
<tr class="separator:a7567a37e7689d3f5b2cce9441597b37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52d9b3ab1251da87a0b0e64d66d7889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa52d9b3ab1251da87a0b0e64d66d7889">getCustomCtpopCost</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa52d9b3ab1251da87a0b0e64d66d7889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximum number of "x &amp; (x - 1)" operations that can be done instead of deferring to a custom CTPOP.  <br /></td></tr>
<tr class="separator:aa52d9b3ab1251da87a0b0e64d66d7889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e57dceae0b5f09ede312425f9e88a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a20e57dceae0b5f09ede312425f9e88a8">preferZeroCompareBranch</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a20e57dceae0b5f09ede312425f9e88a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare.  <br /></td></tr>
<tr class="separator:a20e57dceae0b5f09ede312425f9e88a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7575cce492f2987db70732eafb6ea39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">shouldInsertFencesForAtomic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae7575cce492f2987db70732eafb6ea39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.  <br /></td></tr>
<tr class="separator:ae7575cce492f2987db70732eafb6ea39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae1ac7546aa1a294490648d657826ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1ae1ac7546aa1a294490648d657826ae">emitLeadingFence</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Inst, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1ae1ac7546aa1a294490648d657826ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts in the IR a target-specific intrinsic specifying a fence.  <br /></td></tr>
<tr class="separator:a1ae1ac7546aa1a294490648d657826ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90f092910bb2bb7001ce031243e44a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac90f092910bb2bb7001ce031243e44a5">emitTrailingFence</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Inst, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac90f092910bb2bb7001ce031243e44a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae8be871dd199c4ba70bd599afb181b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9ae8be871dd199c4ba70bd599afb181b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <br /></td></tr>
<tr class="separator:a9ae8be871dd199c4ba70bd599afb181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d590593e9eadfde5ec29a7754a64350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1d590593e9eadfde5ec29a7754a64350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).  <br /></td></tr>
<tr class="separator:a1d590593e9eadfde5ec29a7754a64350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06ce48386a5bcf4a1d94a922197e588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ab06ce48386a5bcf4a1d94a922197e588">getExtendForAtomicCmpSwapArg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab06ce48386a5bcf4a1d94a922197e588"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).  <br /></td></tr>
<tr class="separator:ab06ce48386a5bcf4a1d94a922197e588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8400b6de80b208779f0ec1f1e83ddb95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a8400b6de80b208779f0ec1f1e83ddb95">shouldTransformSignedTruncationCheck</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> XVT, <a class="el" href="classunsigned.html">unsigned</a> KeptBits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8400b6de80b208779f0ec1f1e83ddb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it's more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform.  <br /></td></tr>
<tr class="separator:a8400b6de80b208779f0ec1f1e83ddb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4b243bcdfea88060ffa51fa30683fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">TargetLowering::ShiftLegalizationStrategy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2d4b243bcdfea88060ffa51fa30683fb">preferredShiftLegalizationStrategy</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ExpansionFactor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2d4b243bcdfea88060ffa51fa30683fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52376a753c8ddea8a93cc03bdecc4fcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a52376a753c8ddea8a93cc03bdecc4fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.  <br /></td></tr>
<tr class="separator:a52376a753c8ddea8a93cc03bdecc4fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795d1a319e392883fc3a85c106126080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a795d1a319e392883fc3a85c106126080"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception address on entry to an EH pad.  <br /></td></tr>
<tr class="separator:a795d1a319e392883fc3a85c106126080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24f483953cd0a16ecf41803d5094519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa24f483953cd0a16ecf41803d5094519"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.  <br /></td></tr>
<tr class="separator:aa24f483953cd0a16ecf41803d5094519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3290fe689aeeee1bcd394003549f2388"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3290fe689aeeee1bcd394003549f2388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be extended in lib calls.  <br /></td></tr>
<tr class="separator:a3290fe689aeeee1bcd394003549f2388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1602560392150aec86a4a59740a125b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">shouldSignExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classbool.html">bool</a> IsSigned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa1602560392150aec86a4a59740a125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be sign-extended in lib calls.  <br /></td></tr>
<tr class="separator:aa1602560392150aec86a4a59740a125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c03ac21b9348135d67887e1246f2845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8c03ac21b9348135d67887e1246f2845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register with the specified architectural or ABI name.  <br /></td></tr>
<tr class="separator:a8c03ac21b9348135d67887e1246f2845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae2fc34bf7e289e53e0abf82feea144"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> IsVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abae2fc34bf7e289e53e0abf82feea144"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.  <br /></td></tr>
<tr class="separator:abae2fc34bf7e289e53e0abf82feea144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c00997fdff9ed032df8ba7d094669d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">CanLowerReturn</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> IsVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a73c00997fdff9ed032df8ba7d094669d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.  <br /></td></tr>
<tr class="separator:a73c00997fdff9ed032df8ba7d094669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141bf09f97adbbe9f512fb1141f37090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> IsVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a141bf09f97adbbe9f512fb1141f37090"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.  <br /></td></tr>
<tr class="separator:a141bf09f97adbbe9f512fb1141f37090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af635bdefb1b223548ffe30e04acd5487"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">LowerCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af635bdefb1b223548ffe30e04acd5487"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower calls into the specified DAG.  <br /></td></tr>
<tr class="separator:af635bdefb1b223548ffe30e04acd5487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3974afc532c6dfeea9fac363c7c0993a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3974afc532c6dfeea9fac363c7c0993a">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3974afc532c6dfeea9fac363c7c0993a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is beneficial to convert a load of a constant to just the constant itself.  <br /></td></tr>
<tr class="separator:a3974afc532c6dfeea9fac363c7c0993a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b1a7342d551c7997c4c2f4f0d44d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a97b1a7342d551c7997c4c2f4f0d44d6d">isUsedByReturnOnly</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a97b1a7342d551c7997c4c2f4f0d44d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if result of the specified node is used by a return node only.  <br /></td></tr>
<tr class="separator:a97b1a7342d551c7997c4c2f4f0d44d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1792df67b13d6b67b17fd957b8f6ac03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1792df67b13d6b67b17fd957b8f6ac03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target may be able emit the call instruction as a tail call.  <br /></td></tr>
<tr class="separator:a1792df67b13d6b67b17fd957b8f6ac03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0cc8e408b22de32fd6ce17ea481052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acb0cc8e408b22de32fd6ce17ea481052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4608dc92a33ef6d74921a28eaa20140d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4608dc92a33ef6d74921a28eaa20140d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.  <br /></td></tr>
<tr class="separator:a4608dc92a33ef6d74921a28eaa20140d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dbc70a08c8d7078e23f0a57a9ffbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a67dbc70a08c8d7078e23f0a57a9ffbbe">isMulAddWithConstProfitable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> AddNode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a67dbc70a08c8d7078e23f0a57a9ffbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1*c2).  <br /></td></tr>
<tr class="separator:a67dbc70a08c8d7078e23f0a57a9ffbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a07b54d60a81306d5f8c4f12fe8d0cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7a07b54d60a81306d5f8c4f12fe8d0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.  <br /></td></tr>
<tr class="separator:a7a07b54d60a81306d5f8c4f12fe8d0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241b3032c605e4faafb173c3adf15105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a241b3032c605e4faafb173c3adf15105">emitMaskedAtomicRMWIntrinsic</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI, <a class="el" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="el" href="classllvm_1_1Value.html">Value</a> *Incr, <a class="el" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="el" href="classllvm_1_1Value.html">Value</a> *ShiftAmt, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a241b3032c605e4faafb173c3adf15105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked atomicrmw using a target-specific intrinsic.  <br /></td></tr>
<tr class="separator:a241b3032c605e4faafb173c3adf15105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f599da93ccc12e05a0126cfdc57b885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a> (<a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9f599da93ccc12e05a0126cfdc57b885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.  <br /></td></tr>
<tr class="separator:a9f599da93ccc12e05a0126cfdc57b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ca709f7f49818ffef3f5103a13a5a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a56ca709f7f49818ffef3f5103a13a5a5">emitMaskedAtomicCmpXchgIntrinsic</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI, <a class="el" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="el" href="classllvm_1_1Value.html">Value</a> *CmpVal, <a class="el" href="classllvm_1_1Value.html">Value</a> *NewVal, <a class="el" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a56ca709f7f49818ffef3f5103a13a5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked cmpxchg using a target-specific intrinsic.  <br /></td></tr>
<tr class="separator:a56ca709f7f49818ffef3f5103a13a5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d4d29a2e8f87e039add92fe76ef88c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a25d4d29a2e8f87e039add92fe76ef88c">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(1), <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a25d4d29a2e8f87e039add92fe76ef88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target allows unaligned memory accesses of the specified type.  <br /></td></tr>
<tr class="separator:a25d4d29a2e8f87e039add92fe76ef88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d0c79fc6f4ac2aca2deb4d48d0605c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a24d0c79fc6f4ac2aca2deb4d48d0605c">getOptimalMemOpType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a24d0c79fc6f4ac2aca2deb4d48d0605c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <br /></td></tr>
<tr class="separator:a24d0c79fc6f4ac2aca2deb4d48d0605c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8adfd3d099db48171fe93c1111663e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac8adfd3d099db48171fe93c1111663e0">splitValueIntoRegisterParts</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Parts, <a class="el" href="classunsigned.html">unsigned</a> NumParts, <a class="el" href="classllvm_1_1MVT.html">MVT</a> PartVT, std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac8adfd3d099db48171fe93c1111663e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific splitting of values into parts that fit a register storing a legal type.  <br /></td></tr>
<tr class="separator:ac8adfd3d099db48171fe93c1111663e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8c2b718c1dd866d61c29081c1eb44f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#aea8c2b718c1dd866d61c29081c1eb44f">joinRegisterPartsIntoValue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Parts, <a class="el" href="classunsigned.html">unsigned</a> NumParts, <a class="el" href="classllvm_1_1MVT.html">MVT</a> PartVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValueVT, std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aea8c2b718c1dd866d61c29081c1eb44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific combining of register parts into its original value.  <br /></td></tr>
<tr class="separator:aea8c2b718c1dd866d61c29081c1eb44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80510f03ae73e05cc5b932c0a4415fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a80510f03ae73e05cc5b932c0a4415fb8">computeVLMax</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VecVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a80510f03ae73e05cc5b932c0a4415fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f853961d86118eb25685e66816a46c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a76f853961d86118eb25685e66816a46c">getContainerForFixedLengthVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a76f853961d86118eb25685e66816a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2376efddac62782331d4217be9fa0b8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2376efddac62782331d4217be9fa0b8b">shouldRemoveExtendFromGSIndex</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DataVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2376efddac62782331d4217be9fa0b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6384b6c46252ca57f5d73b5ffd8076"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#abd6384b6c46252ca57f5d73b5ffd8076">isLegalElementTypeForRVV</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ScalarTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abd6384b6c46252ca57f5d73b5ffd8076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b23f096c92f38f9001ae3ea9ddc8dde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a0b23f096c92f38f9001ae3ea9ddc8dde">shouldConvertFpToSat</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a0b23f096c92f38f9001ae3ea9ddc8dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) saturation patterns.  <br /></td></tr>
<tr class="separator:a0b23f096c92f38f9001ae3ea9ddc8dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f329924a93b193a9c728cd90f581cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a64f329924a93b193a9c728cd90f581cf">getJumpTableEncoding</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a64f329924a93b193a9c728cd90f581cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the entry encoding for a jump table in the current function.  <br /></td></tr>
<tr class="separator:a64f329924a93b193a9c728cd90f581cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3857be1416dafbc76e2e00df1cb1fc74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a3857be1416dafbc76e2e00df1cb1fc74">LowerCustomJumpTableEntry</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> uid, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3857be1416dafbc76e2e00df1cb1fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04d2d188d32f75046f6d7fd6567e011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac04d2d188d32f75046f6d7fd6567e011">isVScaleKnownToBeAPowerOfTwo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac04d2d188d32f75046f6d7fd6567e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true only if vscale must be a power of two.  <br /></td></tr>
<tr class="separator:ac04d2d188d32f75046f6d7fd6567e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f2d9d56c02bc06a5268c0c536b660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a07f2d9d56c02bc06a5268c0c536b660d">getIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a07f2d9d56c02bc06a5268c0c536b660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82f1f57b5f1ea36a774e28f54afb435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ae82f1f57b5f1ea36a774e28f54afb435">getPreIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae82f1f57b5f1ea36a774e28f54afb435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address.  <br /></td></tr>
<tr class="separator:ae82f1f57b5f1ea36a774e28f54afb435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b240b84dcd1e1b72cf122899fa93b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ae6b240b84dcd1e1b72cf122899fa93b6">getPostIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae6b240b84dcd1e1b72cf122899fa93b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.  <br /></td></tr>
<tr class="separator:ae6b240b84dcd1e1b72cf122899fa93b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48d914f449da6ab1b9c23026a1977de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ab48d914f449da6ab1b9c23026a1977de">isLegalScaleForGatherScatter</a> (<a class="el" href="classuint64__t.html">uint64_t</a> Scale, <a class="el" href="classuint64__t.html">uint64_t</a> ElemSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab48d914f449da6ab1b9c23026a1977de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c33f7646ac5d4405d559737be252af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a09c33f7646ac5d4405d559737be252af">getIRStackGuard</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a09c33f7646ac5d4405d559737be252af"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the target has a standard location for the stack protector cookie, returns the address of that location.  <br /></td></tr>
<tr class="separator:a09c33f7646ac5d4405d559737be252af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb094fc50fe7940c520020f9008aa2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#acdb094fc50fe7940c520020f9008aa2f">isLegalInterleavedAccessType</a> (<a class="el" href="classllvm_1_1VectorType.html">VectorType</a> *VTy, <a class="el" href="classunsigned.html">unsigned</a> Factor, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acdb094fc50fe7940c520020f9008aa2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether or not generating a interleaved load/store intrinsic for this type will be legal.  <br /></td></tr>
<tr class="separator:acdb094fc50fe7940c520020f9008aa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af295b67dfc09620609d22ba31761365e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#af295b67dfc09620609d22ba31761365e">isLegalStridedLoadStore</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> DataType, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af295b67dfc09620609d22ba31761365e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a stride load store of the given result type and alignment is legal.  <br /></td></tr>
<tr class="separator:af295b67dfc09620609d22ba31761365e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161a93baa45f311b3ebcf7d81423a7af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a161a93baa45f311b3ebcf7d81423a7af">getMaxSupportedInterleaveFactor</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a161a93baa45f311b3ebcf7d81423a7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the maximum supported factor for interleaved memory accesses.  <br /></td></tr>
<tr class="separator:a161a93baa45f311b3ebcf7d81423a7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6914b95d1fcf7a5aca24fe82bf4100c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a6914b95d1fcf7a5aca24fe82bf4100c2">fallBackToDAGISel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6914b95d1fcf7a5aca24fe82bf4100c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b80978e3ab87994e9361f4bbc767dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a74b80978e3ab87994e9361f4bbc767dd">lowerInterleavedLoad</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> * &gt; Shuffles, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a74b80978e3ab87994e9361f4bbc767dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved load into a vlsegN intrinsic.  <br /></td></tr>
<tr class="separator:a74b80978e3ab87994e9361f4bbc767dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33d2ce475c619c3e4412b33aac3b5bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ab33d2ce475c619c3e4412b33aac3b5bb">lowerInterleavedStore</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI, <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab33d2ce475c619c3e4412b33aac3b5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved store into a vssegN intrinsic.  <br /></td></tr>
<tr class="separator:ab33d2ce475c619c3e4412b33aac3b5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f0f80ff7234de42c9a2fc45bf1a7a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac0f0f80ff7234de42c9a2fc45bf1a7a6">lowerDeinterleaveIntrinsicToLoad</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II, <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac0f0f80ff7234de42c9a2fc45bf1a7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a deinterleave intrinsic to a target specific load intrinsic.  <br /></td></tr>
<tr class="separator:ac0f0f80ff7234de42c9a2fc45bf1a7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd067a02d7b35b20ad0e75f9f21d290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a2fd067a02d7b35b20ad0e75f9f21d290">lowerInterleaveIntrinsicToStore</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II, <a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2fd067a02d7b35b20ad0e75f9f21d290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleave intrinsic to a target specific store intrinsic.  <br /></td></tr>
<tr class="separator:a2fd067a02d7b35b20ad0e75f9f21d290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637939690e8bb98f267f738be6fa188b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a637939690e8bb98f267f738be6fa188b">supportKCFIBundles</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a637939690e8bb98f267f738be6fa188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports kcfi operand bundles.  <br /></td></tr>
<tr class="separator:a637939690e8bb98f267f738be6fa188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd40e68d03e3f43b4f7563d083d0e2ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#acd40e68d03e3f43b4f7563d083d0e2ee">EmitKCFICheck</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acd40e68d03e3f43b4f7563d083d0e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1TargetLowering"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1TargetLowering')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></td></tr>
<tr class="memitem:aaa96f111a59a7a2e7f9c689b344543df inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aaa96f111a59a7a2e7f9c689b344543df">TargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;)=delete</td></tr>
<tr class="separator:aaa96f111a59a7a2e7f9c689b344543df inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876bc04d23f1888f4a807eefcc2fa2a7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a876bc04d23f1888f4a807eefcc2fa2a7">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;)=delete</td></tr>
<tr class="separator:a876bc04d23f1888f4a807eefcc2fa2a7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#afe1e996d32560cca1f0a7d85b691a4ec">TargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="memdesc:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOTE: The <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> owns TLOF.  <br /></td></tr>
<tr class="separator:afe1e996d32560cca1f0a7d85b691a4ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946fedb8af1dc83622a53b2ebdd1c7ad inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a946fedb8af1dc83622a53b2ebdd1c7ad">isPositionIndependent</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a946fedb8af1dc83622a53b2ebdd1c7ad inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17502133164c96bd0943f2241171ead inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa17502133164c96bd0943f2241171ead">isSDNodeSourceOfDivergence</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> *FLI, <a class="el" href="namespacellvm.html#aa69b2b7d48038d002faa0ff4feda142b">UniformityInfo</a> *UA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa17502133164c96bd0943f2241171ead inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa7972a9fb95298bb1f59cf65ec46e9 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2aa7972a9fb95298bb1f59cf65ec46e9">isReassocProfitable</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2aa7972a9fb95298bb1f59cf65ec46e9 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21fd7066178a309d6f89521e1ceb247 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae21fd7066178a309d6f89521e1ceb247">isReassocProfitable</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> N0, <a class="el" href="classllvm_1_1Register.html">Register</a> N1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae21fd7066178a309d6f89521e1ceb247 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67e0a840aaf40e6406d7be705f44af5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa67e0a840aaf40e6406d7be705f44af5">isSDNodeAlwaysUniform</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa67e0a840aaf40e6406d7be705f44af5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad9d63fccccfc98800dc7c8bb11356e90">getPreIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address.  <br /></td></tr>
<tr class="separator:ad9d63fccccfc98800dc7c8bb11356e90 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac01f44d948268acd41c5994ea6cc1369">getPostIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.  <br /></td></tr>
<tr class="separator:ac01f44d948268acd41c5994ea6cc1369 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a97f597434d447bcc927007f32b35d3d4">isIndexingLegal</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classbool.html">bool</a> IsPre, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the specified base+offset is a legal indexed addressing mode for this target.  <br /></td></tr>
<tr class="separator:a97f597434d447bcc927007f32b35d3d4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adc0f0b496eb788d740e4fa54b82f4477">getJumpTableEncoding</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the entry encoding for a jump table in the current function.  <br /></td></tr>
<tr class="separator:adc0f0b496eb788d740e4fa54b82f4477 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf30ced2ac2474a0dd5af2e3417c7b7d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acf30ced2ac2474a0dd5af2e3417c7b7d">LowerCustomJumpTableEntry</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acf30ced2ac2474a0dd5af2e3417c7b7d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa515729d5d6441d6c9aa337986629320">getPICJumpTableRelocBase</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Table, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns relocation base for the given PIC jumptable.  <br /></td></tr>
<tr class="separator:aa515729d5d6441d6c9aa337986629320 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0c644b2264cbfb220c327b1c6aa9ebf7">getPICJumpTableRelocBaseExpr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="classunsigned.html">unsigned</a> JTI, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a class="el" href="classllvm_1_1MCExpr.html" title="Base class for the full range of assembler expressions which are needed for parsing.">MCExpr</a>.  <br /></td></tr>
<tr class="separator:a0c644b2264cbfb220c327b1c6aa9ebf7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ae48be42971dba7cc418da96444f1c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac2ae48be42971dba7cc418da96444f1c">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2ae48be42971dba7cc418da96444f1c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <br /></td></tr>
<tr class="separator:ac2ae48be42971dba7cc418da96444f1c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfdd629d9e82d02230d041fadfa540c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aebfdd629d9e82d02230d041fadfa540c">isInlineAsmTargetBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;AsmStrs, <a class="el" href="classunsigned.html">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebfdd629d9e82d02230d041fadfa540c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">On x86, return true if the operand with index OpNo is a CALL or JUMP instruction, which can use either a memory constraint or an address constraint.  <br /></td></tr>
<tr class="separator:aebfdd629d9e82d02230d041fadfa540c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aae5737c5c8f1d8355f5679a668b9dbbe">isInTailCallPosition</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether a given call node is in tail position within its function.  <br /></td></tr>
<tr class="separator:aae5737c5c8f1d8355f5679a668b9dbbe inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">softenSetCCOperands</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewLHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewRHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp;CCCode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldLHS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldRHS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soften the operands of a comparison.  <br /></td></tr>
<tr class="separator:a2e836f71ed0ea3e2bdd35923fe5364b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82eaadc35982883624fe254b6327458 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab82eaadc35982883624fe254b6327458">softenSetCCOperands</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewLHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewRHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &amp;CCCode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldLHS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OldRHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classbool.html">bool</a> IsSignaling=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab82eaadc35982883624fe254b6327458 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">makeLibCall</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC, <a class="el" href="structllvm_1_1EVT.html">EVT</a> RetVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="structllvm_1_1TargetLowering_1_1MakeLibCallOptions.html">MakeLibCallOptions</a> CallOptions, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pair of (return value, chain).  <br /></td></tr>
<tr class="separator:a30f3f5dc999b1dda8f20ff2242ea285a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">parametersInCSRMatch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *CallerPreservedMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt; &amp;ArgLocs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether parameters to a call that are passed in callee saved registers are the same as from the calling function.  <br /></td></tr>
<tr class="separator:a71269a2478f041a4c4651f9ca277f83a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c66b411f6b9a7f7d25dbdbed39f2925 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5c66b411f6b9a7f7d25dbdbed39f2925">findOptimalMemOpLowering</a> (std::vector&lt; <a class="el" href="structllvm_1_1EVT.html">EVT</a> &gt; &amp;MemOps, <a class="el" href="classunsigned.html">unsigned</a> Limit, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> DstAS, <a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5c66b411f6b9a7f7d25dbdbed39f2925 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines the optimal series of memory ops to replace the memset / memcpy.  <br /></td></tr>
<tr class="separator:a5c66b411f6b9a7f7d25dbdbed39f2925 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660b8657f5cf4e2425fda502d2ff22c5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a660b8657f5cf4e2425fda502d2ff22c5">ShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a660b8657f5cf4e2425fda502d2ff22c5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> to see if the specified operand of the specified instruction is a constant integer.  <br /></td></tr>
<tr class="separator:a660b8657f5cf4e2425fda502d2ff22c5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3690bc83a111f4641ff3ed8aa3be1d8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3690bc83a111f4641ff3ed8aa3be1d8c">ShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3690bc83a111f4641ff3ed8aa3be1d8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around ShrinkDemandedConstant, demanding all elements.  <br /></td></tr>
<tr class="separator:a3690bc83a111f4641ff3ed8aa3be1d8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1a3e65e45ccd3664f44797e7e061ab inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3b1a3e65e45ccd3664f44797e7e061ab">targetShrinkDemandedConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3b1a3e65e45ccd3664f44797e7e061ab inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac465f57192603de7a1090c6d652c39ea inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac465f57192603de7a1090c6d652c39ea">ShrinkDemandedOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac465f57192603de7a1090c6d652c39ea inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free.  <br /></td></tr>
<tr class="separator:ac465f57192603de7a1090c6d652c39ea inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa6d77ede0c0d9cc01cf96c45e4d6baa4">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look at Op.  <br /></td></tr>
<tr class="separator:aa6d77ede0c0d9cc01cf96c45e4d6baa4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad91444fa2b4739c6740dada187105a8c">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedBits, demanding all elements.  <br /></td></tr>
<tr class="separator:ad91444fa2b4739c6740dada187105a8c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992d3a50e94e90d70248397e11683395 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a992d3a50e94e90d70248397e11683395">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a992d3a50e94e90d70248397e11683395 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedBits.  <br /></td></tr>
<tr class="separator:a992d3a50e94e90d70248397e11683395 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5a9d0e5651cc582fd5509d92c97380 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#afa5a9d0e5651cc582fd5509d92c97380">SimplifyDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa5a9d0e5651cc582fd5509d92c97380 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedBits.  <br /></td></tr>
<tr class="separator:afa5a9d0e5651cc582fd5509d92c97380 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f85f5016df4fe07ad95d18e4ba5b99c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a4f85f5016df4fe07ad95d18e4ba5b99c">SimplifyMultipleUseDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4f85f5016df4fe07ad95d18e4ba5b99c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">More limited version of SimplifyDemandedBits that can be used to "look
through" ops that don't contribute to the DemandedBits/DemandedElts - bitwise ops etc.  <br /></td></tr>
<tr class="separator:a4f85f5016df4fe07ad95d18e4ba5b99c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ee82b58bd297afac9a9a34fd17f5e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#add3ee82b58bd297afac9a9a34fd17f5e">SimplifyMultipleUseDemandedBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:add3ee82b58bd297afac9a9a34fd17f5e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all elements.  <br /></td></tr>
<tr class="separator:add3ee82b58bd297afac9a9a34fd17f5e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57aa9aca1eaf764d871cf7df9521c3d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a57aa9aca1eaf764d871cf7df9521c3d3">SimplifyMultipleUseDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a57aa9aca1eaf764d871cf7df9521c3d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all bits from only some vector elements.  <br /></td></tr>
<tr class="separator:a57aa9aca1eaf764d871cf7df9521c3d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a13766ecddfb7da212a5b7623dd58725f">SimplifyDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedEltMask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0, <a class="el" href="classbool.html">bool</a> AssumeSingleUse=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look at Vector Op.  <br /></td></tr>
<tr class="separator:a13766ecddfb7da212a5b7623dd58725f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4188562bbd0a11535924fa978f5b8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6a4188562bbd0a11535924fa978f5b8b">SimplifyDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6a4188562bbd0a11535924fa978f5b8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper wrapper around SimplifyDemandedVectorElts.  <br /></td></tr>
<tr class="separator:a6a4188562bbd0a11535924fa978f5b8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad0d7dc149e145475abe9f7c9769d93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aaad0d7dc149e145475abe9f7c9769d93">shouldSimplifyDemandedVectorElts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaad0d7dc149e145475abe9f7c9769d93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports simplifying demanded vector elements by converting them to undefs.  <br /></td></tr>
<tr class="separator:aaad0d7dc149e145475abe9f7c9769d93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907dc8a0ba3c57ca48f90fa885c42822 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a907dc8a0ba3c57ca48f90fa885c42822">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a907dc8a0ba3c57ca48f90fa885c42822 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <br /></td></tr>
<tr class="separator:a907dc8a0ba3c57ca48f90fa885c42822 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af2117bd386bdbed11ed20ee13f65376b">computeKnownBitsForTargetInstr</a> (<a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="BlockFrequencyInfo_8cpp.html#a882e33145fd2a17174b47d3f964a6b2d">Analysis</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <br /></td></tr>
<tr class="separator:af2117bd386bdbed11ed20ee13f65376b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd6f5f6112a6332044d8fb6c12a6050 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3bd6f5f6112a6332044d8fb6c12a6050">computeKnownAlignForTargetInstr</a> (<a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="BlockFrequencyInfo_8cpp.html#a882e33145fd2a17174b47d3f964a6b2d">Analysis</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3bd6f5f6112a6332044d8fb6c12a6050 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine the known alignment for the pointer value <code>R</code>.  <br /></td></tr>
<tr class="separator:a3bd6f5f6112a6332044d8fb6c12a6050 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183745ce185b10bf02c4de08104e3589 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a183745ce185b10bf02c4de08104e3589">computeKnownBitsForFrameIndex</a> (int FIOp, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a183745ce185b10bf02c4de08104e3589 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0.  <br /></td></tr>
<tr class="separator:a183745ce185b10bf02c4de08104e3589 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1f38797b68cb9a30a751a8802fffef inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a1e1f38797b68cb9a30a751a8802fffef">ComputeNumSignBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e1f38797b68cb9a30a751a8802fffef inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a class="el" href="classllvm_1_1Combiner.html" title="Combiner implementation.">Combiner</a>.  <br /></td></tr>
<tr class="separator:a1e1f38797b68cb9a30a751a8802fffef inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a296c88db1981a1f1a11fb478465c0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a29a296c88db1981a1f1a11fb478465c0">computeNumSignBitsForTargetInstr</a> (<a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="el" href="BlockFrequencyInfo_8cpp.html#a882e33145fd2a17174b47d3f964a6b2d">Analysis</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29a296c88db1981a1f1a11fb478465c0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method can be implemented by targets that want to expose additional information about sign bits to GlobalISel combiners.  <br /></td></tr>
<tr class="separator:a29a296c88db1981a1f1a11fb478465c0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a71cf568b5e1f19d6382926d2634acd2c">SimplifyDemandedVectorEltsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to simplify any target nodes based on the demanded vector elements, returning true on success.  <br /></td></tr>
<tr class="separator:a71cf568b5e1f19d6382926d2634acd2c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa8b94f8e9d7cd31e49c932250de8bf0e">SimplifyDemandedBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.  <br /></td></tr>
<tr class="separator:aa8b94f8e9d7cd31e49c932250de8bf0e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9ffeb949f6e945ab38edfca83ff24431">SimplifyMultipleUseDemandedBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1DemandedBits.html">DemandedBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">More limited version of SimplifyDemandedBits that can be used to "look
through" ops that don't contribute to the DemandedBits/DemandedElts - bitwise ops etc.  <br /></td></tr>
<tr class="separator:a9ffeb949f6e945ab38edfca83ff24431 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf9a0f19f80eb901b31813c02691fee inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adbf9a0f19f80eb901b31813c02691fee">isGuaranteedNotToBeUndefOrPoisonForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="ValueTracking_8cpp.html#a4346f62e0e1ee37b8c7877df168057f5aaa2fad9a8387f8d5f005f3e308ae676f">PoisonOnly</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adbf9a0f19f80eb901b31813c02691fee inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this function can prove that <code>Op</code> is never poison and, if <code>PoisonOnly</code> is false, does not have undef bits.  <br /></td></tr>
<tr class="separator:adbf9a0f19f80eb901b31813c02691fee inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7aaf249138fabe6013033160f83b3a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae7aaf249138fabe6013033160f83b3a2">canCreateUndefOrPoisonForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="ValueTracking_8cpp.html#a4346f62e0e1ee37b8c7877df168057f5aaa2fad9a8387f8d5f005f3e308ae676f">PoisonOnly</a>, <a class="el" href="classbool.html">bool</a> ConsiderFlags, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae7aaf249138fabe6013033160f83b3a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Op can create undef or poison from non-undef &amp; non-poison operands.  <br /></td></tr>
<tr class="separator:ae7aaf249138fabe6013033160f83b3a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa1e23426caed5f96a3f807b39f4c1b14">buildLegalVectorShuffle</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to build a legal vector shuffle using the provided parameters or equivalent variations.  <br /></td></tr>
<tr class="separator:aa1e23426caed5f96a3f807b39f4c1b14 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad0ca2613f95bcc8581dbc7cf80a3e3d6">getTargetConstantFromLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the constant pool value that will be loaded by LD.  <br /></td></tr>
<tr class="separator:ad0ca2613f95bcc8581dbc7cf80a3e3d6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb736aaf5669f1f58af004b85f21661 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8cb736aaf5669f1f58af004b85f21661">isKnownNeverNaNForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> SNaN=false, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8cb736aaf5669f1f58af004b85f21661 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>SNaN</code> is false,.  <br /></td></tr>
<tr class="separator:a8cb736aaf5669f1f58af004b85f21661 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39b8344ba817aaef1101ffbb545214b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab39b8344ba817aaef1101ffbb545214b">isSplatValueForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab39b8344ba817aaef1101ffbb545214b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if vector <code>Op</code> has the same value across all <code>DemandedElts</code>, indicating any elements which may be undef in the output <code>UndefElts</code>.  <br /></td></tr>
<tr class="separator:ab39b8344ba817aaef1101ffbb545214b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4568c6fee399b92f6971aa10266a89b0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a4568c6fee399b92f6971aa10266a89b0">isTargetCanonicalConstantNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4568c6fee399b92f6971aa10266a89b0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given Opc is considered a canonical constant for the target, which should not be transformed back into a BUILD_VECTOR.  <br /></td></tr>
<tr class="separator:a4568c6fee399b92f6971aa10266a89b0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b87590b82a99014fceab7b10b52c67 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac4b87590b82a99014fceab7b10b52c67">isConstTrueVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4b87590b82a99014fceab7b10b52c67 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the N is a constant or constant vector equal to the true value from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8" title="For targets without i1 registers, this gives the nature of the high-bits of boolean values held in ty...">getBooleanContents()</a>.  <br /></td></tr>
<tr class="separator:ac4b87590b82a99014fceab7b10b52c67 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaed395b080f8b47a0775847997f5040 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aaaed395b080f8b47a0775847997f5040">isConstFalseVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaaed395b080f8b47a0775847997f5040 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the N is a constant or constant vector equal to the false value from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8" title="For targets without i1 registers, this gives the nature of the high-bits of boolean values held in ty...">getBooleanContents()</a>.  <br /></td></tr>
<tr class="separator:aaaed395b080f8b47a0775847997f5040 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac39c56aa177d8ff22fcffe90bd43ca8a">isExtendedTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SExt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if <code>N</code> is a True value when extended to <code>VT</code>.  <br /></td></tr>
<tr class="separator:ac39c56aa177d8ff22fcffe90bd43ca8a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac16686da29a8a1a231b6a18209c7558c">SimplifySetCC</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classbool.html">bool</a> foldBooleans, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to simplify a setcc built with the specified operands and cc.  <br /></td></tr>
<tr class="separator:ac16686da29a8a1a231b6a18209c7558c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb3dd542dde309c8e94f2a54f041814 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5fb3dd542dde309c8e94f2a54f041814">unwrapAddress</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5fb3dd542dde309c8e94f2a54f041814 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adaa48a9ffc9de44a999a9862667ce082">isGAPlusOffset</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&amp;GA, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true (and the <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> and the offset) if the node is a GlobalAddress + offset.  <br /></td></tr>
<tr class="separator:adaa48a9ffc9de44a999a9862667ce082 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae68e9d64fc90ea5529fd680ffa730f93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae68e9d64fc90ea5529fd680ffa730f93">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae68e9d64fc90ea5529fd680ffa730f93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <br /></td></tr>
<tr class="separator:ae68e9d64fc90ea5529fd680ffa730f93 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acadf633df07f9e11330ae99edf3e1bb7">isDesirableToCommuteWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.  <br /></td></tr>
<tr class="separator:acadf633df07f9e11330ae99edf3e1bb7 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10338eadd129baf2b64756673c1ea883 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a10338eadd129baf2b64756673c1ea883">isDesirableToCommuteWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classbool.html">bool</a> IsAfterLegal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a10338eadd129baf2b64756673c1ea883 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">GlobalISel - return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.  <br /></td></tr>
<tr class="separator:a10338eadd129baf2b64756673c1ea883 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f691332d3b84bef71821427b0c676dd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8f691332d3b84bef71821427b0c676dd">isDesirableToPullExtFromShl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8f691332d3b84bef71821427b0c676dd inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">GlobalISel - return true if it's profitable to perform the combine: shl ([sza]ext x), y =&gt; zext (shl x, y)  <br /></td></tr>
<tr class="separator:a8f691332d3b84bef71821427b0c676dd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79ec6f151d15fbecd05a6d0c47c3729 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac14a71b7c36f34100de107aadccc5578">AndOrSETCCFoldKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad79ec6f151d15fbecd05a6d0c47c3729">isDesirableToCombineLogicOpOfSETCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *LogicOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *SETCC0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *SETCC1) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad79ec6f151d15fbecd05a6d0c47c3729 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa536ba062854f0951a19b7457665c96 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aaa536ba062854f0951a19b7457665c96">isDesirableToCommuteXorWithShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaa536ba062854f0951a19b7457665c96 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT.  <br /></td></tr>
<tr class="separator:aaa536ba062854f0951a19b7457665c96 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c66bde62e1fbe747611b8d385ad6c9a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7c66bde62e1fbe747611b8d385ad6c9a">isTypeDesirableForOp</a> (<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7c66bde62e1fbe747611b8d385ad6c9a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has native support for the specified value type and it is 'desirable' to use the type for the given node type.  <br /></td></tr>
<tr class="separator:a7c66bde62e1fbe747611b8d385ad6c9a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aff7c382c626528004a59c365a2bc7e98">isDesirableToTransformToIntegerOp</a> (<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.  <br /></td></tr>
<tr class="separator:aff7c382c626528004a59c365a2bc7e98 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a67dd43e2dfeed538828a0028fef372d3">IsDesirableToPromoteOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method query the target whether it is beneficial for dag combiner to promote the specified node.  <br /></td></tr>
<tr class="separator:a67dd43e2dfeed538828a0028fef372d3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a17694ad399c24aae0d2c0ecfbecfea5a">supportSwiftError</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports swifterror attribute.  <br /></td></tr>
<tr class="separator:a17694ad399c24aae0d2c0ecfbecfea5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf63d5761e47f6e642a82cab1abda28f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adf63d5761e47f6e642a82cab1abda28f">supportSplitCSR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf63d5761e47f6e642a82cab1abda28f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.  <br /></td></tr>
<tr class="separator:adf63d5761e47f6e642a82cab1abda28f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0160cf5c2cae2754444db153907790a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0160cf5c2cae2754444db153907790a2">supportKCFIBundles</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0160cf5c2cae2754444db153907790a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports kcfi operand bundles.  <br /></td></tr>
<tr class="separator:a0160cf5c2cae2754444db153907790a2 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15229fc1a15ce3693166d66a0994334 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa15229fc1a15ce3693166d66a0994334">initializeSplitCSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa15229fc1a15ce3693166d66a0994334 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform necessary initialization to handle a subset of CSRs explicitly via copies.  <br /></td></tr>
<tr class="separator:aa15229fc1a15ce3693166d66a0994334 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73bf38dbdcdff5a2befaff46205f3541 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a73bf38dbdcdff5a2befaff46205f3541">insertCopiesSplitCSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * &gt; &amp;Exits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a73bf38dbdcdff5a2befaff46205f3541 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert explicit copies in entry and exit blocks.  <br /></td></tr>
<tr class="separator:a73bf38dbdcdff5a2befaff46205f3541 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956c187916cdd70fd64153948acb7922 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a956c187916cdd70fd64153948acb7922">getNegatedExpression</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOps, <a class="el" href="classbool.html">bool</a> OptForSize, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp;<a class="el" href="namespacellvm.html#ad9aec174a47e3bb24de75c8b3035b868">Cost</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a956c187916cdd70fd64153948acb7922 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the newly negated expression if the cost is not expensive and set the cost in <code>Cost</code> to indicate that if it is cheaper or neutral to do the negation.  <br /></td></tr>
<tr class="separator:a956c187916cdd70fd64153948acb7922 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1e2f811ae9139b9543751585239443 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2f1e2f811ae9139b9543751585239443">getCheaperOrNeutralNegatedExpression</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOps, <a class="el" href="classbool.html">bool</a> OptForSize, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> <a class="el" href="DFAJumpThreading_8cpp.html#aa7c006860d37cf6192a6339a35743888">CostThreshold</a>=<a class="el" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84ae9bb5320b3890b6747c91b5a71ae5a01">NegatibleCost::Neutral</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2f1e2f811ae9139b9543751585239443 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fe15bdf777438d3ff912a613650642 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a48fe15bdf777438d3ff912a613650642">getCheaperNegatedExpression</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOps, <a class="el" href="classbool.html">bool</a> OptForSize, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a48fe15bdf777438d3ff912a613650642 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the helper function to return the newly negated expression only when the cost is cheaper.  <br /></td></tr>
<tr class="separator:a48fe15bdf777438d3ff912a613650642 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235b6c220471b5f4e283c7ed685e0005 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a235b6c220471b5f4e283c7ed685e0005">getNegatedExpression</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> LegalOps, <a class="el" href="classbool.html">bool</a> OptForSize, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a235b6c220471b5f4e283c7ed685e0005 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the helper function to return the newly negated expression if the cost is not expensive.  <br /></td></tr>
<tr class="separator:a235b6c220471b5f4e283c7ed685e0005 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bcd59b7c8b892b3252d10a6ebf8370 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a67bcd59b7c8b892b3252d10a6ebf8370">splitValueIntoRegisterParts</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Parts, <a class="el" href="classunsigned.html">unsigned</a> NumParts, <a class="el" href="classllvm_1_1MVT.html">MVT</a> PartVT, std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a67bcd59b7c8b892b3252d10a6ebf8370 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific splitting of values into parts that fit a register storing a legal type.  <br /></td></tr>
<tr class="separator:a67bcd59b7c8b892b3252d10a6ebf8370 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4fa73063019f286fb23ac86df8839e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ade4fa73063019f286fb23ac86df8839e">checkForPhysRegDependency</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Def, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1User.html">User</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;PhysReg, int &amp;<a class="el" href="namespacellvm.html#ad9aec174a47e3bb24de75c8b3035b868">Cost</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ade4fa73063019f286fb23ac86df8839e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the target to handle physreg-carried dependency in target-specific way.  <br /></td></tr>
<tr class="separator:ade4fa73063019f286fb23ac86df8839e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7271d32a363f6f4c4d632f1bf4986b33 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7271d32a363f6f4c4d632f1bf4986b33">joinRegisterPartsIntoValue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Parts, <a class="el" href="classunsigned.html">unsigned</a> NumParts, <a class="el" href="classllvm_1_1MVT.html">MVT</a> PartVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValueVT, std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7271d32a363f6f4c4d632f1bf4986b33 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific combining of register parts into its original value.  <br /></td></tr>
<tr class="separator:a7271d32a363f6f4c4d632f1bf4986b33 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0296381d01e49bf5c4cbe0f3dc07187 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab0296381d01e49bf5c4cbe0f3dc07187">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>, <a class="el" href="classbool.html">bool</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab0296381d01e49bf5c4cbe0f3dc07187 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.  <br /></td></tr>
<tr class="separator:ab0296381d01e49bf5c4cbe0f3dc07187 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a85c180916a0b56a2cf0168cb2fa79d44">LowerCallTo</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function lowers an abstract call to a function into an actual call.  <br /></td></tr>
<tr class="separator:a85c180916a0b56a2cf0168cb2fa79d44 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7446faa85fb7b6ebdbd136f514eee0af inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7446faa85fb7b6ebdbd136f514eee0af">LowerCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7446faa85fb7b6ebdbd136f514eee0af inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower calls into the specified DAG.  <br /></td></tr>
<tr class="separator:a7446faa85fb7b6ebdbd136f514eee0af inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c36d5b8de34e8f925d02cc2c4000e3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad7c36d5b8de34e8f925d02cc2c4000e3">HandleByVal</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> *, <a class="el" href="classunsigned.html">unsigned</a> &amp;, <a class="el" href="structllvm_1_1Align.html">Align</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7c36d5b8de34e8f925d02cc2c4000e3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific cleanup for formal ByVal parameters.  <br /></td></tr>
<tr class="separator:ad7c36d5b8de34e8f925d02cc2c4000e3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8baf41573cc50b4fc3a97be275df7f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adf8baf41573cc50b4fc3a97be275df7f">CanLowerReturn</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;, <a class="el" href="classbool.html">bool</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf8baf41573cc50b4fc3a97be275df7f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.  <br /></td></tr>
<tr class="separator:adf8baf41573cc50b4fc3a97be275df7f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ab87c087e9c55f4acc89ebe8ecbd5c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac7ab87c087e9c55f4acc89ebe8ecbd5c">LowerReturn</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>, <a class="el" href="classbool.html">bool</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac7ab87c087e9c55f4acc89ebe8ecbd5c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.  <br /></td></tr>
<tr class="separator:ac7ab87c087e9c55f4acc89ebe8ecbd5c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a138a6e09184eae2d1d412cd4e8d60e11">isUsedByReturnOnly</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if result of the specified node is used by a return node only.  <br /></td></tr>
<tr class="separator:a138a6e09184eae2d1d412cd4e8d60e11 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4502810d1edc3d8931681159af36d3b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae4502810d1edc3d8931681159af36d3b">mayBeEmittedAsTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae4502810d1edc3d8931681159af36d3b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target may be able emit the call instruction as a tail call.  <br /></td></tr>
<tr class="separator:ae4502810d1edc3d8931681159af36d3b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8679ec121c8686f55a219722a5bb1237 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8679ec121c8686f55a219722a5bb1237">getClearCacheBuiltinName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8679ec121c8686f55a219722a5bb1237 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the builtin name for the __builtin___clear_cache intrinsic Default is to invoke the clear cache library call.  <br /></td></tr>
<tr class="separator:a8679ec121c8686f55a219722a5bb1237 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349007dec8d5a6ab5e7d338c282003ca inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a349007dec8d5a6ab5e7d338c282003ca">getRegisterByName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a349007dec8d5a6ab5e7d338c282003ca inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register ID of the name passed in.  <br /></td></tr>
<tr class="separator:a349007dec8d5a6ab5e7d338c282003ca inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2b10a312e4ab7eb05f1b88f6e5eb8e56">getTypeForExtReturn</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type that should be used to zero or sign extend a zeroext/signext integer return value.  <br /></td></tr>
<tr class="separator:a2b10a312e4ab7eb05f1b88f6e5eb8e56 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9df75d2d0cb54ed147aaf46cd2b1e84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac9df75d2d0cb54ed147aaf46cd2b1e84">functionArgumentNeedsConsecutiveRegisters</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9df75d2d0cb54ed147aaf46cd2b1e84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers.  <br /></td></tr>
<tr class="separator:ac9df75d2d0cb54ed147aaf46cd2b1e84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac030eb4ba5f177779c4f903fabfdb285">shouldSplitFunctionArgumentsAsLittleEndian</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">For most targets, an LLVM type must be broken down into multiple smaller types.  <br /></td></tr>
<tr class="separator:ac030eb4ba5f177779c4f903fabfdb285 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87e9267a35f4fd6e8e3b66910ac5dea inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad87e9267a35f4fd6e8e3b66910ac5dea">getScratchRegisters</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad87e9267a35f4fd6e8e3b66910ac5dea inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0 terminated array of registers that can be safely used as scratch registers.  <br /></td></tr>
<tr class="separator:ad87e9267a35f4fd6e8e3b66910ac5dea inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62b35c70e62f4a9d4c3e9117de615e4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac62b35c70e62f4a9d4c3e9117de615e4">getRoundingControlRegisters</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac62b35c70e62f4a9d4c3e9117de615e4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.  <br /></td></tr>
<tr class="separator:ac62b35c70e62f4a9d4c3e9117de615e4 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a4c8ebb50f3043a4715d5a182288e8c82">prepareVolatileOrAtomicLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to prepare for a volatile or atomic load.  <br /></td></tr>
<tr class="separator:a4c8ebb50f3043a4715d5a182288e8c82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae0dc891688dc49785f177d7e5a000b63">LowerOperationWrapper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but legal result types.  <br /></td></tr>
<tr class="separator:ae0dc891688dc49785f177d7e5a000b63 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a9b820acc149ac0fad2c1a0a19e3eb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac4a9b820acc149ac0fad2c1a0a19e3eb">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4a9b820acc149ac0fad2c1a0a19e3eb inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <br /></td></tr>
<tr class="separator:ac4a9b820acc149ac0fad2c1a0a19e3eb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134fd88697c3564433ba71a0202153e6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a134fd88697c3564433ba71a0202153e6">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a134fd88697c3564433ba71a0202153e6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type.  <br /></td></tr>
<tr class="separator:a134fd88697c3564433ba71a0202153e6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e790c9b8a58da97902f450571d237c8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6e790c9b8a58da97902f450571d237c8">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6e790c9b8a58da97902f450571d237c8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <br /></td></tr>
<tr class="separator:a6e790c9b8a58da97902f450571d237c8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb05aefedc1e93f32b6061a23542d508 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#adb05aefedc1e93f32b6061a23542d508">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adb05aefedc1e93f32b6061a23542d508 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel.  <br /></td></tr>
<tr class="separator:adb05aefedc1e93f32b6061a23542d508 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4f7b25e91df6bdcdfde5c53eda539d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aae4f7b25e91df6bdcdfde5c53eda539d">verifyReturnAddressArgumentIsConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aae4f7b25e91df6bdcdfde5c53eda539d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa394506e609b72337e9c664ef264db8b">ExpandInlineAsm</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.  <br /></td></tr>
<tr class="separator:aa394506e609b72337e9c664ef264db8b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37c33cd1796e553461f26aefbf498fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">AsmOperandInfoVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab37c33cd1796e553461f26aefbf498fa">ParseConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallBase.html">CallBase</a> &amp;Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab37c33cd1796e553461f26aefbf498fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split up the constraint string from the inline assembly value into the specific constraints and their prefixes, and also tie in the associated operand values.  <br /></td></tr>
<tr class="separator:ab37c33cd1796e553461f26aefbf498fa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a039b096d4eba5c5293451f12200cd011">getMultipleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, int maIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint type and operand type and determine a weight value.  <br /></td></tr>
<tr class="separator:a039b096d4eba5c5293451f12200cd011 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9609e4232b2d3ff707a9225ea295420d">getSingleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint string and operand type and determine a weight value.  <br /></td></tr>
<tr class="separator:a9609e4232b2d3ff707a9225ea295420d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acb82500e7e47e76d087ce8606ae8e625">ComputeConstraintToUse</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;OpInfo, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *DAG=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines the constraint code and constraint type to use for the specific <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html" title="This contains information for each constraint that we are lowering.">AsmOperandInfo</a>, setting OpInfo.ConstraintCode and OpInfo.ConstraintType.  <br /></td></tr>
<tr class="separator:acb82500e7e47e76d087ce8606ae8e625 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef5081d01bdfeac5defece3566fe14c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">getConstraintType</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5ef5081d01bdfeac5defece3566fe14c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a constraint, return the type of constraint it is for this target.  <br /></td></tr>
<tr class="separator:a5ef5081d01bdfeac5defece3566fe14c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efc1d2ed967f3456f1cf00a43f6f56d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a0c572d6810211a80e26729c2d3cb0a6d">ConstraintGroup</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9efc1d2ed967f3456f1cf00a43f6f56d">getConstraintPreferences</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;OpInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9efc1d2ed967f3456f1cf00a43f6f56d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an OpInfo with list of constraints codes as strings, return a sorted Vector of pairs of constraint codes and their types in priority of what we'd prefer to lower them as.  <br /></td></tr>
<tr class="separator:a9efc1d2ed967f3456f1cf00a43f6f56d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6212c76af6dce96dfd1b788278f7239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa6212c76af6dce96dfd1b788278f7239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <br /></td></tr>
<tr class="separator:aa6212c76af6dce96dfd1b788278f7239 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acbc2d34d9a6d35b63a04f0ae20136c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3acbc2d34d9a6d35b63a04f0ae20136c">getInlineAsmMemConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3acbc2d34d9a6d35b63a04f0ae20136c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7f014d86215983a968bd908b7e40c5c3">LowerXConstraint</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.  <br /></td></tr>
<tr class="separator:a7f014d86215983a968bd908b7e40c5c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7915f9d034072de32740f9395c9b1fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad7915f9d034072de32740f9395c9b1fb">LowerAsmOperandForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7915f9d034072de32740f9395c9b1fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower the specified operand into the Ops vector.  <br /></td></tr>
<tr class="separator:ad7915f9d034072de32740f9395c9b1fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b6a1e9cfd790f32e37b4cc8a5f17c6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa0b6a1e9cfd790f32e37b4cc8a5f17c6">LowerAsmOutputForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Glue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;OpInfo, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa0b6a1e9cfd790f32e37b4cc8a5f17c6 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb8a2bf7d82cabfdbc17aced23c5345 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acbb8a2bf7d82cabfdbc17aced23c5345">CollectTargetIntrinsicOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acbb8a2bf7d82cabfdbc17aced23c5345 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f999a919162f7473555e2baf045bfc inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af6f999a919162f7473555e2baf045bfc">BuildSDIV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsAfterLegalization, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af6f999a919162f7473555e2baf045bfc inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">ISD::SDIV</a> node expressing a divide by constant, return a DAG expression to select that will generate the same value by multiplying by a magic number.  <br /></td></tr>
<tr class="separator:af6f999a919162f7473555e2baf045bfc inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab02cae39021298de712f76e16cbc9fd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aab02cae39021298de712f76e16cbc9fd">BuildUDIV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsAfterLegalization, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aab02cae39021298de712f76e16cbc9fd inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">ISD::UDIV</a> node expressing a divide by constant, return a DAG expression to select that will generate the same value by multiplying by a magic number.  <br /></td></tr>
<tr class="separator:aab02cae39021298de712f76e16cbc9fd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03910a87af5f3e5cd852dda363c4604b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a03910a87af5f3e5cd852dda363c4604b">buildSDIVPow2WithCMov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03910a87af5f3e5cd852dda363c4604b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build sdiv by power-of-2 with conditional move instructions Ref: "Hacker's Delight" by Henry Warren 10-1 If conditional move/branch is preferred, we lower sdiv x, +/-2**k into: bgez x, label add x, x, 2**k-1 label: sra res, x, k neg res, res (when the divisor is negative)  <br /></td></tr>
<tr class="separator:a03910a87af5f3e5cd852dda363c4604b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af733c4038dc9aeec1b4a4bc962fa2412 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af733c4038dc9aeec1b4a4bc962fa2412">BuildSDIVPow2</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af733c4038dc9aeec1b4a4bc962fa2412 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.  <br /></td></tr>
<tr class="separator:af733c4038dc9aeec1b4a4bc962fa2412 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7cb7f84d8be2c76df1936f03c598a39 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af7cb7f84d8be2c76df1936f03c598a39">BuildSREMPow2</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af7cb7f84d8be2c76df1936f03c598a39 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets may override this function to provide custom SREM lowering for power-of-2 denominators.  <br /></td></tr>
<tr class="separator:af7cb7f84d8be2c76df1936f03c598a39 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad540ba702458038e9dfc70c04d4286ec">combineRepeatedFPDivisors</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether this target prefers to combine FDIVs with the same divisor.  <br /></td></tr>
<tr class="separator:ad540ba702458038e9dfc70c04d4286ec inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5c79ba78f8b97824689ec83267d746 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0f5c79ba78f8b97824689ec83267d746">getSqrtEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>, int &amp;RefinementSteps, <a class="el" href="classbool.html">bool</a> &amp;UseOneConstNR, <a class="el" href="classbool.html">bool</a> Reciprocal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0f5c79ba78f8b97824689ec83267d746 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hooks for building estimates in place of slower divisions and square roots.  <br /></td></tr>
<tr class="separator:a0f5c79ba78f8b97824689ec83267d746 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5246df5bc35196f7cb5effeaed9f964 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad5246df5bc35196f7cb5effeaed9f964">createSelectForFMINNUM_FMAXNUM</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad5246df5bc35196f7cb5effeaed9f964 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert the fminnum/fmaxnum to a compare/select sequence.  <br /></td></tr>
<tr class="separator:ad5246df5bc35196f7cb5effeaed9f964 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e4a07bf2d469f04b430edb380ee1b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa4e4a07bf2d469f04b430edb380ee1b5">getRecipEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>, int &amp;RefinementSteps) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa4e4a07bf2d469f04b430edb380ee1b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a reciprocal estimate value for the input operand.  <br /></td></tr>
<tr class="separator:aa4e4a07bf2d469f04b430edb380ee1b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d911113ba470f43e75bfb76e61faf8d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9d911113ba470f43e75bfb76e61faf8d">getSqrtInputTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1DenormalMode.html">DenormalMode</a> &amp;<a class="el" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9d911113ba470f43e75bfb76e61faf8d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a target-dependent comparison result if the input operand is suitable for use with a square root estimate calculation.  <br /></td></tr>
<tr class="separator:a9d911113ba470f43e75bfb76e61faf8d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1a92af13465b269b22fb6b1cddffaf inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#abd1a92af13465b269b22fb6b1cddffaf">getSqrtResultForDenormInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abd1a92af13465b269b22fb6b1cddffaf inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a target-dependent result if the input operand is not suitable for use with a square root estimate calculation.  <br /></td></tr>
<tr class="separator:abd1a92af13465b269b22fb6b1cddffaf inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f23324695cbe752e5844b472d9f2c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af8f23324695cbe752e5844b472d9f2c3">expandMUL_LOHI</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Result, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HiLoVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af8f23324695cbe752e5844b472d9f2c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a MUL or [US]MUL_LOHI of n-bit values into two or four nodes, respectively, each computing an n/2-bit part of the result.  <br /></td></tr>
<tr class="separator:af8f23324695cbe752e5844b472d9f2c3 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a099c022f48b2d827b57369984102288f">expandMUL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HiLoVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aff813db965c76a7e0f64c426cded6534">MulExpansionKind</a> Kind, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a MUL into two nodes.  <br /></td></tr>
<tr class="separator:a099c022f48b2d827b57369984102288f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbb5470864ad6605358c0ca545eb816 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8cbb5470864ad6605358c0ca545eb816">expandDIVREMByConstant</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Result, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HiLoVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LL=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LH=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8cbb5470864ad6605358c0ca545eb816 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to expand an n-bit div/rem/divrem by constant using a n/2-bit urem by constant and other arithmetic ops.  <br /></td></tr>
<tr class="separator:a8cbb5470864ad6605358c0ca545eb816 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac235e5942edbad0726778d5de323e0cf inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac235e5942edbad0726778d5de323e0cf">expandFunnelShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac235e5942edbad0726778d5de323e0cf inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand funnel shift.  <br /></td></tr>
<tr class="separator:ac235e5942edbad0726778d5de323e0cf inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7132042cb8b5d655e4bd58e346bc820 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ad7132042cb8b5d655e4bd58e346bc820">expandROT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classbool.html">bool</a> AllowVectorOps, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7132042cb8b5d655e4bd58e346bc820 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand rotations.  <br /></td></tr>
<tr class="separator:ad7132042cb8b5d655e4bd58e346bc820 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2df7595bc1ca95875194e801eb0831c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ae2df7595bc1ca95875194e801eb0831c">expandShiftParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae2df7595bc1ca95875194e801eb0831c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand shift-by-parts.  <br /></td></tr>
<tr class="separator:ae2df7595bc1ca95875194e801eb0831c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a9f3f6cd0784625e11013d812e56b259a">expandFP_TO_SINT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand float(f32) to SINT(i64) conversion.  <br /></td></tr>
<tr class="separator:a9f3f6cd0784625e11013d812e56b259a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6fe22335c423eff43d9ea9ff58c1a8db">expandFP_TO_UINT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand float to UINT conversion.  <br /></td></tr>
<tr class="separator:a6fe22335c423eff43d9ea9ff58c1a8db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af891179ec1a3f9e9bfaedede7d68783e">expandUINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand UINT(i64) to double(f64) conversion.  <br /></td></tr>
<tr class="separator:af891179ec1a3f9e9bfaedede7d68783e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ada7446963e28dafe99e2fcf693f4407a">expandFMINNUM_FMAXNUM</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand fminnum/fmaxnum into fminnum_ieee/fmaxnum_ieee with quieted inputs.  <br /></td></tr>
<tr class="separator:ada7446963e28dafe99e2fcf693f4407a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f08b0e2eee386c64ab87436410e9db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a46f08b0e2eee386c64ab87436410e9db">expandFP_TO_INT_SAT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a46f08b0e2eee386c64ab87436410e9db inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand FP_TO_[US]INT_SAT into FP_TO_[US]INT and selects or min/max.  <br /></td></tr>
<tr class="separator:a46f08b0e2eee386c64ab87436410e9db inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44eeea9598daebb9c2dc2c43f02287b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a44eeea9598daebb9c2dc2c43f02287b5">expandIS_FPCLASS</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ResultVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="namespacellvm.html#a76921eddf6329af860916f3278ef1d1d">FPClassTest</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a>, <a class="el" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a44eeea9598daebb9c2dc2c43f02287b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand check for floating point class.  <br /></td></tr>
<tr class="separator:a44eeea9598daebb9c2dc2c43f02287b5 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8169a107c2b941a9c2504bb5d22331a1 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8169a107c2b941a9c2504bb5d22331a1">expandCTPOP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8169a107c2b941a9c2504bb5d22331a1 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTPOP nodes.  <br /></td></tr>
<tr class="separator:a8169a107c2b941a9c2504bb5d22331a1 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87f70f51bc37bde7e6bbd8b1d84726e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac87f70f51bc37bde7e6bbd8b1d84726e">expandVPCTPOP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac87f70f51bc37bde7e6bbd8b1d84726e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand VP_CTPOP nodes.  <br /></td></tr>
<tr class="separator:ac87f70f51bc37bde7e6bbd8b1d84726e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b92ee9c5d6e9d4bec2ca1064091381 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a35b92ee9c5d6e9d4bec2ca1064091381">expandCTLZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35b92ee9c5d6e9d4bec2ca1064091381 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTLZ/CTLZ_ZERO_UNDEF nodes.  <br /></td></tr>
<tr class="separator:a35b92ee9c5d6e9d4bec2ca1064091381 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060643cd486cc89888445e758f5b270e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a060643cd486cc89888445e758f5b270e">expandVPCTLZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a060643cd486cc89888445e758f5b270e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand VP_CTLZ/VP_CTLZ_ZERO_UNDEF nodes.  <br /></td></tr>
<tr class="separator:a060643cd486cc89888445e758f5b270e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5e243fcdaefa1d19ac0ba7f15c4591 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8c5e243fcdaefa1d19ac0ba7f15c4591">CTTZTableLookup</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> NumBitsPerElt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c5e243fcdaefa1d19ac0ba7f15c4591 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTTZ via Table Lookup.  <br /></td></tr>
<tr class="separator:a8c5e243fcdaefa1d19ac0ba7f15c4591 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36667800244fd25561bfa51041058103 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a36667800244fd25561bfa51041058103">expandCTTZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a36667800244fd25561bfa51041058103 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand CTTZ/CTTZ_ZERO_UNDEF nodes.  <br /></td></tr>
<tr class="separator:a36667800244fd25561bfa51041058103 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda2deb78c222a106bbd8c5cef0830b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#acda2deb78c222a106bbd8c5cef0830b8">expandVPCTTZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acda2deb78c222a106bbd8c5cef0830b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand VP_CTTZ/VP_CTTZ_ZERO_UNDEF nodes.  <br /></td></tr>
<tr class="separator:acda2deb78c222a106bbd8c5cef0830b8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c6a1f325fca72d8ae832c79b6f2daa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a60c6a1f325fca72d8ae832c79b6f2daa">expandABS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsNegative=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a60c6a1f325fca72d8ae832c79b6f2daa inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand ABS nodes.  <br /></td></tr>
<tr class="separator:a60c6a1f325fca72d8ae832c79b6f2daa inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0aed28b4707f7dd7097d20be61c56a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a3a0aed28b4707f7dd7097d20be61c56a">expandABD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3a0aed28b4707f7dd7097d20be61c56a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand ABDS/ABDU nodes.  <br /></td></tr>
<tr class="separator:a3a0aed28b4707f7dd7097d20be61c56a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8601502de5ff2343a23ec908bbb9b406 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8601502de5ff2343a23ec908bbb9b406">expandBSWAP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8601502de5ff2343a23ec908bbb9b406 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand BSWAP nodes.  <br /></td></tr>
<tr class="separator:a8601502de5ff2343a23ec908bbb9b406 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1be2f51c692451e5ed13c9ced14a5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2c1be2f51c692451e5ed13c9ced14a5a">expandVPBSWAP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2c1be2f51c692451e5ed13c9ced14a5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand VP_BSWAP nodes.  <br /></td></tr>
<tr class="separator:a2c1be2f51c692451e5ed13c9ced14a5a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36474c29cc60116cc07b7d18d1dded13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a36474c29cc60116cc07b7d18d1dded13">expandBITREVERSE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a36474c29cc60116cc07b7d18d1dded13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand BITREVERSE nodes.  <br /></td></tr>
<tr class="separator:a36474c29cc60116cc07b7d18d1dded13 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60582e34db70c3807f163839e146eb6b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a60582e34db70c3807f163839e146eb6b">expandVPBITREVERSE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a60582e34db70c3807f163839e146eb6b inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand VP_BITREVERSE nodes.  <br /></td></tr>
<tr class="separator:a60582e34db70c3807f163839e146eb6b inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aa58ff0adf7c1110a878f5a98abd087ba">scalarizeVectorLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn load of vector type into a load of the individual elements.  <br /></td></tr>
<tr class="separator:aa58ff0adf7c1110a878f5a98abd087ba inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af840a92041720670b3ddb0abadaa84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1af840a92041720670b3ddb0abadaa84 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a77a694c3edbcb15c7e8319a3c37ec485">expandUnalignedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors.  <br /></td></tr>
<tr class="separator:a77a694c3edbcb15c7e8319a3c37ec485 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a5194f2db1b9c25d2dd3f0302d428430e">expandUnalignedStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors.  <br /></td></tr>
<tr class="separator:a5194f2db1b9c25d2dd3f0302d428430e inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aacc24244f1c711d681342958b1efe214">IncrementMemoryAddress</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DataVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsCompressedMemory) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increments memory address <code>Addr</code> according to the type of the value <code>DataVT</code> that should be stored.  <br /></td></tr>
<tr class="separator:aacc24244f1c711d681342958b1efe214 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac9ed6848d132dfc4cdd7545832804916">getVectorElementPointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecPtr, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a pointer to vector element <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>.  <br /></td></tr>
<tr class="separator:ac9ed6848d132dfc4cdd7545832804916 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f755cf3f22921e11922f61cb68b1a18 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a8f755cf3f22921e11922f61cb68b1a18">getVectorSubVecPointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecPtr, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SubVecVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8f755cf3f22921e11922f61cb68b1a18 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a pointer to a sub-vector of type <code>SubVecVT</code> at index <code>Idx</code> located in memory for a vector of type <code>VecVT</code> starting at a base address of <code>VecPtr</code>.  <br /></td></tr>
<tr class="separator:a8f755cf3f22921e11922f61cb68b1a18 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07f5608b45a2a7489aa58374ebf9d0a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af07f5608b45a2a7489aa58374ebf9d0a">expandIntMINMAX</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af07f5608b45a2a7489aa58374ebf9d0a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US][MIN|MAX].  <br /></td></tr>
<tr class="separator:af07f5608b45a2a7489aa58374ebf9d0a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0229015cd9266cde771a2748ed84758d">expandAddSubSat</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US][ADD|SUB]SAT.  <br /></td></tr>
<tr class="separator:a0229015cd9266cde771a2748ed84758d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404869a1344f5f28b149faeeae267918 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a404869a1344f5f28b149faeeae267918">expandShlSat</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a404869a1344f5f28b149faeeae267918 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US]SHLSAT.  <br /></td></tr>
<tr class="separator:a404869a1344f5f28b149faeeae267918 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#aea8004e0e191218d92f8699ef35f95cb">expandFixedPointMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[U|S]MULFIX[SAT].  <br /></td></tr>
<tr class="separator:aea8004e0e191218d92f8699ef35f95cb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac9329741a630c829cd29e00d86363f17">expandFixedPointDiv</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classunsigned.html">unsigned</a> Scale, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US]DIVFIX[SAT].  <br /></td></tr>
<tr class="separator:ac9329741a630c829cd29e00d86363f17 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#af468635c22fce958df78508e85aba57a">expandUADDSUBO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of ISD::U(ADD|SUB)O.  <br /></td></tr>
<tr class="separator:af468635c22fce958df78508e85aba57a inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a6036d63e9f5b40ee7332e065e9e7da07">expandSADDSUBO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of ISD::S(ADD|SUB)O.  <br /></td></tr>
<tr class="separator:a6036d63e9f5b40ee7332e065e9e7da07 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a0708b6269ed83d16f576dfa263c969f8">expandMULO</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Overflow, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>::[US]MULO.  <br /></td></tr>
<tr class="separator:a0708b6269ed83d16f576dfa263c969f8 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a61d67d9dc208e6d887cbc979797d5a22">expandVecReduce</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a VECREDUCE_* into an explicit calculation.  <br /></td></tr>
<tr class="separator:a61d67d9dc208e6d887cbc979797d5a22 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cc2fa29205249731902cfc480cb79d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a32cc2fa29205249731902cfc480cb79d">expandVecReduceSeq</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a32cc2fa29205249731902cfc480cb79d inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand a VECREDUCE_SEQ_* into an explicit ordered calculation.  <br /></td></tr>
<tr class="separator:a32cc2fa29205249731902cfc480cb79d inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ad96f69f9b8386dbccfeb4a2948024 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a74ad96f69f9b8386dbccfeb4a2948024">expandREM</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Result, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a74ad96f69f9b8386dbccfeb4a2948024 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand an SREM or UREM using SDIV/UDIV or SDIVREM/UDIVREM, if legal.  <br /></td></tr>
<tr class="separator:a74ad96f69f9b8386dbccfeb4a2948024 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7a138f1343bed87e10cff83e51b903 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7c7a138f1343bed87e10cff83e51b903">expandVectorSplice</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7c7a138f1343bed87e10cff83e51b903 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method for building the DAG expansion of <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad55a17543ef86f6d46aebb45028a9067" title="VECTOR_SPLICE(VEC1, VEC2, IMM) - Returns a subvector of the same type as VEC1/VEC2 from CONCAT_VECTOR...">ISD::VECTOR_SPLICE</a>.  <br /></td></tr>
<tr class="separator:a7c7a138f1343bed87e10cff83e51b903 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33a5da0df477feb5fc2df83ee638855 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ac33a5da0df477feb5fc2df83ee638855">LegalizeSetCCCondCode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EVL, <a class="el" href="classbool.html">bool</a> &amp;NeedInvert, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="el" href="classbool.html">bool</a> IsSignaling=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac33a5da0df477feb5fc2df83ee638855 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize a SETCC or VP_SETCC with given LHS and RHS and condition code CC on the current target.  <br /></td></tr>
<tr class="separator:ac33a5da0df477feb5fc2df83ee638855 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ee18d088fd0e8eea95d27156bd6d82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#ab2ee18d088fd0e8eea95d27156bd6d82">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2ee18d088fd0e8eea95d27156bd6d82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <br /></td></tr>
<tr class="separator:ab2ee18d088fd0e8eea95d27156bd6d82 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c48a76a7958e6cef5a8dc6683ab58f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a99c48a76a7958e6cef5a8dc6683ab58f">AdjustInstrPostInstrSelection</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a99c48a76a7958e6cef5a8dc6683ab58f inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.  <br /></td></tr>
<tr class="separator:a99c48a76a7958e6cef5a8dc6683ab58f inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2a9cf0a3d25f7ae2ea7689c0324988e0">useLoadStackGuardNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.  <br /></td></tr>
<tr class="separator:a2a9cf0a3d25f7ae2ea7689c0324988e0 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee0110a687cf5a9bdb9e8596d9ca3fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a1ee0110a687cf5a9bdb9e8596d9ca3fb">emitStackGuardXorFP</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1ee0110a687cf5a9bdb9e8596d9ca3fb inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a7a3c71bbcbbfe364fc019b710aa01d48">LowerToTLSEmulatedModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower TLS global address <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> for target independent emulated TLS model.  <br /></td></tr>
<tr class="separator:a7a3c71bbcbbfe364fc019b710aa01d48 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c5352a7ea0866e8c82ec3f736a959c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a37c5352a7ea0866e8c82ec3f736a959c">expandIndirectJTBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, int JTI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37c5352a7ea0866e8c82ec3f736a959c inherit pub_methods_classllvm_1_1TargetLowering"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expands target specific indirect branch for the case of <a class="el" href="namespacellvm_1_1JumpTable.html">JumpTable</a> expansion.  <br /></td></tr>
<tr class="separator:a37c5352a7ea0866e8c82ec3f736a959c inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2389b62fc77888df38b57a3e6839d163 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#a2389b62fc77888df38b57a3e6839d163">lowerCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2389b62fc77888df38b57a3e6839d163 inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeaa822c364e50b66ee8c683136934fd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLowering.html#afeaa822c364e50b66ee8c683136934fd">isXAndYEqZeroPreferableToXAndYEqY</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afeaa822c364e50b66ee8c683136934fd inherit pub_methods_classllvm_1_1TargetLowering"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a6ce9570e0bbbfbfae465611121f52259 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ce9570e0bbbfbfae465611121f52259">markLibCallAttributes</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> &amp;Args) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6ce9570e0bbbfbfae465611121f52259 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac5c03f3e796f76a1a81cdf3f41e24493">TargetLoweringBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="memdesc:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOTE: The <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> owns TLOF.  <br /></td></tr>
<tr class="separator:ac5c03f3e796f76a1a81cdf3f41e24493 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17273ed23f4ca8bb5a205df36dc2e08 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab17273ed23f4ca8bb5a205df36dc2e08">TargetLoweringBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;)=delete</td></tr>
<tr class="separator:ab17273ed23f4ca8bb5a205df36dc2e08 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef58e96af58b05e08616b44499853c5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afef58e96af58b05e08616b44499853c5">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a> &amp;)=delete</td></tr>
<tr class="separator:afef58e96af58b05e08616b44499853c5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1810e35719af22b9fe55ea74029cb3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9e1810e35719af22b9fe55ea74029cb3">~TargetLoweringBase</a> ()=default</td></tr>
<tr class="separator:a9e1810e35719af22b9fe55ea74029cb3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a72fb98cf5169441d46e457603b8ec564">isStrictFPEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target support strict float operation.  <br /></td></tr>
<tr class="separator:a72fb98cf5169441d46e457603b8ec564 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aa4a06549273240892d58449b8d268 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a30aa4a06549273240892d58449b8d268">getTargetMachine</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a30aa4a06549273240892d58449b8d268 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca632fc83dfd8f23f3456ef50a49e31a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca632fc83dfd8f23f3456ef50a49e31a">useSoftFloat</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aca632fc83dfd8f23f3456ef50a49e31a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8aabf5d0aa80038973255ff2d1e1a9fc">getPointerTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classuint32__t.html">uint32_t</a> AS=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the pointer type for the given address space, defaults to the pointer type from the data layout.  <br /></td></tr>
<tr class="separator:a8aabf5d0aa80038973255ff2d1e1a9fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0eff80945c732f4d52c764744d69f1a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af0eff80945c732f4d52c764744d69f1a">getPointerMemTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classuint32__t.html">uint32_t</a> AS=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af0eff80945c732f4d52c764744d69f1a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the in-memory pointer type for the given address space, defaults to the pointer type from the data layout.  <br /></td></tr>
<tr class="separator:af0eff80945c732f4d52c764744d69f1a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeff3faad50d459c3f486bb4ac76789af">getFrameIndexTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type for frame index, which is determined by the alloca address space specified through the data layout.  <br /></td></tr>
<tr class="separator:aeff3faad50d459c3f486bb4ac76789af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8208962f1304ff6a21bf8a94c36cee5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8208962f1304ff6a21bf8a94c36cee5c">getProgramPointerTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8208962f1304ff6a21bf8a94c36cee5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type for code pointers, which is determined by the program address space specified through the data layout.  <br /></td></tr>
<tr class="separator:a8208962f1304ff6a21bf8a94c36cee5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa466868465e34635e2db2ec6f7bd840a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa466868465e34635e2db2ec6f7bd840a">getFenceOperandTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa466868465e34635e2db2ec6f7bd840a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type for operands of fence.  <br /></td></tr>
<tr class="separator:aa466868465e34635e2db2ec6f7bd840a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898cd76da08d3d7fae3ae103b3a92868 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a898cd76da08d3d7fae3ae103b3a92868">getScalarShiftAmountTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a898cd76da08d3d7fae3ae103b3a92868 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type to use for a scalar shift opcode, given the shifted amount type.  <br /></td></tr>
<tr class="separator:a898cd76da08d3d7fae3ae103b3a92868 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765e839be4868739fe762c9c3a719ca8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a765e839be4868739fe762c9c3a719ca8">getShiftAmountTy</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LHSTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classbool.html">bool</a> LegalTypes=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a765e839be4868739fe762c9c3a719ca8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the type for the shift amount of a shift opcode.  <br /></td></tr>
<tr class="separator:a765e839be4868739fe762c9c3a719ca8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafa582b26e8bdbe677ef62af7bad169 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeafa582b26e8bdbe677ef62af7bad169">getPreferredShiftAmountTy</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> ShiftValueTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeafa582b26e8bdbe677ef62af7bad169 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred type to use for a shift opcode, given the shifted amount type is <code>ShiftValueTy</code>.  <br /></td></tr>
<tr class="separator:aeafa582b26e8bdbe677ef62af7bad169 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd702dca28f51ec1137faed5d0e5837 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2dd702dca28f51ec1137faed5d0e5837">getVectorIdxTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2dd702dca28f51ec1137faed5d0e5837 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the type to be used for the index operand of: <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9" title="INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL.">ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd" title="EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...">ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.">ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf" title="EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR.">ISD::EXTRACT_SUBVECTOR</a>.  <br /></td></tr>
<tr class="separator:a2dd702dca28f51ec1137faed5d0e5837 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe90eb9875c06fb6c9116e088b77092e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afe90eb9875c06fb6c9116e088b77092e">getVPExplicitVectorLengthTy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afe90eb9875c06fb6c9116e088b77092e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the type to be used for the EVL/AVL operand of VP nodes: ISD::VP_ADD, ISD::VP_SUB, etc.  <br /></td></tr>
<tr class="separator:afe90eb9875c06fb6c9116e088b77092e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b43b27a1294cd1d41e821bb5f3b664 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a31b43b27a1294cd1d41e821bb5f3b664">getTargetMMOFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31b43b27a1294cd1d41e821bb5f3b664 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to inspect load/store instructions and add target-specific <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> flags to them.  <br /></td></tr>
<tr class="separator:a31b43b27a1294cd1d41e821bb5f3b664 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fde2fdf69c5c51ff88aed086cc6978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae7fde2fdf69c5c51ff88aed086cc6978">getTargetMMOFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;<a class="el" href="classNode.html">Node</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae7fde2fdf69c5c51ff88aed086cc6978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is used to inspect load/store <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a>.  <br /></td></tr>
<tr class="separator:ae7fde2fdf69c5c51ff88aed086cc6978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e90df9d2b35d9174077de99d909165 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a76e90df9d2b35d9174077de99d909165">getLoadMemOperandFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> &amp;LI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1AssumptionCache.html">AssumptionCache</a> *AC=nullptr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a76e90df9d2b35d9174077de99d909165 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf84f22dd51baf57a3ca66db0dbf035c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaf84f22dd51baf57a3ca66db0dbf035c">getStoreMemOperandFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> &amp;SI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aaf84f22dd51baf57a3ca66db0dbf035c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ea95d48cc9f428e13c77768d7d65bb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a60ea95d48cc9f428e13c77768d7d65bb">getAtomicMemOperandFlags</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a60ea95d48cc9f428e13c77768d7d65bb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161843eda8a79a43aebb063c9268a96c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a161843eda8a79a43aebb063c9268a96c">isSelectSupported</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a161843eda8a79a43aebb063c9268a96c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5ac5f720a33ce370dfe004e68c6bb9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6f5ac5f720a33ce370dfe004e68c6bb9">shouldExpandGetActiveLaneMask</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> OpVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f5ac5f720a33ce370dfe004e68c6bb9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the @llvm.get.active.lane.mask intrinsic should be expanded using generic code in <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a>.  <br /></td></tr>
<tr class="separator:a6f5ac5f720a33ce370dfe004e68c6bb9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa621165d1642a0b466cc9c4ed76e4974 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa621165d1642a0b466cc9c4ed76e4974">shouldExpandGetVectorLength</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> CountVT, <a class="el" href="classunsigned.html">unsigned</a> VF, <a class="el" href="classbool.html">bool</a> IsScalable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa621165d1642a0b466cc9c4ed76e4974 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa9c472441c00290a99dbdf52c03a9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abfa9c472441c00290a99dbdf52c03a9b">shouldExpandCttzElements</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abfa9c472441c00290a99dbdf52c03a9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the @llvm.experimental.cttz.elts intrinsic should be expanded using generic code in <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a>.  <br /></td></tr>
<tr class="separator:abfa9c472441c00290a99dbdf52c03a9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0faeea4eb80e987b373a29ab8562b6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7b0faeea4eb80e987b373a29ab8562b6">shouldReassociateReduction</a> (<a class="el" href="classunsigned.html">unsigned</a> RedOpc, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b0faeea4eb80e987b373a29ab8562b6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a68854fcd2c2154186d45ebdbfe5b3ba1">reduceSelectOfFPConstantLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> CmpOpVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to convert a select of FP constants into a constant pool load whose address depends on the select condition.  <br /></td></tr>
<tr class="separator:a68854fcd2c2154186d45ebdbfe5b3ba1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa00abc9ed22bfa32ebd68531b619b005">hasMultipleConditionRegisters</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if multiple condition registers are available.  <br /></td></tr>
<tr class="separator:aa00abc9ed22bfa32ebd68531b619b005 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4574a60531dbf7cd8027141baa30c09a">hasExtractBitsInsn</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has BitExtract instructions.  <br /></td></tr>
<tr class="separator:a4574a60531dbf7cd8027141baa30c09a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ae7f93fccb0ae431e82f8d74ba443c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">getPreferredVectorAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a59ae7f93fccb0ae431e82f8d74ba443c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred vector type legalization action.  <br /></td></tr>
<tr class="separator:a59ae7f93fccb0ae431e82f8d74ba443c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afbb5d314f250ba0debc6f12e724ff5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4afbb5d314f250ba0debc6f12e724ff5">softPromoteHalfType</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4afbb5d314f250ba0debc6f12e724ff5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130f9b8849c55cb78a279fc3b05e55e9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a130f9b8849c55cb78a279fc3b05e55e9">shouldExpandBuildVectorWithShuffles</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="classunsigned.html">unsigned</a> DefinedValues) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a130f9b8849c55cb78a279fc3b05e55e9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa8253e8cffce52e1615827da53089978">isIntDivCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target.  <br /></td></tr>
<tr class="separator:aa8253e8cffce52e1615827da53089978 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a116b1148a5c409c9c6eead5911a1a9f6">hasStandaloneRem</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target can handle a standalone remainder operation.  <br /></td></tr>
<tr class="separator:a116b1148a5c409c9c6eead5911a1a9f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d09f7732a13b33786e7c3f5a9323666 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6d09f7732a13b33786e7c3f5a9323666">isFsqrtCheap</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6d09f7732a13b33786e7c3f5a9323666 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if SQRT(X) shouldn't be replaced with X*RSQRT(X).  <br /></td></tr>
<tr class="separator:a6d09f7732a13b33786e7c3f5a9323666 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a26e6cef786083fa5be5eed33adb16e13">getRecipEstimateSqrtEnabled</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a ReciprocalEstimate enum value for a square root of the given type based on the function's attributes.  <br /></td></tr>
<tr class="separator:a26e6cef786083fa5be5eed33adb16e13 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a81db7ad778042035155d0e5052ca7b0f">getRecipEstimateDivEnabled</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a ReciprocalEstimate enum value for a division of the given type based on the function's attributes.  <br /></td></tr>
<tr class="separator:a81db7ad778042035155d0e5052ca7b0f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad86e2242dfd2adddc99fc4409aad112d">getSqrtRefinementSteps</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the refinement step count for a square root of the given type based on the function's attributes.  <br /></td></tr>
<tr class="separator:ad86e2242dfd2adddc99fc4409aad112d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6e5892228edb2677bf26969df95ac9e3">getDivRefinementSteps</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the refinement step count for a division of the given type based on the function's attributes.  <br /></td></tr>
<tr class="separator:a6e5892228edb2677bf26969df95ac9e3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ade65d2ea72712ca307ed5d5876dba8">isSlowDivBypassed</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if target has indicated at least one type should be bypassed.  <br /></td></tr>
<tr class="separator:a6ade65d2ea72712ca307ed5d5876dba8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a0c251a75bb3b9b47c79c7ab0e503 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> int, <a class="el" href="classunsigned.html">unsigned</a> int &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abc6a0c251a75bb3b9b47c79c7ab0e503">getBypassSlowDivWidths</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abc6a0c251a75bb3b9b47c79c7ab0e503 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns map of slow types for division or remainder with corresponding fast types.  <br /></td></tr>
<tr class="separator:abc6a0c251a75bb3b9b47c79c7ab0e503 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae725d354e2dcf32dfa37886934b50a65 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae725d354e2dcf32dfa37886934b50a65">isVScaleKnownToBeAPowerOfTwo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae725d354e2dcf32dfa37886934b50a65 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true only if vscale must be a power of two.  <br /></td></tr>
<tr class="separator:ae725d354e2dcf32dfa37886934b50a65 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a43ab2c6c81d610b0225c3d301dd4bd4c">isJumpExpensive</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Flow Control is an expensive operation that should be avoided.  <br /></td></tr>
<tr class="separator:a43ab2c6c81d610b0225c3d301dd4bd4c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa9f4cbd152c2c5d84007f3ad710ee895">isPredictableSelectExpensive</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if selects are only cheaper than branches if the branch is unlikely to be predicted right.  <br /></td></tr>
<tr class="separator:aa9f4cbd152c2c5d84007f3ad710ee895 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5026a51a2674c2b79e419141ca273a6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad5026a51a2674c2b79e419141ca273a6">fallBackToDAGISel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad5026a51a2674c2b79e419141ca273a6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460fe5aea074c37615e0106c2a13a1e4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a460fe5aea074c37615e0106c2a13a1e4">isLoadBitCastBeneficial</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LoadVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> BitcastVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a460fe5aea074c37615e0106c2a13a1e4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On architectures that don't natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner.  <br /></td></tr>
<tr class="separator:a460fe5aea074c37615e0106c2a13a1e4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca8d2227da995d25cfb533ca2e7e80f5">isStoreBitCastBeneficial</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> StoreVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> BitcastVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the following transform is beneficial: (store (y (conv x)), y*)) -&gt; (store x, (x*))  <br /></td></tr>
<tr class="separator:aca8d2227da995d25cfb533ca2e7e80f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad65da8eb366600993a70e269e942585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aad65da8eb366600993a70e269e942585">storeOfVectorConstantIsCheap</a> (<a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> NumElem, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad65da8eb366600993a70e269e942585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants.  <br /></td></tr>
<tr class="separator:aad65da8eb366600993a70e269e942585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2a60f0364f03570863cbfae0399daa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaa2a60f0364f03570863cbfae0399daa">mergeStoresAfterLegalization</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaa2a60f0364f03570863cbfae0399daa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow store merging for the specified type after legalization in addition to before legalization.  <br /></td></tr>
<tr class="separator:aaa2a60f0364f03570863cbfae0399daa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73c338b3ee33ebf508c7ce7c5ffdf31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab73c338b3ee33ebf508c7ce7c5ffdf31">canMergeStoresTo</a> (<a class="el" href="classunsigned.html">unsigned</a> AS, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73c338b3ee33ebf508c7ce7c5ffdf31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if it's reasonable to merge stores to MemVT size.  <br /></td></tr>
<tr class="separator:ab73c338b3ee33ebf508c7ce7c5ffdf31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e6689af9067a1afe64eac0267deb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a42e6689af9067a1afe64eac0267deb01">isCheapToSpeculateCttz</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a42e6689af9067a1afe64eac0267deb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic cttz.  <br /></td></tr>
<tr class="separator:a42e6689af9067a1afe64eac0267deb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9a0c5ce415f4e7498d75deb8de0896 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abe9a0c5ce415f4e7498d75deb8de0896">isCheapToSpeculateCtlz</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe9a0c5ce415f4e7498d75deb8de0896 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic ctlz.  <br /></td></tr>
<tr class="separator:abe9a0c5ce415f4e7498d75deb8de0896 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aca3a64890b27cc4b760a7ff278306959">isCtlzFast</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if ctlz instruction is fast.  <br /></td></tr>
<tr class="separator:aca3a64890b27cc4b760a7ff278306959 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3171fa04f45c8df5c9769fb35eca910e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3171fa04f45c8df5c9769fb35eca910e">isCtpopFast</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3171fa04f45c8df5c9769fb35eca910e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if ctpop instruction is fast.  <br /></td></tr>
<tr class="separator:a3171fa04f45c8df5c9769fb35eca910e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b569696b9b75b8382ea48c2d196ebf3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9b569696b9b75b8382ea48c2d196ebf3">getCustomCtpopCost</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9b569696b9b75b8382ea48c2d196ebf3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximum number of "x &amp; (x - 1)" operations that can be done instead of deferring to a custom CTPOP.  <br /></td></tr>
<tr class="separator:a9b569696b9b75b8382ea48c2d196ebf3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a18c621c39394892e502cf03313e04bf7">isEqualityCmpFoldedWithSignedCmp</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if instruction generated for equality comparison is folded with instruction generated for signed comparison.  <br /></td></tr>
<tr class="separator:a18c621c39394892e502cf03313e04bf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7763c45db027300e49b43037e5a1a60 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af7763c45db027300e49b43037e5a1a60">preferZeroCompareBranch</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af7763c45db027300e49b43037e5a1a60 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare.  <br /></td></tr>
<tr class="separator:af7763c45db027300e49b43037e5a1a60 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab068741575ed8c7f6bd4fe059edabd14">isMultiStoresCheaperThanBitsMerge</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> HTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.  <br /></td></tr>
<tr class="separator:ab068741575ed8c7f6bd4fe059edabd14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1f8d2859994eb10cdca39be26aa929bc">isMaskAndCmp0FoldingBeneficial</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the target supports combining a chain like:  <br /></td></tr>
<tr class="separator:a1f8d2859994eb10cdca39be26aa929bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b55c4c163071eeafb03a6da3cf62416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b55c4c163071eeafb03a6da3cf62416">areTwoSDNodeTargetMMOFlagsMergeable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;NodeX, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;NodeY) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4b55c4c163071eeafb03a6da3cf62416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is valid to merge the TargetMMOFlags in two SDNodes.  <br /></td></tr>
<tr class="separator:a4b55c4c163071eeafb03a6da3cf62416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a19ccf5435f5e156ab95d8ce8edc7bfe4">convertSetCCLogicToBitwiseLogic</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> bitwise logic to make pairs of compares more efficient.  <br /></td></tr>
<tr class="separator:a19ccf5435f5e156ab95d8ce8edc7bfe4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaec1f554f594ab5ab55d5ddc8c3b5708">hasFastEqualityCompare</a> (<a class="el" href="classunsigned.html">unsigned</a> NumBits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred operand type if the target has a quick way to compare integer values of the given size.  <br /></td></tr>
<tr class="separator:aaec1f554f594ab5ab55d5ddc8c3b5708 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aad4749fd44e2f7c1b8908f6d5e8a9d1f">hasAndNotCompare</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target should transform: (X &amp; Y) == Y &mdash;&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y &mdash;&gt; (~X &amp; Y) != 0.  <br /></td></tr>
<tr class="separator:aad4749fd44e2f7c1b8908f6d5e8a9d1f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a48578bc58c1f6df62722a7bb561349">hasAndNot</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify select or other instructions.  <br /></td></tr>
<tr class="separator:a0a48578bc58c1f6df62722a7bb561349 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f18615ecb42a0876e0fa80136629d39">hasBitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.  <br /></td></tr>
<tr class="separator:a3f18615ecb42a0876e0fa80136629d39 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab3d7ae47cc6ea1b57a087cd22f50a5f9">shouldFoldMaskToVariableShiftPair</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine canonical form) Shifts: x &gt;&gt; y &lt;&lt; y Return true if the variant with 2 variable shifts is preferred.  <br /></td></tr>
<tr class="separator:ab3d7ae47cc6ea1b57a087cd22f50a5f9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6ea263078f271d4d5e25764ef77d2878">shouldFoldConstantShiftPairToMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to fold a pair of shifts into a mask.  <br /></td></tr>
<tr class="separator:a6ea263078f271d4d5e25764ef77d2878 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a583ad984c8f06e187574d2c0e6b137d5">shouldTransformSignedTruncationCheck</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> XVT, <a class="el" href="classunsigned.html">unsigned</a> KeptBits) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it's more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform.  <br /></td></tr>
<tr class="separator:a583ad984c8f06e187574d2c0e6b137d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *XC, <a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="classunsigned.html">unsigned</a> OldShiftOpcode, <a class="el" href="classunsigned.html">unsigned</a> NewShiftOpcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if 'X' is a constant, the fold may deadlock! FIXME: we could avoid passing XC, but we can't use <a class="el" href="namespacellvm.html#abb4484ddcdad2576d97870230db05ed8" title="Returns the SDNode if it is a constant splat BuildVector or constant int.">isConstOrConstSplat()</a> here because it can end up being not linked in.  <br /></td></tr>
<tr class="separator:a9bd4abfb6bf968505c7417e2b2532236 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c9c9791d892ac8cdf9a11c850158d9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a54c9c9791d892ac8cdf9a11c850158d9">optimizeFMulOrFDivAsShiftAddBitcast</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> FPConst, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IntPow2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a54c9c9791d892ac8cdf9a11c850158d9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90652004b5d637293869a522d60ecf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad90652004b5d637293869a522d60ecf4">preferedOpcodeForCmpEqPiecesOfOperand</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> ShiftOpc, <a class="el" href="classbool.html">bool</a> MayTransformRotate, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;ShiftOrRotateAmt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;AndMask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad90652004b5d637293869a522d60ecf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8a471c1b56d47ff1b7c28e824b6e951e">preferIncOfAddToSubOfNot</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR-canonical.  <br /></td></tr>
<tr class="separator:a8a471c1b56d47ff1b7c28e824b6e951e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b5a441b587556023650a4e842a38ea inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8b5a441b587556023650a4e842a38ea">preferABDSToABSWithNSW</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8b5a441b587556023650a4e842a38ea inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6095ebdbbb4b8652c57fd99987e67927 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6095ebdbbb4b8652c57fd99987e67927">preferScalarizeSplat</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6095ebdbbb4b8652c57fd99987e67927 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e1855fdab7ce109e943ee2ccc58999 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a08e1855fdab7ce109e943ee2ccc58999">preferSextInRegOfTruncate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> TruncVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a08e1855fdab7ce109e943ee2ccc58999 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a399726540ec6435b4c7237b298239741">enableExtLdPromotion</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target wants to use the optimization that turns ext(promotableInst1(...(promotableInstN(load)))) into promotedInst1(...(promotedInstN(ext(load)))).  <br /></td></tr>
<tr class="separator:a399726540ec6435b4c7237b298239741 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80725805c0e5e9fe87b7d6f3e147c1c1">canCombineStoreAndExtract</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *VectorTy, <a class="el" href="classllvm_1_1Value.html">Value</a> *<a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm.html#ad9aec174a47e3bb24de75c8b3035b868">Cost</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target can combine store(extractelement VectorTy,
Idx).  <br /></td></tr>
<tr class="separator:a80725805c0e5e9fe87b7d6f3e147c1c1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8f2d4f2b1e7fff1fe20e62db74487c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6f8f2d4f2b1e7fff1fe20e62db74487c">shallExtractConstSplatVectorElementToStore</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *VectorTy, <a class="el" href="classunsigned.html">unsigned</a> ElemSizeInBits, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f8f2d4f2b1e7fff1fe20e62db74487c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target shall perform extract vector element and store given that the vector is known to be splat of constant.  <br /></td></tr>
<tr class="separator:a6f8f2d4f2b1e7fff1fe20e62db74487c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7035e162a6cea401b52b2578bbc16df">shouldSplatInsEltVarIndex</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if inserting a scalar into a variable element of an undef vector is more efficiently handled by splatting the scalar instead.  <br /></td></tr>
<tr class="separator:ad7035e162a6cea401b52b2578bbc16df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f115f9fbecd64e8af48554ff9d8204f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0f115f9fbecd64e8af48554ff9d8204f">enableAggressiveFMAFusion</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0f115f9fbecd64e8af48554ff9d8204f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target always benefits from combining into FMA for a given value type.  <br /></td></tr>
<tr class="separator:a0f115f9fbecd64e8af48554ff9d8204f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0370f2ed222b53cfea6860af86100668 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0370f2ed222b53cfea6860af86100668">enableAggressiveFMAFusion</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0370f2ed222b53cfea6860af86100668 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target always benefits from combining into FMA for a given value type.  <br /></td></tr>
<tr class="separator:a0370f2ed222b53cfea6860af86100668 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76483b2b4498079d3778c57326c39e99 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a76483b2b4498079d3778c57326c39e99">getSetCCResultType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a76483b2b4498079d3778c57326c39e99 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <br /></td></tr>
<tr class="separator:a76483b2b4498079d3778c57326c39e99 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a525f2430c0744940e57aa0586fbfba8d">getCmpLibcallReturnType</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType for comparison libcalls.  <br /></td></tr>
<tr class="separator:a525f2430c0744940e57aa0586fbfba8d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a79adbcc34e24b86ef8a216a34ccf5af8">getBooleanContents</a> (<a class="el" href="classbool.html">bool</a> isVec, <a class="el" href="classbool.html">bool</a> isFloat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For targets without i1 registers, this gives the nature of the high-bits of boolean values held in types wider than i1.  <br /></td></tr>
<tr class="separator:a79adbcc34e24b86ef8a216a34ccf5af8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacfd46afec464ad93feec85965a552d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acacfd46afec464ad93feec85965a552d">getBooleanContents</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acacfd46afec464ad93feec85965a552d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106b5f4be9a4735f5b6adfbf1ccb332e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a106b5f4be9a4735f5b6adfbf1ccb332e">promoteTargetBoolean</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a29dcc89db32a1eead61fe67cff38c060">Bool</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a106b5f4be9a4735f5b6adfbf1ccb332e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Promote the given target boolean to a target boolean of the given type.  <br /></td></tr>
<tr class="separator:a106b5f4be9a4735f5b6adfbf1ccb332e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return target scheduling preference.  <br /></td></tr>
<tr class="separator:a62d8f9b1392945a99d900e55b9a2727f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a22138f1aa0d512150b7cf1b86afb688b">getSchedulingPreference</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some scheduler, e.g.  <br /></td></tr>
<tr class="separator:a22138f1aa0d512150b7cf1b86afb688b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a78b9f867cb5be3a052d6ad972484ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1a78b9f867cb5be3a052d6ad972484ca">getRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> isDivergent=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1a78b9f867cb5be3a052d6ad972484ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class that should be used for the specified value type.  <br /></td></tr>
<tr class="separator:a1a78b9f867cb5be3a052d6ad972484ca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060bfc244ef97a0080b1015b90d74905 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a060bfc244ef97a0080b1015b90d74905">requiresUniformRegister</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Value.html">Value</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a060bfc244ef97a0080b1015b90d74905 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows target to decide about the register class of the specific value that is live outside the defining block.  <br /></td></tr>
<tr class="separator:a060bfc244ef97a0080b1015b90d74905 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3daee88bc53f2a21a690bf316d7d8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaf3daee88bc53f2a21a690bf316d7d8f">getRepRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaf3daee88bc53f2a21a690bf316d7d8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'representative' register class for the specified value type.  <br /></td></tr>
<tr class="separator:aaf3daee88bc53f2a21a690bf316d7d8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa8d4fa238c461e8e76a08a4c8503deae">getRepRegClassCostFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of the 'representative' register class for the specified value type.  <br /></td></tr>
<tr class="separator:aa8d4fa238c461e8e76a08a4c8503deae inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88eb4ddf2a7c4d5d5482c9fc0b9090a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa88eb4ddf2a7c4d5d5482c9fc0b9090a">preferredShiftLegalizationStrategy</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ExpansionFactor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa88eb4ddf2a7c4d5d5482c9fc0b9090a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has native support for the specified value type.  <br /></td></tr>
<tr class="separator:a80b305b278aa0e04f80312e15b2b6d54 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962e910c76262d4f3afe35198ad757d2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLoweringBase_1_1ValueTypeActionImpl.html">ValueTypeActionImpl</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a962e910c76262d4f3afe35198ad757d2">getValueTypeActions</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a962e910c76262d4f3afe35198ad757d2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde9dba6a8593e7236d548082d3e39e5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afe96944549bddbf323309eaaf466b385">LegalizeKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acde9dba6a8593e7236d548082d3e39e5">getTypeConversion</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acde9dba6a8593e7236d548082d3e39e5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return pair that represents the legalization kind (first) that needs to happen to <a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type.">EVT</a> (second) in order to type-legalize it.  <br /></td></tr>
<tr class="separator:acde9dba6a8593e7236d548082d3e39e5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad859786d7e54bdc5c568ac20c69816e0">getTypeAction</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how we should legalize values of this type, either it is already legal (return 'Legal') or we need to promote it to a larger type (return 'Promote'), or we need to expand it into multiple registers of smaller integer type (return 'Expand').  <br /></td></tr>
<tr class="separator:ad859786d7e54bdc5c568ac20c69816e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28061ef8f49325f2d3013504ff23d7fa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a28061ef8f49325f2d3013504ff23d7fa">getTypeAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a28061ef8f49325f2d3013504ff23d7fa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f7add8733417370a56154e8b560617 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a77f7add8733417370a56154e8b560617">getTypeToTransformTo</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77f7add8733417370a56154e8b560617 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For types supported by the target, this is an identity function.  <br /></td></tr>
<tr class="separator:a77f7add8733417370a56154e8b560617 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a28cd6368ac9562cde04d4865813b82d5">getTypeToExpandTo</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">For types supported by the target, this is an identity function.  <br /></td></tr>
<tr class="separator:a28cd6368ac9562cde04d4865813b82d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afd413c038500ff13a7a888e65d8777ce">getVectorTypeBreakdown</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumIntermediates, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector types are broken down into some number of legal first class types.  <br /></td></tr>
<tr class="separator:afd413c038500ff13a7a888e65d8777ce inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b806e2538d0e91175d970c8232a3099 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5b806e2538d0e91175d970c8232a3099">getVectorTypeBreakdownForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumIntermediates, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b806e2538d0e91175d970c8232a3099 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.  <br /></td></tr>
<tr class="separator:a5b806e2538d0e91175d970c8232a3099 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b14c4f9e64a39b295555f72a3f2b36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a63b14c4f9e64a39b295555f72a3f2b36">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a63b14c4f9e64a39b295555f72a3f2b36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).  <br /></td></tr>
<tr class="separator:a63b14c4f9e64a39b295555f72a3f2b36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3b2ed6083b7fea6eab416afa82783b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4e3b2ed6083b7fea6eab416afa82783b">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="classbool.html">bool</a> ForCodeSize=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4e3b2ed6083b7fea6eab416afa82783b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target can instruction select the specified FP immediate natively.  <br /></td></tr>
<tr class="separator:a4e3b2ed6083b7fea6eab416afa82783b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6b509080e384efa570bbb54754bbd2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0d6b509080e384efa570bbb54754bbd2">isShuffleMaskLegal</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0d6b509080e384efa570bbb54754bbd2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets can use this to indicate that they only support <em>some</em> VECTOR_SHUFFLE operations, those with specific masks.  <br /></td></tr>
<tr class="separator:a0d6b509080e384efa570bbb54754bbd2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a27de330e1406031eb596ceaea751d523">canOpTrap</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the operation can trap for the value type.  <br /></td></tr>
<tr class="separator:a27de330e1406031eb596ceaea751d523 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acda586549f5bfd37cc07e7481ec957c8">isVectorClearMaskLegal</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar to isShuffleMaskLegal.  <br /></td></tr>
<tr class="separator:acda586549f5bfd37cc07e7481ec957c8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacabdf8cb00a074e25cce0e6df5b3e9e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aacabdf8cb00a074e25cce0e6df5b3e9e">getCustomOperationAction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aacabdf8cb00a074e25cce0e6df5b3e9e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">How to legalize this custom operation?  <br /></td></tr>
<tr class="separator:aacabdf8cb00a074e25cce0e6df5b3e9e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af7966eae031882124c0beee58c4c922e">getOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this operation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:af7966eae031882124c0beee58c4c922e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a20eeba917439b06c9d1bfc4caceb4ef9">isSupportedFixedPointOperation</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Scale) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom method defined by each target to indicate if an operation which may require a scale is supported natively by the target.  <br /></td></tr>
<tr class="separator:a20eeba917439b06c9d1bfc4caceb4ef9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a600e57758651208ac2074e793d532a40">getFixedPointOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Scale) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some fixed point operations may be natively supported by the target but only for specific scales.  <br /></td></tr>
<tr class="separator:a600e57758651208ac2074e793d532a40 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8758b906deafde8aa192e1de1ea81b9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8758b906deafde8aa192e1de1ea81b9">getStrictFPOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8758b906deafde8aa192e1de1ea81b9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93fbbc66d52a51d178af8ac4398ec05 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa93fbbc66d52a51d178af8ac4398ec05">isOperationLegalOrCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> LegalOnly=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa93fbbc66d52a51d178af8ac4398ec05 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal with custom lowering.  <br /></td></tr>
<tr class="separator:aa93fbbc66d52a51d178af8ac4398ec05 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3deba309d79431e7e16548b99fad5268 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3deba309d79431e7e16548b99fad5268">isOperationLegalOrPromote</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> LegalOnly=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3deba309d79431e7e16548b99fad5268 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal using promotion.  <br /></td></tr>
<tr class="separator:a3deba309d79431e7e16548b99fad5268 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2a90bd679de6f5964ce9b6f9931541 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afd2a90bd679de6f5964ce9b6f9931541">isOperationLegalOrCustomOrPromote</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> LegalOnly=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd2a90bd679de6f5964ce9b6f9931541 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target or can be made legal with custom lowering or using promotion.  <br /></td></tr>
<tr class="separator:afd2a90bd679de6f5964ce9b6f9931541 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a657b27286b37057f0fdf1af3e43bc890">isOperationCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the operation uses custom lowering, regardless of whether the type is legal or not.  <br /></td></tr>
<tr class="separator:a657b27286b37057f0fdf1af3e43bc890 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a392f6e72d46ff14ee31481e3452f6c31">areJTsAllowed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a jump table is allowed.  <br /></td></tr>
<tr class="separator:a392f6e72d46ff14ee31481e3452f6c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a316297cc95186ebd04166b07ff210f06">rangeFitsInWord</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the range [Low,High] fits in a machine word.  <br /></td></tr>
<tr class="separator:a316297cc95186ebd04166b07ff210f06 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a37220c0a6aefcf3bc39557df36067d3d">isSuitableForJumpTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SwitchInst.html">SwitchInst</a> *SI, <a class="el" href="classuint64__t.html">uint64_t</a> NumCases, <a class="el" href="classuint64__t.html">uint64_t</a> Range, <a class="el" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a> *PSI, <a class="el" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a> *BFI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a jump table is suitable for a set of case clusters which may contain <code>NumCases</code> cases, <code>Range</code> range of values.  <br /></td></tr>
<tr class="separator:a37220c0a6aefcf3bc39557df36067d3d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ca0cc68830eccfb4d7e2f4bdfd9857 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a79ca0cc68830eccfb4d7e2f4bdfd9857">getPreferredSwitchConditionType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ConditionVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a79ca0cc68830eccfb4d7e2f4bdfd9857 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns preferred type for switch condition.  <br /></td></tr>
<tr class="separator:a79ca0cc68830eccfb4d7e2f4bdfd9857 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8934364fd3062d0c5e51e398222eec38">isSuitableForBitTests</a> (<a class="el" href="classunsigned.html">unsigned</a> NumDests, <a class="el" href="classunsigned.html">unsigned</a> NumCmps, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if lowering to a bit test is suitable for a set of case clusters which contains <code>NumDests</code> unique destinations, <code>Low</code> and <code>High</code> as its lowest and highest case values, and expects <code>NumCmps</code> case value comparisons.  <br /></td></tr>
<tr class="separator:a8934364fd3062d0c5e51e398222eec38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0248ed29f933c5faa55cbdfebf3139bd">isOperationExpand</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is illegal on this target or unlikely to be made legal with custom lowering.  <br /></td></tr>
<tr class="separator:a0248ed29f933c5faa55cbdfebf3139bd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9245ed740fe76aaad3e5b0650da21c98">isOperationLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified operation is legal on this target.  <br /></td></tr>
<tr class="separator:a9245ed740fe76aaad3e5b0650da21c98 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9fd228909f3f1a59c6ef7d15c3547b61">getLoadExtAction</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtType, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this load with extension should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a9fd228909f3f1a59c6ef7d15c3547b61 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab9933809d64070af5fc4400df7e38d58">isLoadExtLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtType, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified load with extension is legal on this target.  <br /></td></tr>
<tr class="separator:ab9933809d64070af5fc4400df7e38d58 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab0c1684e3685df4d9e0c158d92460e14">isLoadExtLegalOrCustom</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtType, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified load with extension is legal or custom on this target.  <br /></td></tr>
<tr class="separator:ab0c1684e3685df4d9e0c158d92460e14 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a924b8ce261b7b394b47b82a07cd2456a">getTruncStoreAction</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how this store with truncation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a924b8ce261b7b394b47b82a07cd2456a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a45bf10d83a054f10b0e07ae9a0b6f80b">isTruncStoreLegal</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified store with truncation is legal on this target.  <br /></td></tr>
<tr class="separator:a45bf10d83a054f10b0e07ae9a0b6f80b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad8245c5889d1f6ce9fbaa81638d443df">isTruncStoreLegalOrCustom</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified store with truncation has solution on this target.  <br /></td></tr>
<tr class="separator:ad8245c5889d1f6ce9fbaa81638d443df inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152e169df5fbb26d7ef6031dcb9b6887 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a152e169df5fbb26d7ef6031dcb9b6887">canCombineTruncStore</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ValVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classbool.html">bool</a> LegalOnly) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a152e169df5fbb26d7ef6031dcb9b6887 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a581a4dd5f827ab0cdee787c6de74cdb1">getIndexedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a581a4dd5f827ab0cdee787c6de74cdb1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab57d04d7949ffdf008c6a2e222ebbe43">isIndexedLoadLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <br /></td></tr>
<tr class="separator:ab57d04d7949ffdf008c6a2e222ebbe43 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4915b462edcb464fb85b75b00f7d4822">getIndexedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a4915b462edcb464fb85b75b00f7d4822 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0fd231e43d25de7b9d908c140a5a29f0">isIndexedStoreLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <br /></td></tr>
<tr class="separator:a0fd231e43d25de7b9d908c140a5a29f0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad70bbe611ee8dfd41d9048c48f5b8217">getIndexedMaskedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:ad70bbe611ee8dfd41d9048c48f5b8217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a623aec2b1908acf20c615e16a870cc8b">isIndexedMaskedLoadLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <br /></td></tr>
<tr class="separator:a623aec2b1908acf20c615e16a870cc8b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a13bbaf1431af74fc726ec1c616e44bbc">getIndexedMaskedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a13bbaf1431af74fc726ec1c616e44bbc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acc21c72422f4757e0d633c2f380abde6">isIndexedMaskedStoreLegal</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified indexed load is legal on this target.  <br /></td></tr>
<tr class="separator:acc21c72422f4757e0d633c2f380abde6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5c0b8cc6da2f6db046ad5ca8e53163 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5a5c0b8cc6da2f6db046ad5ca8e53163">shouldExtendGSIndex</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;EltTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a5c0b8cc6da2f6db046ad5ca8e53163 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the index type for a masked gather/scatter requires extending.  <br /></td></tr>
<tr class="separator:a5a5c0b8cc6da2f6db046ad5ca8e53163 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3132353b5da8a38acae858ec3d8d9f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aea3132353b5da8a38acae858ec3d8d9f">shouldRemoveExtendFromGSIndex</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DataVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea3132353b5da8a38acae858ec3d8d9f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2869d7549698a23a9c1f6944222b8f19 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2869d7549698a23a9c1f6944222b8f19">isLegalScaleForGatherScatter</a> (<a class="el" href="classuint64__t.html">uint64_t</a> Scale, <a class="el" href="classuint64__t.html">uint64_t</a> ElemSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2869d7549698a23a9c1f6944222b8f19 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a44d2b45590a05798a4aa2d63cba23e55">getCondCodeAction</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return how the condition code should be treated: either it is legal, needs to be expanded to some other code sequence, or the target has a custom expander for it.  <br /></td></tr>
<tr class="separator:a44d2b45590a05798a4aa2d63cba23e55 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7ddfa7ca92088dcd1b6c8936bca6917a">isCondCodeLegal</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified condition code is legal on this target.  <br /></td></tr>
<tr class="separator:a7ddfa7ca92088dcd1b6c8936bca6917a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aefa6619fc003e2d48cf16a23e0c81f8e">isCondCodeLegalOrCustom</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified condition code is legal or custom on this target.  <br /></td></tr>
<tr class="separator:aefa6619fc003e2d48cf16a23e0c81f8e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af9b1fee2763162b5604387d07428c28e">getTypeToPromoteTo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the action for this operation is to promote, this method returns the ValueType to promote to.  <br /></td></tr>
<tr class="separator:af9b1fee2763162b5604387d07428c28e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7335adfdf89d9bc00d567a1e53db23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aee7335adfdf89d9bc00d567a1e53db23">getAsmOperandValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aee7335adfdf89d9bc00d567a1e53db23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="structllvm_1_1EVT.html" title="Extended Value Type.">EVT</a> corresponding to this LLVM type.  <br /></td></tr>
<tr class="separator:a126c61d55fb4d2e509537ce68e8b6400 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b5aaf4357ae931647439e312a034bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a02b5aaf4357ae931647439e312a034bc">getMemValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a02b5aaf4357ae931647439e312a034bc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a795c61cf1031636a1f7d90056da39afc">getSimpleValueType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classbool.html">bool</a> AllowUnknown=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type.">MVT</a> corresponding to this LLVM type. See getValueType.  <br /></td></tr>
<tr class="separator:a795c61cf1031636a1f7d90056da39afc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc084bd2a536cd7ce4d1c0a29a1dd7d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aabc084bd2a536cd7ce4d1c0a29a1dd7d">getByValTypeAlignment</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aabc084bd2a536cd7ce4d1c0a29a1dd7d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the desired alignment for ByVal or InAlloca aggregate function arguments in the caller parameter area.  <br /></td></tr>
<tr class="separator:aabc084bd2a536cd7ce4d1c0a29a1dd7d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af344c6bd2d070c999525df85be7688cf">getRegisterType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of registers that this ValueType will eventually require.  <br /></td></tr>
<tr class="separator:af344c6bd2d070c999525df85be7688cf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f52b55c29541c64f2af910d479579f5">getRegisterType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of registers that this ValueType will eventually require.  <br /></td></tr>
<tr class="separator:a3f52b55c29541c64f2af910d479579f5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bf7ed3daec395fe644414494888bc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a42bf7ed3daec395fe644414494888bc6">getNumRegisters</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, std::optional&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; RegisterVT=std::nullopt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a42bf7ed3daec395fe644414494888bc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers that this ValueType will eventually require.  <br /></td></tr>
<tr class="separator:a42bf7ed3daec395fe644414494888bc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347d293012b5070f6833926f3d2e50d7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">getRegisterTypeForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a347d293012b5070f6833926f3d2e50d7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations.  <br /></td></tr>
<tr class="separator:a347d293012b5070f6833926f3d2e50d7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315b23c0819f55fa9e7473c21992fc12 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">getNumRegistersForCallingConv</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a315b23c0819f55fa9e7473c21992fc12 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets require unusual breakdowns of certain types.  <br /></td></tr>
<tr class="separator:a315b23c0819f55fa9e7473c21992fc12 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aeac10266a6f9964330113072f23d4f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6aeac10266a6f9964330113072f23d4f">getABIAlignmentForCallingConv</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *ArgTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6aeac10266a6f9964330113072f23d4f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Certain targets have context sensitive alignment requirements, where one type has the alignment requirement of another type.  <br /></td></tr>
<tr class="separator:a6aeac10266a6f9964330113072f23d4f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a56ecbbc924f6dc4cc26a8d09bd410e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8a56ecbbc924f6dc4cc26a8d09bd410e">ShouldShrinkFPConstant</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a56ecbbc924f6dc4cc26a8d09bd410e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime.  <br /></td></tr>
<tr class="separator:a8a56ecbbc924f6dc4cc26a8d09bd410e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0590fb25613550cffc505a2affc293 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9a0590fb25613550cffc505a2affc293">shouldReduceLoadWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> NewVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9a0590fb25613550cffc505a2affc293 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to reduce a load to a smaller type.  <br /></td></tr>
<tr class="separator:a9a0590fb25613550cffc505a2affc293 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f730d733430270bc8d1fb49fa78ea36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0f730d733430270bc8d1fb49fa78ea36">shouldRemoveRedundantExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0f730d733430270bc8d1fb49fa78ea36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true (the default) if it is profitable to remove a sext_inreg(x) where the sext is redundant, and use x directly.  <br /></td></tr>
<tr class="separator:a0f730d733430270bc8d1fb49fa78ea36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a688ffa442f6e7922360f0a744a479bbd">hasBigEndianPartOrdering</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">When splitting a value of the specified type into parts, does the Lo or Hi part come first? This usually follows the endianness, except for ppcf128, where the Hi part always comes first.  <br /></td></tr>
<tr class="separator:a688ffa442f6e7922360f0a744a479bbd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad29ce49d4f59b44faa0a0d3538f6c760">hasTargetDAGCombine</a> (<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> NT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, the target has custom DAG combine transformations that it can perform for the specified node.  <br /></td></tr>
<tr class="separator:ad29ce49d4f59b44faa0a0d3538f6c760 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca6fd0445e2997e3e0d59581204a77d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aaca6fd0445e2997e3e0d59581204a77d">getGatherAllAliasesMaxDepth</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aaca6fd0445e2997e3e0d59581204a77d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a06dc915b7e077d8948d3e7202ffe1f8f">getVaListSizeInBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size of the platform's va_list object.  <br /></td></tr>
<tr class="separator:a06dc915b7e077d8948d3e7202ffe1f8f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aea38b47d1095d96c4103ce3990ae8eca">getMaxStoresPerMemset</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memset.  <br /></td></tr>
<tr class="separator:aea38b47d1095d96c4103ce3990ae8eca inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4aeaf8d22c1a5ec6e5c36633c5951c30">getMaxStoresPerMemcpy</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memcpy.  <br /></td></tr>
<tr class="separator:a4aeaf8d22c1a5ec6e5c36633c5951c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab2def05829e73ca6a68ea3224ad592aa">getMaxGluedStoresPerMemcpy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations to be glued together.  <br /></td></tr>
<tr class="separator:ab2def05829e73ca6a68ea3224ad592aa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a722818f9037db94e546c34e73517b92e">getMaxExpandSizeMemcmp</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of load operations permitted for memcmp.  <br /></td></tr>
<tr class="separator:a722818f9037db94e546c34e73517b92e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aabf1014e2eb7b6826ee5c98baee11764">getMaxStoresPerMemmove</a> (<a class="el" href="classbool.html">bool</a> OptSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum # of store operations permitted for llvm.memmove.  <br /></td></tr>
<tr class="separator:aabf1014e2eb7b6826ee5c98baee11764 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b5343b9da17f8bcc83ec545022f5c7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a63b5343b9da17f8bcc83ec545022f5c7">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(1), <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classunsigned.html">unsigned</a> *=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a63b5343b9da17f8bcc83ec545022f5c7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the target supports unaligned memory accesses.  <br /></td></tr>
<tr class="separator:a63b5343b9da17f8bcc83ec545022f5c7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0f9bc2807876f64262f682fcb36690 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2d0f9bc2807876f64262f682fcb36690">allowsMisalignedMemoryAccesses</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(1), <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classunsigned.html">unsigned</a> *=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2d0f9bc2807876f64262f682fcb36690 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1LLT.html">LLT</a> handling variant.  <br /></td></tr>
<tr class="separator:a2d0f9bc2807876f64262f682fcb36690 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4acc56660c01a31efea93dc0e9ea8ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4acc56660c01a31efea93dc0e9ea8ad">allowsMemoryAccessForAlignment</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(1), <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae4acc56660c01a31efea93dc0e9ea8ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns true if the memory access is aligned or if the target allows this specific unaligned memory access.  <br /></td></tr>
<tr class="separator:ae4acc56660c01a31efea93dc0e9ea8ad inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8fb0e41c4f07f036e247f9503e3a24 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6a8fb0e41c4f07f036e247f9503e3a24">allowsMemoryAccessForAlignment</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6a8fb0e41c4f07f036e247f9503e3a24 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the memory access of this type is aligned or if the target allows this specific unaligned access for the given <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a>.  <br /></td></tr>
<tr class="separator:a6a8fb0e41c4f07f036e247f9503e3a24 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabebd01d497720c5f7f25f1112c14ebf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aabebd01d497720c5f7f25f1112c14ebf">allowsMemoryAccess</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace=0, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(1), <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aabebd01d497720c5f7f25f1112c14ebf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports a memory access of this type for the given address space and alignment.  <br /></td></tr>
<tr class="separator:aabebd01d497720c5f7f25f1112c14ebf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174b5d5b553214494871f914bef97780 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a174b5d5b553214494871f914bef97780">allowsMemoryAccess</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a174b5d5b553214494871f914bef97780 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supports a memory access of this type for the given <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a>.  <br /></td></tr>
<tr class="separator:a174b5d5b553214494871f914bef97780 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771899ed4c24646810028006d103550e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a771899ed4c24646810028006d103550e">allowsMemoryAccess</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a771899ed4c24646810028006d103550e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1LLT.html">LLT</a> handling variant.  <br /></td></tr>
<tr class="separator:a771899ed4c24646810028006d103550e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4263600a293f38086f37d30782c2ddf8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4263600a293f38086f37d30782c2ddf8">getOptimalMemOpType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4263600a293f38086f37d30782c2ddf8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <br /></td></tr>
<tr class="separator:a4263600a293f38086f37d30782c2ddf8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64db465f835b214b79cb525a9326062d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a64db465f835b214b79cb525a9326062d">getOptimalMemOpLLT</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a64db465f835b214b79cb525a9326062d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1LLT.html">LLT</a> returning variant.  <br /></td></tr>
<tr class="separator:a64db465f835b214b79cb525a9326062d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2e1a572dcdde338698d9f94f0039f09f">isSafeMemOpType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if it's safe to use load / store of the specified type to expand memcpy / memset inline.  <br /></td></tr>
<tr class="separator:a2e1a572dcdde338698d9f94f0039f09f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3008612893c2c2095a2263367952a798">getMinimumJumpTableEntries</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return lower limit for number of blocks in a jump table.  <br /></td></tr>
<tr class="separator:a3008612893c2c2095a2263367952a798 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab95e4ba1a5ed4d2f1256065a393042f2">getMinimumJumpTableDensity</a> (<a class="el" href="classbool.html">bool</a> OptForSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return lower limit of the density in a jump table.  <br /></td></tr>
<tr class="separator:ab95e4ba1a5ed4d2f1256065a393042f2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b7d8d1b98f160a4b807187194b99d96">getMaximumJumpTableSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return upper limit for number of entries in a jump table.  <br /></td></tr>
<tr class="separator:a4b7d8d1b98f160a4b807187194b99d96 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a3d24891c523c6a8646c4a4ea87502 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a88a3d24891c523c6a8646c4a4ea87502">isJumpTableRelative</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a88a3d24891c523c6a8646c4a4ea87502 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de0162fac7c57cab62e5bb81f0b5542 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5de0162fac7c57cab62e5bb81f0b5542">getStackPointerRegisterToSaveRestore</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5de0162fac7c57cab62e5bb81f0b5542 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.  <br /></td></tr>
<tr class="separator:a5de0162fac7c57cab62e5bb81f0b5542 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4c9edab20f271644c8678ae6764c69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ade4c9edab20f271644c8678ae6764c69">getExceptionPointerRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ade4c9edab20f271644c8678ae6764c69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception address on entry to an EH pad.  <br /></td></tr>
<tr class="separator:ade4c9edab20f271644c8678ae6764c69 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00cd85bb1e2d2286212e74352c0a191 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af00cd85bb1e2d2286212e74352c0a191">getExceptionSelectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af00cd85bb1e2d2286212e74352c0a191 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.  <br /></td></tr>
<tr class="separator:af00cd85bb1e2d2286212e74352c0a191 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a38af417e80699f0abcbc4dc15d21 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a407a38af417e80699f0abcbc4dc15d21">needsFixedCatchObjects</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a407a38af417e80699f0abcbc4dc15d21 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acfb567227a45a69afd81fbad3535da71">getMinStackArgumentAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum stack alignment of an argument.  <br /></td></tr>
<tr class="separator:acfb567227a45a69afd81fbad3535da71 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac740567a4369a0ed636fe8c34e1ed69f">getMinFunctionAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum function alignment.  <br /></td></tr>
<tr class="separator:ac740567a4369a0ed636fe8c34e1ed69f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac334a112f1f7f756c4d694f5a297bb3c">getPrefFunctionAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred function alignment.  <br /></td></tr>
<tr class="separator:ac334a112f1f7f756c4d694f5a297bb3c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d826603b43f8d54445e71d004a79f36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6d826603b43f8d54445e71d004a79f36">getPrefLoopAlignment</a> (<a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *<a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6d826603b43f8d54445e71d004a79f36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred loop alignment.  <br /></td></tr>
<tr class="separator:a6d826603b43f8d54445e71d004a79f36 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccc8c02c767d632a709350aa2db3ef8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2ccc8c02c767d632a709350aa2db3ef8">getMaxPermittedBytesForAlignment</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2ccc8c02c767d632a709350aa2db3ef8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximum amount of bytes allowed to be emitted when padding for alignment.  <br /></td></tr>
<tr class="separator:a2ccc8c02c767d632a709350aa2db3ef8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab4da7a3eb0a5a115e5a79013773736a5">alignLoopsWithOptSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should loops be aligned even when the function is marked OptSize (but not MinSize).  <br /></td></tr>
<tr class="separator:ab4da7a3eb0a5a115e5a79013773736a5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784589f886057bdb03273b8bb07deb2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a784589f886057bdb03273b8bb07deb2b">getIRStackGuard</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a784589f886057bdb03273b8bb07deb2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the target has a standard location for the stack protector guard, returns the address of that location.  <br /></td></tr>
<tr class="separator:a784589f886057bdb03273b8bb07deb2b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af3e31a71f6d0e55d41956d5b20ed7989">insertSSPDeclarations</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts necessary declarations for SSP (stack protection) purpose.  <br /></td></tr>
<tr class="separator:af3e31a71f6d0e55d41956d5b20ed7989 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a40e9675119de3bcd2fd05b549994a17d">getSDagStackGuard</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nullptr.  <br /></td></tr>
<tr class="separator:a40e9675119de3bcd2fd05b549994a17d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a190effd8532e35fa84618634c54edc38">useStackGuardXorFP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, stack protection checks should XOR the frame pointer (or whichever pointer is used to address locals) into the stack guard value before checking it.  <br /></td></tr>
<tr class="separator:a190effd8532e35fa84618634c54edc38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5cc7ede2e4ce0498c628270ca97ed75c">getSSPStackGuardCheck</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the target has a standard stack protection check function that performs validation and error handling, returns the function.  <br /></td></tr>
<tr class="separator:a5cc7ede2e4ce0498c628270ca97ed75c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b127c37d77da045cea07e787e2d1e48 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1b127c37d77da045cea07e787e2d1e48">getSafeStackPointerLocation</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1b127c37d77da045cea07e787e2d1e48 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target-specific address of the unsafe stack pointer.  <br /></td></tr>
<tr class="separator:a1b127c37d77da045cea07e787e2d1e48 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b2d101aa6542952d7c0b073d86a801 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a69b2d101aa6542952d7c0b073d86a801">hasStackProbeSymbol</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a69b2d101aa6542952d7c0b073d86a801 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the name of the symbol used to emit stack probes or the empty string if not applicable.  <br /></td></tr>
<tr class="separator:a69b2d101aa6542952d7c0b073d86a801 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d041119cb005797a695c6ba89a7657 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab9d041119cb005797a695c6ba89a7657">hasInlineStackProbe</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab9d041119cb005797a695c6ba89a7657 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea509fca9323eb9516a984a78b7ce6d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5ea509fca9323eb9516a984a78b7ce6d">getStackProbeSymbolName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5ea509fca9323eb9516a984a78b7ce6d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1c8a5721df02cd26c1ffd04320b02c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8e1c8a5721df02cd26c1ffd04320b02c">isFreeAddrSpaceCast</a> (<a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="classunsigned.html">unsigned</a> DestAS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8e1c8a5721df02cd26c1ffd04320b02c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a cast from SrcAS to DestAS is "cheap", such that e.g.  <br /></td></tr>
<tr class="separator:a8e1c8a5721df02cd26c1ffd04320b02c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b84d0bc1e6fcb979dc8bb641b74ae9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae4b84d0bc1e6fcb979dc8bb641b74ae9">shouldAlignPointerArgs</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *, <a class="el" href="classunsigned.html">unsigned</a> &amp;, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae4b84d0bc1e6fcb979dc8bb641b74ae9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed.  <br /></td></tr>
<tr class="separator:ae4b84d0bc1e6fcb979dc8bb641b74ae9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8597ce3a552fd918d1789c3917388dc2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8597ce3a552fd918d1789c3917388dc2">emitAtomicCmpXchgNoStoreLLBalance</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8597ce3a552fd918d1789c3917388dc2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a602c996b7668a0a80db1c0194f144a">shouldSignExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classbool.html">bool</a> IsSigned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be sign-extended in lib calls.  <br /></td></tr>
<tr class="separator:a0a602c996b7668a0a80db1c0194f144a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b71455962e4ef36ac855018496368c4">shouldExtendTypeInLibCall</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1Type.html">Type</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if arguments should be extended in lib calls.  <br /></td></tr>
<tr class="separator:a6b71455962e4ef36ac855018496368c4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa194bbb60e552f8dfb26f34ba99e0a7a">shouldExpandAtomicLoadInIR</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.  <br /></td></tr>
<tr class="separator:aa194bbb60e552f8dfb26f34ba99e0a7a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeece7dddae8cb49c379f7cd11a847217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeece7dddae8cb49c379f7cd11a847217">shouldCastAtomicLoadInIR</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeece7dddae8cb49c379f7cd11a847217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given (atomic) load should be cast by the IR-level AtomicExpand pass.  <br /></td></tr>
<tr class="separator:aeece7dddae8cb49c379f7cd11a847217 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac777fb0f1ada566cf525bf652d0f18c9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac777fb0f1ada566cf525bf652d0f18c9">shouldExpandAtomicStoreInIR</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac777fb0f1ada566cf525bf652d0f18c9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.  <br /></td></tr>
<tr class="separator:ac777fb0f1ada566cf525bf652d0f18c9 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53a1af49970a09632f6553cc4b8c253 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae53a1af49970a09632f6553cc4b8c253">shouldCastAtomicStoreInIR</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae53a1af49970a09632f6553cc4b8c253 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given (atomic) store should be cast by the IR-level AtomicExpand pass into.  <br /></td></tr>
<tr class="separator:ae53a1af49970a09632f6553cc4b8c253 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9638f2649a117b559c3a3ebbe4e07cdf">shouldExpandAtomicCmpXchgInIR</a> (<a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.  <br /></td></tr>
<tr class="separator:a9638f2649a117b559c3a3ebbe4e07cdf inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe42d1632a205dcd01568e46caee587 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acbe42d1632a205dcd01568e46caee587">shouldExpandAtomicRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *RMW) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acbe42d1632a205dcd01568e46caee587 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.  <br /></td></tr>
<tr class="separator:acbe42d1632a205dcd01568e46caee587 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fa81ce3759c975472e23d85d14bec1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a93fa81ce3759c975472e23d85d14bec1">shouldCastAtomicRMWIInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *RMWI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93fa81ce3759c975472e23d85d14bec1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the given atomic atomicrmw should be cast by the IR-level AtomicExpand pass.  <br /></td></tr>
<tr class="separator:a93fa81ce3759c975472e23d85d14bec1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1b600c71e8cd342f74193ab0d66c38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afa1b600c71e8cd342f74193ab0d66c38">lowerIdempotentRMWIntoFencedLoad</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *RMWI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa1b600c71e8cd342f74193ab0d66c38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">On some platforms, an AtomicRMW that never actually modifies the value (such as fetch_add of 0) can be turned into a fence followed by an atomic load.  <br /></td></tr>
<tr class="separator:afa1b600c71e8cd342f74193ab0d66c38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a62776704228be288b780c2d5f591e1b2">getExtendForAtomicOps</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).  <br /></td></tr>
<tr class="separator:a62776704228be288b780c2d5f591e1b2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa546bf2fddb94f021e72ac6622e08b95 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa546bf2fddb94f021e72ac6622e08b95">getExtendForAtomicCmpSwapArg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa546bf2fddb94f021e72ac6622e08b95 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).  <br /></td></tr>
<tr class="separator:aa546bf2fddb94f021e72ac6622e08b95 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5c4fe86e764b49ef70c73006d63758fc">shouldNormalizeToSelectSequence</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if we should normalize select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y)) if it is likely that it saves us from materializing N0 and N1 in an integer register.  <br /></td></tr>
<tr class="separator:a5c4fe86e764b49ef70c73006d63758fc inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac08ec2ac5905d35da452c5b7fed73a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9ac08ec2ac5905d35da452c5b7fed73a">isProfitableToCombineMinNumMaxNum</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ac08ec2ac5905d35da452c5b7fed73a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afc4327509fd659b7dee6d54659881ed4">convertSelectOfConstantsToMath</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.  <br /></td></tr>
<tr class="separator:afc4327509fd659b7dee6d54659881ed4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0904da484f8cd4e253536bf528d477b5">decomposeMulByConstant</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.  <br /></td></tr>
<tr class="separator:a0904da484f8cd4e253536bf528d477b5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b28ba1e58bd8df52a8e88097be19eef inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b28ba1e58bd8df52a8e88097be19eef">isMulAddWithConstProfitable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> AddNode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b28ba1e58bd8df52a8e88097be19eef inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1*c2).  <br /></td></tr>
<tr class="separator:a6b28ba1e58bd8df52a8e88097be19eef inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#acfb6d055ff40649191068eae2f52a67b">shouldUseStrictFP_TO_INT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FpVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> IntVT, <a class="el" href="classbool.html">bool</a> IsSigned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is more correct/profitable to use strict FP_TO_INT conversion operations - canonicalizing the FP source value instead of converting all cases and then selecting based on value.  <br /></td></tr>
<tr class="separator:acfb6d055ff40649191068eae2f52a67b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf2d22447761e0a5e507f415e11fb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aebf2d22447761e0a5e507f415e11fb9b">isBeneficialToExpandPowI</a> (int64_t <a class="el" href="namespacellvm.html#a403260df3a211e47e65f35fbfd9bee8faf5ccb8d51ca38e2f3329955fc0149cd4">Exponent</a>, <a class="el" href="classbool.html">bool</a> OptForSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebf2d22447761e0a5e507f415e11fb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is beneficial to expand an @llvm.powi.  <br /></td></tr>
<tr class="separator:aebf2d22447761e0a5e507f415e11fb9b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ab45481ecc1c8720e7a570b7c83be1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa4ab45481ecc1c8720e7a570b7c83be1">getAddrModeArguments</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> * &gt; &amp;, <a class="el" href="classllvm_1_1Type.html">Type</a> *&amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa4ab45481ecc1c8720e7a570b7c83be1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address.  <br /></td></tr>
<tr class="separator:aa4ab45481ecc1c8720e7a570b7c83be1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3aef362a1dcff57193d4e6a54f7044 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afa3aef362a1dcff57193d4e6a54f7044">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace, <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afa3aef362a1dcff57193d4e6a54f7044 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <br /></td></tr>
<tr class="separator:afa3aef362a1dcff57193d4e6a54f7044 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc3cda4dd8e23b48e83f98c407ef009 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#accc3cda4dd8e23b48e83f98c407ef009">getPreferredLargeGEPBaseOffset</a> (int64_t MinOffset, int64_t MaxOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:accc3cda4dd8e23b48e83f98c407ef009 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the prefered common base offset.  <br /></td></tr>
<tr class="separator:accc3cda4dd8e23b48e83f98c407ef009 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1946f350ff6d981eb8ec0f7f044625fd">isLegalICmpImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <br /></td></tr>
<tr class="separator:a1946f350ff6d981eb8ec0f7f044625fd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8ccde50eadcc47f62c4076681b969864">isLegalAddImmediate</a> (int64_t) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.  <br /></td></tr>
<tr class="separator:a8ccde50eadcc47f62c4076681b969864 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af72efd29af2efc1ca06d7439702655e1">isLegalStoreImmediate</a> (int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified immediate is legal for the value input of a store instruction.  <br /></td></tr>
<tr class="separator:af72efd29af2efc1ca06d7439702655e1 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0791d03936abf005dfeef844f2d23fc6">isVectorShiftByScalarCheap</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's significantly cheaper to shift a vector by a uniform scalar than by an amount which will vary across each lane.  <br /></td></tr>
<tr class="separator:a0791d03936abf005dfeef844f2d23fc6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae920635c47fb22e723cff034fb3ef9a0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae920635c47fb22e723cff034fb3ef9a0">shouldConvertSplatType</a> (<a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae920635c47fb22e723cff034fb3ef9a0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a shuffle vector SVI representing a vector splat, return a new scalar type of size equal to SVI's scalar type if the new type is more profitable.  <br /></td></tr>
<tr class="separator:ae920635c47fb22e723cff034fb3ef9a0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40372fc6c2f0c6fea698d32c6730166 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af40372fc6c2f0c6fea698d32c6730166">shouldConvertPhiType</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *<a class="el" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *To) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af40372fc6c2f0c6fea698d32c6730166 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a set in interconnected phis of type 'From' that are loaded/stored or bitcast to type 'To', return true if the set should be converted to 'To'.  <br /></td></tr>
<tr class="separator:af40372fc6c2f0c6fea698d32c6730166 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4c3a10f878938b827a268d6ab66dbb77">isCommutativeBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the opcode is a commutative binary operation.  <br /></td></tr>
<tr class="separator:a4c3a10f878938b827a268d6ab66dbb77 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab3598cfe4665dac7e694fb4be22158b8">isBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the node is a math/logic binary operator.  <br /></td></tr>
<tr class="separator:ab3598cfe4665dac7e694fb4be22158b8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f992bc4ca89f1b5f0b34f5b29978c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6f992bc4ca89f1b5f0b34f5b29978c31">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *FromTy, <a class="el" href="classllvm_1_1Type.html">Type</a> *ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f992bc4ca89f1b5f0b34f5b29978c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type FromTy to type ToTy.  <br /></td></tr>
<tr class="separator:a6f992bc4ca89f1b5f0b34f5b29978c31 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a59fab36c0403f6b6801219e1b73ba585">allowTruncateForTailCall</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *FromTy, <a class="el" href="classllvm_1_1Type.html">Type</a> *ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position.  <br /></td></tr>
<tr class="separator:a59fab36c0403f6b6801219e1b73ba585 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbe9318e6c6e5c70a5a70e611717653 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abdbe9318e6c6e5c70a5a70e611717653">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FromVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ToVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abdbe9318e6c6e5c70a5a70e611717653 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e138108555703cd7afc125b7e7c9ff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a85e138108555703cd7afc125b7e7c9ff">isTruncateFree</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> FromTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> ToTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a85e138108555703cd7afc125b7e7c9ff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990d85a8d01cdd91447edf6b576b6267 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a990d85a8d01cdd91447edf6b576b6267">isTruncateFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a990d85a8d01cdd91447edf6b576b6267 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if truncating the specific node Val to type VT2 is free.  <br /></td></tr>
<tr class="separator:a990d85a8d01cdd91447edf6b576b6267 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac075713010d5632234a7a171d74b62f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aac075713010d5632234a7a171d74b62f">isProfitableToHoist</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac075713010d5632234a7a171d74b62f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa262bd68fe6b244861c0a5d249d68c30">isExtFree</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the extension represented by <code>I</code> is free.  <br /></td></tr>
<tr class="separator:aa262bd68fe6b244861c0a5d249d68c30 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a25aa6029f4af7a3baadbd476d76fcaff">isExtLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *Load, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *Ext, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if <code>Load</code> and <code>Ext</code> can form an ExtLoad.  <br /></td></tr>
<tr class="separator:a25aa6029f4af7a3baadbd476d76fcaff inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342be90695496b88a8854a775dfd030f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a342be90695496b88a8854a775dfd030f">isZExtFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *FromTy, <a class="el" href="classllvm_1_1Type.html">Type</a> *ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a342be90695496b88a8854a775dfd030f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the value to ToTy in the result register.  <br /></td></tr>
<tr class="separator:a342be90695496b88a8854a775dfd030f inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5211dae141464226fac1db27c8eb7d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa5211dae141464226fac1db27c8eb7d5">isZExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FromTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5211dae141464226fac1db27c8eb7d5 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f52bb08d3d32f24f10fa50afa80634 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a33f52bb08d3d32f24f10fa50afa80634">isZExtFree</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> FromTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> ToTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a33f52bb08d3d32f24f10fa50afa80634 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9387071eab0e862294beaef5defa178 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae9387071eab0e862294beaef5defa178">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae9387071eab0e862294beaef5defa178 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <br /></td></tr>
<tr class="separator:ae9387071eab0e862294beaef5defa178 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a29366507d51536f380af3c2184bfe374">isSExtCheaperThanZExt</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> FromTy, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ToTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.  <br /></td></tr>
<tr class="separator:a29366507d51536f380af3c2184bfe374 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb7e47fcae1e6162074daa8925bfdf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abfb7e47fcae1e6162074daa8925bfdf7">signExtendConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abfb7e47fcae1e6162074daa8925bfdf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this constant should be sign extended when promoting to a larger type.  <br /></td></tr>
<tr class="separator:abfb7e47fcae1e6162074daa8925bfdf7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90354c692164edd2fe302104aa1ae86 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af90354c692164edd2fe302104aa1ae86">shouldSinkOperands</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Use.html">Use</a> * &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af90354c692164edd2fe302104aa1ae86 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if sinking I's operands to the same basic block as I is profitable, e.g.  <br /></td></tr>
<tr class="separator:af90354c692164edd2fe302104aa1ae86 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe85008c4cce0352481b6367ce2392d4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afe85008c4cce0352481b6367ce2392d4">optimizeExtendOrTruncateConversion</a> (<a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1Loop.html">Loop</a> *L, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a> &amp;<a class="el" href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">TTI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afe85008c4cce0352481b6367ce2392d4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to optimize extending or truncating conversion instructions (like zext, trunc, fptoui, uitofp) for the target.  <br /></td></tr>
<tr class="separator:afe85008c4cce0352481b6367ce2392d4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadad19db03732207982eed6049007e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#afadad19db03732207982eed6049007e0">hasPairedLoad</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afadad19db03732207982eed6049007e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType next to each other in memory.  <br /></td></tr>
<tr class="separator:afadad19db03732207982eed6049007e0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae50d1d4ef6168ca5a3e89e47e810e7eb">hasVectorBlend</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target has a vector blend instruction.  <br /></td></tr>
<tr class="separator:ae50d1d4ef6168ca5a3e89e47e810e7eb inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9217d0c83a31e23a74c96c313b8c2601">getMaxSupportedInterleaveFactor</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the maximum supported factor for interleaved memory accesses.  <br /></td></tr>
<tr class="separator:a9217d0c83a31e23a74c96c313b8c2601 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283bd8cb4d2c6863d2fd7e129d0847ab inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a283bd8cb4d2c6863d2fd7e129d0847ab">lowerInterleavedLoad</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> * &gt; Shuffles, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a283bd8cb4d2c6863d2fd7e129d0847ab inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved load to target specific intrinsics.  <br /></td></tr>
<tr class="separator:a283bd8cb4d2c6863d2fd7e129d0847ab inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3fb4538886a5b2d3ed3f5cabfbfde752">lowerInterleavedStore</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI, <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI, <a class="el" href="classunsigned.html">unsigned</a> Factor) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleaved store to target specific intrinsics.  <br /></td></tr>
<tr class="separator:a3fb4538886a5b2d3ed3f5cabfbfde752 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4ac3b44c926b7478b29d1f09724ac3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5e4ac3b44c926b7478b29d1f09724ac3">lowerDeinterleaveIntrinsicToLoad</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *DI, <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5e4ac3b44c926b7478b29d1f09724ac3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a deinterleave intrinsic to a target specific load intrinsic.  <br /></td></tr>
<tr class="separator:a5e4ac3b44c926b7478b29d1f09724ac3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763efb39ebc128d146725566aab1ee45 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a763efb39ebc128d146725566aab1ee45">lowerInterleaveIntrinsicToStore</a> (<a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II, <a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a763efb39ebc128d146725566aab1ee45 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower an interleave intrinsic to a target specific store intrinsic.  <br /></td></tr>
<tr class="separator:a763efb39ebc128d146725566aab1ee45 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a75b5f43626eca6f155a21f22e4a5acd0">isFPExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision).  <br /></td></tr>
<tr class="separator:a75b5f43626eca6f155a21f22e4a5acd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af94b13c3b30147bb3d021d37e1b0f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3af94b13c3b30147bb3d021d37e1b0f6">isFPExtFoldable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1LLT.html">LLT</a> DestTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3af94b13c3b30147bb3d021d37e1b0f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.  <br /></td></tr>
<tr class="separator:a3af94b13c3b30147bb3d021d37e1b0f6 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ed954e5eaff1b63e086855f2183b38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a58ed954e5eaff1b63e086855f2183b38">isFPExtFoldable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DestVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a58ed954e5eaff1b63e086855f2183b38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.  <br /></td></tr>
<tr class="separator:a58ed954e5eaff1b63e086855f2183b38 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1e59c039fa29b841bae761e78dfc7d91">isVectorLoadExtDesirable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.  <br /></td></tr>
<tr class="separator:a1e59c039fa29b841bae761e78dfc7d91 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e691980ff29653e6bcc97fe1fa30a17 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9e691980ff29653e6bcc97fe1fa30a17">isFNegFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e691980ff29653e6bcc97fe1fa30a17 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <br /></td></tr>
<tr class="separator:a9e691980ff29653e6bcc97fe1fa30a17 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dac2cd51ca7d7082cabfba3f81dd27 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af4dac2cd51ca7d7082cabfba3f81dd27">isFAbsFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af4dac2cd51ca7d7082cabfba3f81dd27 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fabs operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <br /></td></tr>
<tr class="separator:af4dac2cd51ca7d7082cabfba3f81dd27 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e67f27ae5f75164e2591e9024df6ec inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a01e67f27ae5f75164e2591e9024df6ec">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01e67f27ae5f75164e2591e9024df6ec inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <br /></td></tr>
<tr class="separator:a01e67f27ae5f75164e2591e9024df6ec inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1300a9e000b64562c24eb66b034bf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abd1300a9e000b64562c24eb66b034bf4">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abd1300a9e000b64562c24eb66b034bf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <br /></td></tr>
<tr class="separator:abd1300a9e000b64562c24eb66b034bf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aad404f6d4c27d0632ec092983a1e2df3">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">IR version.  <br /></td></tr>
<tr class="separator:aad404f6d4c27d0632ec092983a1e2df3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0db3d890f24480280ad2ca599f8c69a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae0db3d890f24480280ad2ca599f8c69a">isFMADLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0db3d890f24480280ad2ca599f8c69a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>MI</code> can be combined with another instruction to form TargetOpcode::G_FMAD.  <br /></td></tr>
<tr class="separator:ae0db3d890f24480280ad2ca599f8c69a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1077912d87ec3c85548fb8ab20a22caa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1077912d87ec3c85548fb8ab20a22caa">isFMADLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1077912d87ec3c85548fb8ab20a22caa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if be combined with to form an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7" title="FMAD - Perform a * b + c, while getting the same result as the separately rounded operations.">ISD::FMAD</a>.  <br /></td></tr>
<tr class="separator:a1077912d87ec3c85548fb8ab20a22caa inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dbef61c5a2dce306db786801806a23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af9dbef61c5a2dce306db786801806a23">generateFMAsInMachineCombiner</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af9dbef61c5a2dce306db786801806a23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a761129bbafa0c8160c15f17c94fcf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8a761129bbafa0c8160c15f17c94fcf4">isNarrowingProfitable</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DestVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a761129bbafa0c8160c15f17c94fcf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to narrow operations of type SrcVT to DestVT.  <br /></td></tr>
<tr class="separator:a8a761129bbafa0c8160c15f17c94fcf4 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a17f08d9285fcbdacc438206c50934b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7a17f08d9285fcbdacc438206c50934b">shouldFoldSelectWithIdentityConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> BinOpcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a17f08d9285fcbdacc438206c50934b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pulling a binary operation into a select with an identity constant is profitable.  <br /></td></tr>
<tr class="separator:a7a17f08d9285fcbdacc438206c50934b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2010aad920dfc8338ccc551ac6d6888e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2010aad920dfc8338ccc551ac6d6888e">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2010aad920dfc8338ccc551ac6d6888e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is beneficial to convert a load of a constant to just the constant itself.  <br /></td></tr>
<tr class="separator:a2010aad920dfc8338ccc551ac6d6888e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6af60c6301887f2f31ff9ae54329620a">isExtractSubvectorCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with this index.  <br /></td></tr>
<tr class="separator:a6af60c6301887f2f31ff9ae54329620a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac2a1ee827cfddefb077a5962261fd67c">shouldScalarizeBinop</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VecOp) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation.  <br /></td></tr>
<tr class="separator:ac2a1ee827cfddefb077a5962261fd67c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a517ad06f5e9060b01cb831f5bc99e3a7">isExtractVecEltCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if extraction of a scalar element from the given vector type at the given index is cheap.  <br /></td></tr>
<tr class="separator:a517ad06f5e9060b01cb831f5bc99e3a7 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6f74fbe8b15567434fa5d20a540c5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">shouldFormOverflowOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> MathUsed) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1b6f74fbe8b15567434fa5d20a540c5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert math with an overflow comparison into the corresponding DAG node operation.  <br /></td></tr>
<tr class="separator:a1b6f74fbe8b15567434fa5d20a540c5c inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76949b64a21b1d9a9a48fa041e41bf8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae76949b64a21b1d9a9a48fa041e41bf8">aggressivelyPreferBuildVectorSources</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae76949b64a21b1d9a9a48fa041e41bf8 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9506719826e5449066b6a74d2d21d012 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9506719826e5449066b6a74d2d21d012">shouldConsiderGEPOffsetSplit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9506719826e5449066b6a74d2d21d012 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a73287af67238556f601b5255cd6e6274">shouldAvoidTransformToShift</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Amount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if creating a shift of the type by the given amount is not profitable.  <br /></td></tr>
<tr class="separator:a73287af67238556f601b5255cd6e6274 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7823e9650460a75ff21e53e2d62e7560 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7823e9650460a75ff21e53e2d62e7560">shouldFoldSelectWithSingleBitTest</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;AndMask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7823e9650460a75ff21e53e2d62e7560 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93de5dc4674a2a46311bc99299698571 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a93de5dc4674a2a46311bc99299698571">shouldKeepZExtForFP16Conv</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93de5dc4674a2a46311bc99299698571 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this target require the clearing of high-order bits in a register passed to the fp16 to fp conversion library function.  <br /></td></tr>
<tr class="separator:a93de5dc4674a2a46311bc99299698571 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc37b88f2b4aa07bf2dedea934bb405 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#affc37b88f2b4aa07bf2dedea934bb405">shouldConvertFpToSat</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:affc37b88f2b4aa07bf2dedea934bb405 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) saturation patterns.  <br /></td></tr>
<tr class="separator:affc37b88f2b4aa07bf2dedea934bb405 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb1471ed58b91ce74d9852313d0ef4b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aefb1471ed58b91ce74d9852313d0ef4b">isComplexDeinterleavingSupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefb1471ed58b91ce74d9852313d0ef4b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this target support complex deinterleaving.  <br /></td></tr>
<tr class="separator:aefb1471ed58b91ce74d9852313d0ef4b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5796679834c2a422108849d8114cd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0f5796679834c2a422108849d8114cd0">isComplexDeinterleavingOperationSupported</a> (<a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a>, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0f5796679834c2a422108849d8114cd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this target support complex deinterleaving with the given operation and type.  <br /></td></tr>
<tr class="separator:a0f5796679834c2a422108849d8114cd0 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20035c4c07b2942962a542bf5cc89082 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a20035c4c07b2942962a542bf5cc89082">createComplexDeinterleavingIR</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType, <a class="el" href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a class="el" href="classllvm_1_1Value.html">Value</a> *InputA, <a class="el" href="classllvm_1_1Value.html">Value</a> *InputB, <a class="el" href="classllvm_1_1Value.html">Value</a> *<a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20035c4c07b2942962a542bf5cc89082 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create the IR node for the given complex deinterleaving operation.  <br /></td></tr>
<tr class="separator:a20035c4c07b2942962a542bf5cc89082 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">setLibcallName</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="memdesc:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rename the default libcall routine name for the specified libcall.  <br /></td></tr>
<tr class="separator:a8b36797b46a42e7b489e47c2d009bc1d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4870c4c266d2b041e50e88fc6600af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9f4870c4c266d2b041e50e88fc6600af">setLibcallName</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> &gt; Calls, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a9f4870c4c266d2b041e50e88fc6600af inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae365cf8f9a6844685be3fd9f12956c33 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae365cf8f9a6844685be3fd9f12956c33">getLibcallName</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae365cf8f9a6844685be3fd9f12956c33 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the libcall routine name for the specified libcall.  <br /></td></tr>
<tr class="separator:ae365cf8f9a6844685be3fd9f12956c33 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a11d5723c448d435dce77417ce2b8cb01">setCmpLibcallCC</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default CondCode to be used to test the result of the comparison libcall against zero.  <br /></td></tr>
<tr class="separator:a11d5723c448d435dce77417ce2b8cb01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad85fc60334b97452e632a353e5a4b814">getCmpLibcallCC</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the CondCode that's to be used to test the result of the comparison libcall against zero.  <br /></td></tr>
<tr class="separator:ad85fc60334b97452e632a353e5a4b814 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3b258bf80e376a39c623bf880461894b">setLibcallCallingConv</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="namespacellvm_1_1CallingConv.html" title="CallingConv Namespace - This namespace contains an enum with a value for the well-known calling conve...">CallingConv</a> that should be used for the specified libcall.  <br /></td></tr>
<tr class="separator:a3b258bf80e376a39c623bf880461894b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a165e3da23cb77e612919b366f1978af2">getLibcallCallingConv</a> (<a class="el" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="namespacellvm_1_1CallingConv.html" title="CallingConv Namespace - This namespace contains an enum with a value for the well-known calling conve...">CallingConv</a> that should be used for the specified libcall.  <br /></td></tr>
<tr class="separator:a165e3da23cb77e612919b366f1978af2 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e9067b95ae52ee880a08c7d132fd56 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">finalizeLowering</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a07e9067b95ae52ee880a08c7d132fd56 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute target specific actions to finalize target lowering.  <br /></td></tr>
<tr class="separator:a07e9067b95ae52ee880a08c7d132fd56 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcf81766483577a7061c2bb168098c3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2bcf81766483577a7061c2bb168098c3">shouldLocalize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a> *<a class="el" href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">TTI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2bcf81766483577a7061c2bb168098c3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether or not <code>MI</code> needs to be moved close to its uses.  <br /></td></tr>
<tr class="separator:a2bcf81766483577a7061c2bb168098c3 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a025e6664b2f55d2c217543c34eb1f64e">InstructionOpcodeToISD</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a> node that corresponds to the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> class opcode.  <br /></td></tr>
<tr class="separator:a025e6664b2f55d2c217543c34eb1f64e inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab4f441f058eb21d972cd86d45089fc01">getMaxAtomicSizeInBitsSupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the maximum atomic operation size (in bits) supported by the backend.  <br /></td></tr>
<tr class="separator:ab4f441f058eb21d972cd86d45089fc01 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5ea33ce5a61db1aedfac35723a7f5b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8c5ea33ce5a61db1aedfac35723a7f5b">getMaxDivRemBitWidthSupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c5ea33ce5a61db1aedfac35723a7f5b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size in bits of the maximum div/rem the backend supports.  <br /></td></tr>
<tr class="separator:a8c5ea33ce5a61db1aedfac35723a7f5b inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc6b96032604f00666b0b5f2690a604 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abcc6b96032604f00666b0b5f2690a604">getMaxLargeFPConvertBitWidthSupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abcc6b96032604f00666b0b5f2690a604 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size in bits of the maximum larget fp convert the backend supports.  <br /></td></tr>
<tr class="separator:abcc6b96032604f00666b0b5f2690a604 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3764b6c7a86edf8f7e67d1b57ecc8f29">getMinCmpXchgSizeInBits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the size of the smallest cmpxchg or ll/sc instruction the backend supports.  <br /></td></tr>
<tr class="separator:a3764b6c7a86edf8f7e67d1b57ecc8f29 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae209eef1c0fd4634eea3311501aa6c23">supportsUnalignedAtomics</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the target supports unaligned atomic operations.  <br /></td></tr>
<tr class="separator:ae209eef1c0fd4634eea3311501aa6c23 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0783e15d78abd409116edbeffdceefd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa0783e15d78abd409116edbeffdceefd">shouldInsertTrailingFenceForAtomicStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa0783e15d78abd409116edbeffdceefd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether AtomicExpandPass should automatically insert a trailing fence without reducing the ordering for this atomic.  <br /></td></tr>
<tr class="separator:aa0783e15d78abd409116edbeffdceefd inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110edda645a3194972ae89479b1014d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4110edda645a3194972ae89479b1014d">emitLoadLinked</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1Type.html">Type</a> *ValueTy, <a class="el" href="classllvm_1_1Value.html">Value</a> *<a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4110edda645a3194972ae89479b1014d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type.  <br /></td></tr>
<tr class="separator:a4110edda645a3194972ae89479b1014d inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019791785b637578c64aa8e343e00a3a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a019791785b637578c64aa8e343e00a3a">emitStoreConditional</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Val, <a class="el" href="classllvm_1_1Value.html">Value</a> *<a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a019791785b637578c64aa8e343e00a3a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a store-conditional operation to Addr.  <br /></td></tr>
<tr class="separator:a019791785b637578c64aa8e343e00a3a inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65faee4e6901b086fc5e896aba878004 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a65faee4e6901b086fc5e896aba878004">emitExpandAtomicRMW</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a65faee4e6901b086fc5e896aba878004 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a atomicrmw expansion using a target-specific way.  <br /></td></tr>
<tr class="separator:a65faee4e6901b086fc5e896aba878004 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038de2cdce39050b724bbcc6bb999416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a038de2cdce39050b724bbcc6bb999416">emitBitTestAtomicRMWIntrinsic</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a038de2cdce39050b724bbcc6bb999416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a bit test atomicrmw using a target-specific intrinsic.  <br /></td></tr>
<tr class="separator:a038de2cdce39050b724bbcc6bb999416 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6873f7e9c9e2b9c05e25d21c80da83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adb6873f7e9c9e2b9c05e25d21c80da83">emitCmpArithAtomicRMWIntrinsic</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adb6873f7e9c9e2b9c05e25d21c80da83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a atomicrmw which the result is only used by comparison, using a target-specific intrinsic.  <br /></td></tr>
<tr class="separator:adb6873f7e9c9e2b9c05e25d21c80da83 inherit pub_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ac27709ca33b27034fb25d6fb83cb5fb1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#ac27709ca33b27034fb25d6fb83cb5fb1">getLMUL</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:ac27709ca33b27034fb25d6fb83cb5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c86dae4e6241448405b7986685565b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a54c86dae4e6241448405b7986685565b">computeVLMAX</a> (<a class="el" href="classunsigned.html">unsigned</a> VectorBits, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classunsigned.html">unsigned</a> MinSize)</td></tr>
<tr class="separator:a54c86dae4e6241448405b7986685565b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002897456acb2af7a1e3cbb5f7a3b245"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a002897456acb2af7a1e3cbb5f7a3b245">computeVLMAXBounds</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> ContainerVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a002897456acb2af7a1e3cbb5f7a3b245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969970caf142445c61662ad087a95c08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a969970caf142445c61662ad087a95c08">getRegClassIDForLMUL</a> (<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMul)</td></tr>
<tr class="separator:a969970caf142445c61662ad087a95c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098a8c811988d099304cefe6b99485f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a098a8c811988d099304cefe6b99485f3">getSubregIndexByMVT</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)</td></tr>
<tr class="separator:a098a8c811988d099304cefe6b99485f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d9c499deb0a2aadbf8e7ed5e717a8e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a78d9c499deb0a2aadbf8e7ed5e717a8e">getRegClassIDForVecVT</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a78d9c499deb0a2aadbf8e7ed5e717a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ee44fd979fc25e2afe3d23a2079494"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RISCVTargetLowering.html#a01ee44fd979fc25e2afe3d23a2079494">decomposeSubvectorInsertExtractToSubRegs</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VecVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> SubVecVT, <a class="el" href="classunsigned.html">unsigned</a> InsertExtractIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a01ee44fd979fc25e2afe3d23a2079494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:affa111c5fcedf4f9c7eaf11be9977f32 inherit pub_static_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#affa111c5fcedf4f9c7eaf11be9977f32">getExtendForContent</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> <a class="el" href="ELFObjHandler_8cpp.html#a2efbb6ab897d288e9ebee26ea12fa666">Content</a>)</td></tr>
<tr class="separator:affa111c5fcedf4f9c7eaf11be9977f32 inherit pub_static_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0b793dc0bbf21627a4e8a2b4c7962c20">initActions</a> ()</td></tr>
<tr class="memdesc:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize all of the actions to default values.  <br /></td></tr>
<tr class="separator:a0b793dc0bbf21627a4e8a2b4c7962c20 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8db261ae8a0e5359c65e8e8f8c1135 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a5a8db261ae8a0e5359c65e8e8f8c1135">getDefaultSafeStackPointerLocation</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB, <a class="el" href="classbool.html">bool</a> UseTLS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5a8db261ae8a0e5359c65e8e8f8c1135 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">setBooleanContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> Ty)</td></tr>
<tr class="memdesc:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  <br /></td></tr>
<tr class="separator:a6b928e5a6718acab4fa0030ce9198e8a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abc0bb1b25d261de12745e6114933b24a">setBooleanContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> IntTy, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> FloatTy)</td></tr>
<tr class="memdesc:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  <br /></td></tr>
<tr class="separator:abc0bb1b25d261de12745e6114933b24a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">setBooleanVectorContents</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755">BooleanContent</a> Ty)</td></tr>
<tr class="memdesc:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify how the target extends the result of a vector boolean value from a vector of i1 to a wider type.  <br /></td></tr>
<tr class="separator:a0662d63e058816bf77a5b8f35331bd9d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a> (<a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> Pref)</td></tr>
<tr class="memdesc:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the target scheduling preference.  <br /></td></tr>
<tr class="separator:af2a24aed2ba5d4f9c8db9904df6fa635 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9cc71effed4a85d71b1e556d266f0d3b">setMinimumJumpTableEntries</a> (<a class="el" href="classunsigned.html">unsigned</a> Val)</td></tr>
<tr class="memdesc:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the minimum number of blocks to generate jump tables.  <br /></td></tr>
<tr class="separator:a9cc71effed4a85d71b1e556d266f0d3b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2daba03291ed357d731e42824d8ba4b1">setMaximumJumpTableSize</a> (<a class="el" href="classunsigned.html">unsigned</a>)</td></tr>
<tr class="memdesc:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate the maximum number of entries in jump tables.  <br /></td></tr>
<tr class="separator:a2daba03291ed357d731e42824d8ba4b1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a44fb1f49bcfbed806fef69301a67a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8a44fb1f49bcfbed806fef69301a67a">setStackPointerRegisterToSaveRestore</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> R)</td></tr>
<tr class="memdesc:ab8a44fb1f49bcfbed806fef69301a67a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set to a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.  <br /></td></tr>
<tr class="separator:ab8a44fb1f49bcfbed806fef69301a67a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aeb09b1add015714789734df22b143112">setHasMultipleConditionRegisters</a> (<a class="el" href="classbool.html">bool</a> hasManyRegs=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that the target has multiple (allocatable) condition registers that can be used to store the results of comparisons for use by selects and conditional branches.  <br /></td></tr>
<tr class="separator:aeb09b1add015714789734df22b143112 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">setHasExtractBitsInsn</a> (<a class="el" href="classbool.html">bool</a> hasExtractInsn=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that the target has BitExtract instructions.  <br /></td></tr>
<tr class="separator:a3eae9a1850a035894e633aef9d5fbacd inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#af7666cad940e6ca0f5c37b9e7b23157d">setJumpIsExpensive</a> (<a class="el" href="classbool.html">bool</a> isExpensive=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator not to expand logic operations on comparison predicates into separate sequences that increase the amount of flow control.  <br /></td></tr>
<tr class="separator:af7666cad940e6ca0f5c37b9e7b23157d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3ebc673c7187aba992cc6925c27d47b5">addBypassSlowDiv</a> (<a class="el" href="classunsigned.html">unsigned</a> int SlowBitWidth, <a class="el" href="classunsigned.html">unsigned</a> int FastBitWidth)</td></tr>
<tr class="memdesc:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator which bitwidths to bypass.  <br /></td></tr>
<tr class="separator:a3ebc673c7187aba992cc6925c27d47b5 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the specified register class as an available regclass for the specified value type.  <br /></td></tr>
<tr class="separator:a7c45a718f16057459d95d09d42ec6902 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac1cbaebc2a18476b73105d6916a56664">findRepresentativeClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the largest legal super-reg register class of the register class for the specified type and its associated "cost".  <br /></td></tr>
<tr class="separator:ac1cbaebc2a18476b73105d6916a56664 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">computeRegisterProperties</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Once all of the register classes are added, this allows us to compute derived properties we expose.  <br /></td></tr>
<tr class="separator:a6df03220bbe2ea3cfb905f36fb26822c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified operation does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:a07c0c67913bb543fc45ce9ef65ef260a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532afd1af2fb23bd49eac25280123405 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a532afd1af2fb23bd49eac25280123405">setOperationAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:a532afd1af2fb23bd49eac25280123405 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039198ad56f64b0d285b728a2077196c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a039198ad56f64b0d285b728a2077196c">setOperationAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; VTs, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:a039198ad56f64b0d285b728a2077196c inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtType, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified load with extension does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:ad1d4d71bf37fea6a3170f27438d41e6d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218072a67beaf714b8d8ef6ed54fb58b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a218072a67beaf714b8d8ef6ed54fb58b">setLoadExtAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; ExtTypes, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:a218072a67beaf714b8d8ef6ed54fb58b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8878c3ee9d4daf105181defbc2cdd3fc inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8878c3ee9d4daf105181defbc2cdd3fc">setLoadExtAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; ExtTypes, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; MemVTs, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:a8878c3ee9d4daf105181defbc2cdd3fc inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified truncating store does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:aa243085e56636cc454143f916686c190 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4978da84fa67e0aa3a513c27e6367e91 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4978da84fa67e0aa3a513c27e6367e91">setIndexedLoadAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; IdxModes, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a4978da84fa67e0aa3a513c27e6367e91 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed load does or does not work with the specified type and indicate what to do abort it.  <br /></td></tr>
<tr class="separator:a4978da84fa67e0aa3a513c27e6367e91 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9d287e1f8a30072f1a9417f449aeb2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aee9d287e1f8a30072f1a9417f449aeb2">setIndexedLoadAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; IdxModes, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; VTs, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:aee9d287e1f8a30072f1a9417f449aeb2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8257b6c2db03e8af1a87bb4d7cb8c878 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8257b6c2db03e8af1a87bb4d7cb8c878">setIndexedStoreAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; IdxModes, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a8257b6c2db03e8af1a87bb4d7cb8c878 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed store does or does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:a8257b6c2db03e8af1a87bb4d7cb8c878 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae695ec56dc04af7993c380720a4d1d77 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae695ec56dc04af7993c380720a4d1d77">setIndexedStoreAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; IdxModes, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; VTs, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:ae695ec56dc04af7993c380720a4d1d77 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3ceead36af290c79e5f096d1bc47b029">setIndexedMaskedLoadAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed masked load does or does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:a3ceead36af290c79e5f096d1bc47b029 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a93fd0732889c7643c46f985fd69fe5c2">setIndexedMaskedStoreAction</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxMode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified indexed masked store does or does not work with the specified type and indicate what to do about it.  <br /></td></tr>
<tr class="separator:a93fd0732889c7643c46f985fd69fe5c2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec47c0a3f39ed8fa200ccc9933318f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abbec47c0a3f39ed8fa200ccc9933318f">setCondCodeAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &gt; CCs, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="memdesc:abbec47c0a3f39ed8fa200ccc9933318f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate that the specified condition code is or isn't supported on the target and indicate what to do about it.  <br /></td></tr>
<tr class="separator:abbec47c0a3f39ed8fa200ccc9933318f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1df7c71aaad106180e4361f018d9525 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ae1df7c71aaad106180e4361f018d9525">setCondCodeAction</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> &gt; CCs, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a> &gt; VTs, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action)</td></tr>
<tr class="separator:ae1df7c71aaad106180e4361f018d9525 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OrigVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DestVT)</td></tr>
<tr class="memdesc:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Opc/OrigVT is specified as being promoted, the promotion code defaults to trying a larger integer/fp until it can find one that works.  <br /></td></tr>
<tr class="separator:ab8c490e0623b6a0e2c12c12e0d924abe inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OrigVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DestVT)</td></tr>
<tr class="memdesc:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method to set an operation to Promote and specify the type in a single call.  <br /></td></tr>
<tr class="separator:a357d8fa7fd274fd0fd281e19d468d92b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8bbb3a8d5555f5907dd1420e871c2b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#abc8bbb3a8d5555f5907dd1420e871c2b">setOperationPromotedToType</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OrigVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DestVT)</td></tr>
<tr class="separator:abc8bbb3a8d5555f5907dd1420e871c2b inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87dc82fa9f824a797198e7b0e16141d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ac87dc82fa9f824a797198e7b0e16141d">setTargetDAGCombine</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> &gt; NTs)</td></tr>
<tr class="memdesc:ac87dc82fa9f824a797198e7b0e16141d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets should invoke this method for each target independent node that they want to provide a custom DAG combiner for by implementing the PerformDAGCombine virtual method.  <br /></td></tr>
<tr class="separator:ac87dc82fa9f824a797198e7b0e16141d inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6566d8c65c03ad2f7b18ed08f0e7f208">setMinFunctionAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's minimum function alignment.  <br /></td></tr>
<tr class="separator:a6566d8c65c03ad2f7b18ed08f0e7f208 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a8bb50938977c871d4dfa617d1b759a9a">setPrefFunctionAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's preferred function alignment.  <br /></td></tr>
<tr class="separator:a8bb50938977c871d4dfa617d1b759a9a inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4aebe88e5c44bdb37513651bc72c2889">setPrefLoopAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the target's preferred loop alignment.  <br /></td></tr>
<tr class="separator:a4aebe88e5c44bdb37513651bc72c2889 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddb810ec23c0f90abd0d5085e86ed50 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3ddb810ec23c0f90abd0d5085e86ed50">setMaxBytesForAlignment</a> (<a class="el" href="classunsigned.html">unsigned</a> MaxBytes)</td></tr>
<tr class="separator:a3ddb810ec23c0f90abd0d5085e86ed50 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a2544bef91bdf3e85c561e59a0e662292">setMinStackArgumentAlignment</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="memdesc:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum stack alignment of an argument.  <br /></td></tr>
<tr class="separator:a2544bef91bdf3e85c561e59a0e662292 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a4df001a3c611cc8b423ca0e54560210f">setMaxAtomicSizeInBitsSupported</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the maximum atomic operation size supported by the backend.  <br /></td></tr>
<tr class="separator:a4df001a3c611cc8b423ca0e54560210f inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09373cbbdb4326098156b8dfdad4e8b2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a09373cbbdb4326098156b8dfdad4e8b2">setMaxDivRemBitWidthSupported</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:a09373cbbdb4326098156b8dfdad4e8b2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size in bits of the maximum div/rem the backend supports.  <br /></td></tr>
<tr class="separator:a09373cbbdb4326098156b8dfdad4e8b2 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412198fc6d5387d22f6601f35e0ad254 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a412198fc6d5387d22f6601f35e0ad254">setMaxLargeFPConvertBitWidthSupported</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:a412198fc6d5387d22f6601f35e0ad254 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size in bits of the maximum fp convert the backend supports.  <br /></td></tr>
<tr class="separator:a412198fc6d5387d22f6601f35e0ad254 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ab6a8a4a9115087b5dd7aa1dbff26a193">setMinCmpXchgSizeInBits</a> (<a class="el" href="classunsigned.html">unsigned</a> SizeInBits)</td></tr>
<tr class="memdesc:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the minimum cmpxchg or ll/sc size supported by the backend.  <br /></td></tr>
<tr class="separator:ab6a8a4a9115087b5dd7aa1dbff26a193 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a86e88e952aa64c2ce26a36b0ce1d8466">setSupportsUnalignedAtomics</a> (<a class="el" href="classbool.html">bool</a> UnalignedSupported)</td></tr>
<tr class="memdesc:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets whether unaligned atomic operations are supported.  <br /></td></tr>
<tr class="separator:a86e88e952aa64c2ce26a36b0ce1d8466 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a11ba5ab8417567c96c4d8713df768688">isExtFreeImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the extension represented by <code>I</code> is free.  <br /></td></tr>
<tr class="separator:a11ba5ab8417567c96c4d8713df768688 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a59078941da3e0dedf257050df111a8d1">isLegalRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value types that can be represented by the specified register class are all legal.  <br /></td></tr>
<tr class="separator:a59078941da3e0dedf257050df111a8d1 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a187aaa5a843dd80a268ebfd242a03284">emitPatchPoint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace/modify any TargetFrameIndex operands with a targte-dependent sequence of memory operands that is recognized by PrologEpilogInserter.  <br /></td></tr>
<tr class="separator:a187aaa5a843dd80a268ebfd242a03284 inherit pro_methods_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1TargetLoweringBase"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1TargetLoweringBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1TargetLoweringBase.html">llvm::TargetLoweringBase</a></td></tr>
<tr class="memitem:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#ad53cd7e7b02001174120015f80922e6f">GatherAllAliasesMaxDepth</a></td></tr>
<tr class="memdesc:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depth that GatherAllAliases should continue looking for chain dependencies when trying to find a more preferable chain.  <br /></td></tr>
<tr class="separator:ad53cd7e7b02001174120015f80922e6f inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a9830bda9bf50bfdab4c10954cc6fb1ac">MaxStoresPerMemset</a></td></tr>
<tr class="memdesc:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memset call.  <br /></td></tr>
<tr class="separator:a9830bda9bf50bfdab4c10954cc6fb1ac inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">MaxStoresPerMemsetOptSize</a></td></tr>
<tr class="memdesc:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <br /></td></tr>
<tr class="separator:a67f472063b7db365d0b5da597871e03d inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aefbee33131c130f8f691c9a482f5fc40">MaxStoresPerMemcpy</a></td></tr>
<tr class="memdesc:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memcpy call.  <br /></td></tr>
<tr class="separator:aefbee33131c130f8f691c9a482f5fc40 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">MaxStoresPerMemcpyOptSize</a></td></tr>
<tr class="memdesc:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <br /></td></tr>
<tr class="separator:a1695feb44cd6dd30c64697360f1e76d3 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a341640d7d2de863af77af238f5a5ff94">MaxGluedStoresPerMemcpy</a> = 0</td></tr>
<tr class="memdesc:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify max number of store instructions to glue in inlined memcpy.  <br /></td></tr>
<tr class="separator:a341640d7d2de863af77af238f5a5ff94 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a3111deca0523de0afcc110cf020ebaaf">MaxLoadsPerMemcmp</a></td></tr>
<tr class="memdesc:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of load instructions per memcmp call.  <br /></td></tr>
<tr class="separator:a3111deca0523de0afcc110cf020ebaaf inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">MaxLoadsPerMemcmpOptSize</a></td></tr>
<tr class="memdesc:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <br /></td></tr>
<tr class="separator:aae9cf790eaa990b803a93058582d78e8 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a6d0f43699563375800a45f45bc11ff49">MaxStoresPerMemmove</a></td></tr>
<tr class="memdesc:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify maximum number of store instructions per memmove call.  <br /></td></tr>
<tr class="separator:a6d0f43699563375800a45f45bc11ff49 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a7800cede44a09d00fcc61b9087c20d85">MaxStoresPerMemmoveOptSize</a></td></tr>
<tr class="memdesc:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Likewise for functions with the OptSize attribute.  <br /></td></tr>
<tr class="separator:a7800cede44a09d00fcc61b9087c20d85 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a0cc366cf4e0b825191ca9babcf290286">PredictableSelectIsExpensive</a></td></tr>
<tr class="memdesc:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tells the code generator that select is more expensive than a branch if the branch is usually predicted right.  <br /></td></tr>
<tr class="separator:a0cc366cf4e0b825191ca9babcf290286 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ebe2acf36317f888422a345e90ba87 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a80ebe2acf36317f888422a345e90ba87">EnableExtLdPromotion</a></td></tr>
<tr class="separator:a80ebe2acf36317f888422a345e90ba87 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe2696265f6b0a7cd08bb6159fb9db4 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adfe2696265f6b0a7cd08bb6159fb9db4">IsStrictFPEnabled</a></td></tr>
<tr class="separator:adfe2696265f6b0a7cd08bb6159fb9db4 inherit pro_attribs_classllvm_1_1TargetLoweringBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00431">431</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a9cdb5452f0f422d818a6eb22da9ffd48" name="a9cdb5452f0f422d818a6eb22da9ffd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdb5452f0f422d818a6eb22da9ffd48">&#9670;&#160;</a></span>RISCVCCAssignFn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::RISCVCCAssignFn(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a>, <a class="el" href="classunsigned.html">unsigned</a> ValNo, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="el" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <a class="el" href="classbool.html">bool</a> IsFixed, <a class="el" href="classbool.html">bool</a> IsRet, <a class="el" href="classllvm_1_1Type.html">Type</a> *OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> &amp;TLI, std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; FirstMaskArgument)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RISCVCCAssignFn - This target-specific function extends the default <a class="el" href="classllvm_1_1CCValAssign.html" title="CCValAssign - Represent assignment of one arg/retval to a location.">CCValAssign</a> with additional information used to lower RISC-V calling conventions. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00835">835</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a190dd3c890042807e4008b5bdd04927a" name="a190dd3c890042807e4008b5bdd04927a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190dd3c890042807e4008b5bdd04927a">&#9670;&#160;</a></span>RISCVTargetLowering()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RISCVTargetLowering::RISCVTargetLowering </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l00082">82</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00450">llvm::RISCVABI::ABI_ILP32</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00452">llvm::RISCVABI::ABI_ILP32D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00453">llvm::RISCVABI::ABI_ILP32E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00451">llvm::RISCVABI::ABI_ILP32F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00454">llvm::RISCVABI::ABI_LP64</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00456">llvm::RISCVABI::ABI_LP64D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00457">llvm::RISCVABI::ABI_LP64E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00455">llvm::RISCVABI::ABI_LP64F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00458">llvm::RISCVABI::ABI_Unknown</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="TargetLowering_8h_source.html#l02442">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01240">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01255">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01257">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01263">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01262">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01261">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01259">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01256">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01265">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01264">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01260">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01254">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::AVGCEILU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::AVGFLOORU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00922">llvm::ISD::BF16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00718">llvm::ISD::BITREVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00084">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01075">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01054">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00714">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01333">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00077">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00082">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00202">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01203">llvm::ISD::DEBUGTRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01039">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00129">llvm::ISD::EH_DWARF_CFA</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00908">llvm::errs()</a>, <a class="el" href="TargetLowering_8h_source.html#l00200">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00950">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00493">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00933">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00947">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00949">llvm::ISD::FEXP10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00948">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00956">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00944">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00946">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00945">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00983">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00970">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00982">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00969">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00953">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00913">llvm::ISD::FP16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00527">llvm::MVT::fp_fixedlen_vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00869">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00923">llvm::ISD::FP_TO_BF16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00914">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00855">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00856">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00934">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00935">llvm::ISD::FPOWI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00394">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00952">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00954">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00955">llvm::ISD::FROUNDEVEN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00932">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00986">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00930">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00951">llvm::ISD::FTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00880">llvm::ISD::GET_ROUNDING</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">getContainerForFixedLengthVector()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00179">llvm::RISCVSubtarget::getELen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00128">llvm::RISCVSubtarget::getPrefFunctionAlignment()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00131">llvm::RISCVSubtarget::getPrefLoopAlignment()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02348">getRegClassIDForVecVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00113">llvm::RISCVSubtarget::getRegisterInfo()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00191">llvm::RISCVSubtarget::getTargetABI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::getVectorElementCount()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00078">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00079">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00145">llvm::RISCVSubtarget::hasStdExtCOrZca()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00148">llvm::RISCVSubtarget::hasStdExtDOrZdinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00149">llvm::RISCVSubtarget::hasStdExtZfhOrZhinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00207">llvm::RISCVSubtarget::hasVInstructionsBF16()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00206">llvm::RISCVSubtarget::hasVInstructionsF16()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00205">llvm::RISCVSubtarget::hasVInstructionsF16Minimal()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00208">llvm::RISCVSubtarget::hasVInstructionsF32()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00209">llvm::RISCVSubtarget::hasVInstructionsF64()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00204">llvm::RISCVSubtarget::hasVInstructionsI64()</a>, <a class="el" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00521">llvm::MVT::integer_fixedlen_vector_valuetypes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00533">llvm::MVT::integer_scalable_vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00507">llvm::ISD::IS_FPCLASS</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00192">llvm::RISCVSubtarget::isSoftFPABI()</a>, <a class="el" href="TargetLowering_8h_source.html#l03643">llvm::TargetLoweringBase::IsStrictFPEnabled</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00081">llvm::ISD::JumpTable</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00077">llvm::IRSimilarity::Legal</a>, <a class="el" href="TargetLowering_8h_source.html#l00201">llvm::TargetLoweringBase::LibCall</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00960">llvm::ISD::LLRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00958">llvm::ISD::LLROUND</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00959">llvm::ISD::LRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00957">llvm::ISD::LROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01291">llvm::ISD::MGATHER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01279">llvm::ISD::MLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01292">llvm::ISD::MSCATTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01280">llvm::ISD::MSTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::POST_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::PRE_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01213">llvm::ISD::PREFETCH</a>, <a class="el" href="TargetLowering_8h_source.html#l00199">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01180">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00709">llvm::ISD::ROTR</a>, <a class="el" href="RISCVISelLowering_8cpp.html#a923b318907482b59462ee094a6adc4ca">RV64LegalI32</a>, <a class="el" href="RISCVTargetParser_8h_source.html#l00026">llvm::RISCV::RVVBitsPerBlock</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00242">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00742">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::SET_ROUNDING</a>, <a class="el" href="TargetLowering_8h_source.html#l02376">llvm::TargetLoweringBase::setBooleanContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l02390">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l02559">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="TargetLowering_8h_source.html#l02508">llvm::TargetLoweringBase::setIndexedLoadAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l02525">llvm::TargetLoweringBase::setIndexedStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="TargetLowering_8h_source.html#l03304">llvm::TargetLoweringBase::setLibcallName()</a>, <a class="el" href="TargetLowering_8h_source.html#l02476">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l02639">llvm::TargetLoweringBase::setMaxAtomicSizeInBitsSupported()</a>, <a class="el" href="TargetLowering_8h_source.html#l02656">llvm::TargetLoweringBase::setMinCmpXchgSizeInBits()</a>, <a class="el" href="TargetLowering_8h_source.html#l02612">llvm::TargetLoweringBase::setMinFunctionAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01515">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01511">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01510">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01514">llvm::ISD::SETONE</a>, <a class="el" href="TargetLowering_8h_source.html#l02459">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l02589">llvm::TargetLoweringBase::setOperationPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l02618">llvm::TargetLoweringBase::setPrefFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l02625">llvm::TargetLoweringBase::setPrefLoopAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l02408">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore()</a>, <a class="el" href="TargetLowering_8h_source.html#l02604">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l02498">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01517">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01522">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01516">llvm::ISD::SETUO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00627">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00636">llvm::ISD::SPLAT_VECTOR_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00764">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00244">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00765">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01124">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01120">llvm::ISD::STACKSAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00646">llvm::ISD::STEP_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01030">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00426">llvm::ISD::STRICT_FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00403">llvm::ISD::STRICT_FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00427">llvm::ISD::STRICT_FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00405">llvm::ISD::STRICT_FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00402">llvm::ISD::STRICT_FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00423">llvm::ISD::STRICT_FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00470">llvm::ISD::STRICT_FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::STRICT_FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00442">llvm::ISD::STRICT_FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00443">llvm::ISD::STRICT_FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00422">llvm::ISD::STRICT_FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00428">llvm::ISD::STRICT_FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::STRICT_FROUNDEVEN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00477">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::STRICT_FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00430">llvm::ISD::STRICT_FTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::STRICT_LLRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00432">llvm::ISD::STRICT_LLROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::STRICT_LRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00431">llvm::ISD::STRICT_LROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00450">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01200">llvm::ISD::TRAP</a>, <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00341">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00256">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00251">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00245">llvm::ISD::UREM</a>, <a class="el" href="RISCVSubtarget_8cpp_source.html#l00182">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01144">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01149">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01153">llvm::ISD::VAEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01154">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01356">llvm::ISD::VECREDUCE_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01358">llvm::ISD::VECREDUCE_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01344">llvm::ISD::VECREDUCE_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01347">llvm::ISD::VECREDUCE_FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01348">llvm::ISD::VECREDUCE_FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01359">llvm::ISD::VECREDUCE_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01331">llvm::ISD::VECREDUCE_SEQ_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01361">llvm::ISD::VECREDUCE_SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01362">llvm::ISD::VECREDUCE_SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01363">llvm::ISD::VECREDUCE_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01364">llvm::ISD::VECREDUCE_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01360">llvm::ISD::VECREDUCE_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::VECTOR_DEINTERLEAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_INTERLEAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00591">llvm::ISD::VECTOR_REVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00612">llvm::ISD::VECTOR_SPLICE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01321">llvm::ISD::VSCALE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, <a class="el" href="TargetLowering_8h_source.html#l00234">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa9b79124bd53c05103a4c771b1b6a510" name="aa9b79124bd53c05103a4c771b1b6a510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b79124bd53c05103a4c771b1b6a510">&#9670;&#160;</a></span>AdjustInstrPostInstrSelection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVTargetLowering::AdjustInstrPostInstrSelection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag. </p>
<p>These instructions must be adjusted after instruction selection by target hooks. e.g. To fill in optional defs for <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> 's' setting instructions. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a99c48a76a7958e6cef5a8dc6683ab58f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l17249">17249</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00837">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00342">llvm::RISCVFPRndMode::DYN</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00217">llvm::RISCVII::getFRMOpNum()</a>, <a class="el" href="namespacellvm_1_1RISCV.html#a58f11d94b76de44eca2fcb192ce3b16c">llvm::RISCV::getNamedOperandIdx()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

</div>
</div>
<a id="a25d4d29a2e8f87e039add92fe76ef88c" name="a25d4d29a2e8f87e039add92fe76ef88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d4d29a2e8f87e039add92fe76ef88c">&#9670;&#160;</a></span>allowsMisalignedMemoryAccesses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::allowsMisalignedMemoryAccesses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em> = <code><a class="el" href="structllvm_1_1Align.html">Align</a>(1)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>Fast</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target allows unaligned memory accesses of the specified type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a63b5343b9da17f8bcc83ec545022f5c7">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19766">19766</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a53feeeeea5a1e5fb4314974c8b9592c0" name="a53feeeeea5a1e5fb4314974c8b9592c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53feeeeea5a1e5fb4314974c8b9592c0">&#9670;&#160;</a></span>areTwoSDNodeTargetMMOFlagsMergeable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::areTwoSDNodeTargetMMOFlagsMergeable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>NodeX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>NodeY</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is valid to merge the TargetMMOFlags in two SDNodes. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b55c4c163071eeafb03a6da3cf62416">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20311">20311</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l20266">getTargetMMOFlags()</a>.</p>

</div>
</div>
<a id="a73c00997fdff9ed032df8ba7d094669d" name="a73c00997fdff9ed032df8ba7d094669d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c00997fdff9ed032df8ba7d094669d">&#9670;&#160;</a></span>CanLowerReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::CanLowerReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. </p>
<p>If false is returned, an sret-demotion is performed. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#adf8baf41573cc50b4fc3a97be275df7f">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18608">18608</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="CallingConvLower_8h_source.html#l00036">llvm::CCValAssign::Full</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00308">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17663">preAssignMask()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

</div>
</div>
<a id="a310e760337c64ab586cb670a60b1301a" name="a310e760337c64ab586cb670a60b1301a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310e760337c64ab586cb670a60b1301a">&#9670;&#160;</a></span>canSplatOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::canSplatOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Operand</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the (vector) instruction I will be lowered to an instruction with a scalar splat operand for the given Operand number. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01952">1952</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l01952">canSplatOperand()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l01952">canSplatOperand()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l01265">llvm::RISCVTTIImpl::getArithmeticInstrCost()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l01998">shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="aec96d3efb8ae07381f6a832fb6224116" name="aec96d3efb8ae07381f6a832fb6224116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec96d3efb8ae07381f6a832fb6224116">&#9670;&#160;</a></span>canSplatOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::canSplatOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Operand</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if a vector instruction will lower to a target instruction able to splat the given operand. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01923">1923</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a2debf575de4ff2120c93986cd0b46f20" name="a2debf575de4ff2120c93986cd0b46f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2debf575de4ff2120c93986cd0b46f20">&#9670;&#160;</a></span>computeKnownBitsForTargetNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVTargetLowering::computeKnownBitsForTargetNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;&#160;</td>
          <td class="paramname"><em>Known</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>
<p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the Known.</p>
<p>The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a907dc8a0ba3c57ca48f90fa885c42822">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16266">16266</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="bit_8h_source.html#l00317">llvm::bit_width()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00134">llvm::RISCVISD::BREV8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="APInt_8h_source.html#l01369">llvm::APInt::clearAllBits()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00079">llvm::RISCVISD::CLZW</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16247">computeGREVOrGORC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00271">llvm::KnownBits::countMaxLeadingZeros()</a>, <a class="el" href="KnownBits_8h_source.html#l00265">llvm::KnownBits::countMaxTrailingZeros()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00080">llvm::RISCVISD::CTZW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00389">llvm::RISCVISD::CZERO_EQZ</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00390">llvm::RISCVISD::CZERO_NEZ</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00160">llvm::RISCVVType::decodeVLMUL()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00515">llvm::RISCVVType::decodeVSEW()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00071">llvm::RISCVISD::DIVUW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00124">llvm::RISCVISD::FCLASS</a>, <a class="el" href="KnownBits_8h_source.html#l00040">llvm::KnownBits::getBitWidth()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00187">llvm::RISCVSubtarget::getRealMaxVLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="KnownBits_8h_source.html#l00302">llvm::KnownBits::intersectWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="KnownBits_8h_source.html#l00063">llvm::KnownBits::isUnknown()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="KnownBits_8h_source.html#l00025">llvm::KnownBits::One</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00135">llvm::RISCVISD::ORC_B</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00370">llvm::RISCVISD::READ_VLENB</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00072">llvm::RISCVISD::REMUW</a>, <a class="el" href="KnownBits_8h_source.html#l00066">llvm::KnownBits::resetAll()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00043">llvm::RISCVISD::SELECT_CC</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01358">llvm::APInt::setBitsFrom()</a>, <a class="el" href="APInt_8h_source.html#l01361">llvm::APInt::setLowBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00171">llvm::KnownBits::sext()</a>, <a class="el" href="KnownBits_8cpp_source.html#l00186">llvm::KnownBits::shl()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00064">llvm::RISCVISD::SLLW</a>, <a class="el" href="KnownBits_8h_source.html#l00152">llvm::KnownBits::trunc()</a>, <a class="el" href="KnownBits_8cpp_source.html#l00858">llvm::KnownBits::udiv()</a>, <a class="el" href="KnownBits_8cpp_source.html#l00900">llvm::KnownBits::urem()</a>, <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>, and <a class="el" href="KnownBits_8h_source.html#l00163">llvm::KnownBits::zext()</a>.</p>

</div>
</div>
<a id="a761aff074638e887486d1f4e268af59b" name="a761aff074638e887486d1f4e268af59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761aff074638e887486d1f4e268af59b">&#9670;&#160;</a></span>ComputeNumSignBitsForTargetNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::ComputeNumSignBitsForTargetNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a class="el" href="classllvm_1_1Combiner.html" title="Combiner implementation.">Combiner</a>. </p>
<p>The DemandedElts argument allows us to only collect the minimum sign bits that are shared by the requested vector elements. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a1e1f38797b68cb9a30a751a8802fffef">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16407">16407</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8h_source.html#l00083">llvm::RISCVISD::ABSW</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00389">llvm::RISCVISD::CZERO_EQZ</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00390">llvm::RISCVISD::CZERO_NEZ</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00071">llvm::RISCVISD::DIVUW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00070">llvm::RISCVISD::DIVW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00111">llvm::RISCVISD::FCVT_W_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00112">llvm::RISCVISD::FCVT_WU_RV64</a>, <a class="el" href="TargetLowering_8h_source.html#l02065">llvm::TargetLoweringBase::getMinCmpXchgSizeInBits()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00072">llvm::RISCVISD::REMUW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00075">llvm::RISCVISD::ROLW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00076">llvm::RISCVISD::RORW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00043">llvm::RISCVISD::SELECT_CC</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00064">llvm::RISCVISD::SLLW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00065">llvm::RISCVISD::SRAW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00066">llvm::RISCVISD::SRLW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00394">llvm::RISCVISD::STRICT_FCVT_W_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00395">llvm::RISCVISD::STRICT_FCVT_WU_RV64</a>, and <a class="el" href="RISCVISelLowering_8h_source.html#l00161">llvm::RISCVISD::VMV_X_S</a>.</p>

</div>
</div>
<a id="a80510f03ae73e05cc5b932c0a4415fb8" name="a80510f03ae73e05cc5b932c0a4415fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80510f03ae73e05cc5b932c0a4415fb8">&#9670;&#160;</a></span>computeVLMax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::computeVLMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02640">2640</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02013">llvm::SelectionDAG::getElementCount()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::getVectorElementCount()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>.</p>

</div>
</div>
<a id="a54c86dae4e6241448405b7986685565b" name="a54c86dae4e6241448405b7986685565b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c86dae4e6241448405b7986685565b">&#9670;&#160;</a></span>computeVLMAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> llvm::RISCVTargetLowering::computeVLMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VectorBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00740">740</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8h_source.html#l00026">llvm::RISCV::RVVBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02648">computeVLMAXBounds()</a>.</p>

</div>
</div>
<a id="a002897456acb2af7a1e3cbb5f7a3b245" name="a002897456acb2af7a1e3cbb5f7a3b245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002897456acb2af7a1e3cbb5f7a3b245">&#9670;&#160;</a></span>computeVLMAXBounds()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; RISCVTargetLowering::computeVLMAXBounds </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>ContainerVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02648">2648</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00740">computeVLMAX()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00187">llvm::RISCVSubtarget::getRealMaxVLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02595">getVLOp()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l08226">lowerVectorIntrinsicScalars()</a>.</p>

</div>
</div>
<a id="a5d405c34f429a4a2743342880ba9166f" name="a5d405c34f429a4a2743342880ba9166f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d405c34f429a4a2743342880ba9166f">&#9670;&#160;</a></span>convertSelectOfConstantsToMath()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::convertSelectOfConstantsToMath </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value. </p>
<p>For example: select Cond, C1, C1-1 --&gt; add (zext Cond), C1-1 </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#afc4327509fd659b7dee6d54659881ed4">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00613">613</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="aa268221b0c532cecb1b9675c614edac1" name="aa268221b0c532cecb1b9675c614edac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa268221b0c532cecb1b9675c614edac1">&#9670;&#160;</a></span>convertSetCCLogicToBitwiseLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> bitwise logic to make pairs of compares more efficient. </p>
<p>For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a19ccf5435f5e156ab95d8ce8edc7bfe4">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00610">610</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>.</p>

</div>
</div>
<a id="a4608dc92a33ef6d74921a28eaa20140d" name="a4608dc92a33ef6d74921a28eaa20140d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4608dc92a33ef6d74921a28eaa20140d">&#9670;&#160;</a></span>decomposeMulByConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::decomposeMulByConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds. </p>
<p>This may be true if the target does not directly support the multiplication operation for the specified type or the sequence of simpler ops is faster than the multiply. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0904da484f8cd4e253536bf528d477b5">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19703">19703</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>.</p>

</div>
</div>
<a id="a01ee44fd979fc25e2afe3d23a2079494" name="a01ee44fd979fc25e2afe3d23a2079494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ee44fd979fc25e2afe3d23a2079494">&#9670;&#160;</a></span>decomposeSubvectorInsertExtractToSubRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>SubVecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>InsertExtractIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02360">2360</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02348">getRegClassIDForVecVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02325">getSubregIndexByMVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::getVectorElementCount()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00820">llvm::RISCVDAGToDAGISel::Select()</a>.</p>

</div>
</div>
<a id="a1a47bf5e934d1f1a3b4b0d9e4495e586" name="a1a47bf5e934d1f1a3b4b0d9e4495e586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a47bf5e934d1f1a3b4b0d9e4495e586">&#9670;&#160;</a></span>EmitInstrWithCustomInserter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * RISCVTargetLowering::EmitInstrWithCustomInserter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ab2ee18d088fd0e8eea95d27156bd6d82">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l17158">17158</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16639">emitBuildPairF64Pseudo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17025">emitFROUND()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01213">llvm::TargetLoweringBase::emitPatchPoint()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16695">emitQuietFCMP()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16538">emitReadCycleWidePseudo()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00964">emitSelectPseudo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16600">emitSplitF64Pseudo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l16969">emitVFROUND_NOEXCEPT_MASK()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="acd40e68d03e3f43b4f7563d083d0e2ee" name="acd40e68d03e3f43b4f7563d083d0e2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd40e68d03e3f43b4f7563d083d0e2ee">&#9670;&#160;</a></span>EmitKCFICheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * RISCVTargetLowering::EmitKCFICheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a23ae2eccb5511a7c141566606ced18f6">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20229">20229</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00363">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00090">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="STLExtras_8h_source.html#l01888">llvm::is_contained()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00072">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00073">MBBI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a1ae1ac7546aa1a294490648d657826ae" name="a1ae1ac7546aa1a294490648d657826ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae1ac7546aa1a294490648d657826ae">&#9670;&#160;</a></span>emitLeadingFence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * RISCVTargetLowering::emitLeadingFence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inserts in the IR a target-specific intrinsic specifying a fence. </p>
<p>It is called by AtomicExpandPass before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad if shouldInsertFencesForAtomic returns true.</p>
<p>Inst is the original atomic instruction, prior to other expansions that may be performed.</p>
<p>This function should either return a nullptr, or a pointer to an IR-level Instruction*. Even complex fence sequences can be represented by a single Instruction* through an intrinsic to be lowered later.</p>
<p>The default implementation emits an IR fence before any release (or stronger) operation that stores, and after any acquire (or stronger) operation. This is generally a correct implementation, but backends may override if they wish to use alternative schemes (e.g. the PowerPC standard ABI uses a fence before a seq_cst load instead of after a seq_cst store). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aef73d1676a91c6929bba3d512881548b">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19310">19310</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l01833">llvm::IRBuilderBase::CreateFence()</a>, <a class="el" href="AtomicOrdering_8h_source.html#l00133">llvm::isReleaseOrStronger()</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, and <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>.</p>

</div>
</div>
<a id="a56ca709f7f49818ffef3f5103a13a5a5" name="a56ca709f7f49818ffef3f5103a13a5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ca709f7f49818ffef3f5103a13a5a5">&#9670;&#160;</a></span>emitMaskedAtomicCmpXchgIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *&#160;</td>
          <td class="paramname"><em>CI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>AlignedAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>CmpVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>NewVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform a masked cmpxchg using a target-specific intrinsic. </p>
<p>This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa4b13ada59598128bec6b3a36f268374">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19486">19486</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l02022">llvm::IRBuilderBase::CreateSExt()</a>, <a class="el" href="IRBuilder_8h_source.html#l02006">llvm::IRBuilderBase::CreateTrunc()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00520">llvm::IRBuilderBase::getInt32Ty()</a>, <a class="el" href="IRBuilder_8h_source.html#l00525">llvm::IRBuilderBase::getInt64Ty()</a>, <a class="el" href="IRBuilder_8h_source.html#l00491">llvm::IRBuilderBase::getIntN()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00071">llvm::Instruction::getModule()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, and <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>.</p>

</div>
</div>
<a id="a241b3032c605e4faafb173c3adf15105" name="a241b3032c605e4faafb173c3adf15105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241b3032c605e4faafb173c3adf15105">&#9670;&#160;</a></span>emitMaskedAtomicRMWIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"><em>AI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>AlignedAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Incr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>ShiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform a masked atomicrmw using a target-specific intrinsic. </p>
<p>This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a39279e054b0a9ae03baa0ba5ee525002">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19414">19414</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instructions_8h_source.html#l00746">llvm::AtomicRMWInst::And</a>, <a class="el" href="IRBuilder_8h_source.html#l01853">llvm::IRBuilderBase::CreateAtomicRMW()</a>, <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01748">llvm::IRBuilderBase::CreateNot()</a>, <a class="el" href="IRBuilder_8h_source.html#l02022">llvm::IRBuilderBase::CreateSExt()</a>, <a class="el" href="IRBuilder_8h_source.html#l01338">llvm::IRBuilderBase::CreateSub()</a>, <a class="el" href="IRBuilder_8h_source.html#l02006">llvm::IRBuilderBase::CreateTrunc()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="Instructions_8h_source.html#l00842">llvm::AtomicRMWInst::getAlign()</a>, <a class="el" href="Module_8h_source.html#l00275">llvm::Module::getDataLayout()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00520">llvm::IRBuilderBase::getInt32Ty()</a>, <a class="el" href="IRBuilder_8h_source.html#l00525">llvm::IRBuilderBase::getInt64Ty()</a>, <a class="el" href="IRBuilder_8h_source.html#l00491">llvm::IRBuilderBase::getIntN()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l04469">getIntrinsicForMaskedAtomicRMWBinOp()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00071">llvm::Instruction::getModule()</a>, <a class="el" href="Instructions_8h_source.html#l00820">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="Instructions_8h_source.html#l00862">llvm::AtomicRMWInst::getOrdering()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Instructions_8h_source.html#l00889">llvm::AtomicRMWInst::getValOperand()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="Constants_8h_source.html#l00209">llvm::ConstantInt::isMinusOne()</a>, <a class="el" href="Constants_8h_source.html#l00197">llvm::ConstantInt::isZero()</a>, <a class="el" href="Instructions_8h_source.html#l00754">llvm::AtomicRMWInst::Max</a>, <a class="el" href="Instructions_8h_source.html#l00756">llvm::AtomicRMWInst::Min</a>, <a class="el" href="Instructions_8h_source.html#l00750">llvm::AtomicRMWInst::Or</a>, and <a class="el" href="Instructions_8h_source.html#l00740">llvm::AtomicRMWInst::Xchg</a>.</p>

</div>
</div>
<a id="ac90f092910bb2bb7001ce031243e44a5" name="ac90f092910bb2bb7001ce031243e44a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90f092910bb2bb7001ce031243e44a5">&#9670;&#160;</a></span>emitTrailingFence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * RISCVTargetLowering::emitTrailingFence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae64b7cf5ba643257fdb9668c012d7778">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19326">19326</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="IRBuilder_8h_source.html#l01833">llvm::IRBuilderBase::CreateFence()</a>, <a class="el" href="AtomicOrdering_8h_source.html#l00129">llvm::isAcquireOrStronger()</a>, and <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>.</p>

</div>
</div>
<a id="a6914b95d1fcf7a5aca24fe82bf4100c2" name="a6914b95d1fcf7a5aca24fe82bf4100c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6914b95d1fcf7a5aca24fe82bf4100c2">&#9670;&#160;</a></span>fallBackToDAGISel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::fallBackToDAGISel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad5026a51a2674c2b79e419141ca273a6">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20330">20330</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="User_8h_source.html#l00191">llvm::User::getNumOperands()</a>, <a class="el" href="IR_2Instruction_8h_source.html#l00239">llvm::Instruction::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, and <a class="el" href="classllvm_1_1Type.html#abb2d681d0aa25f6884b59b0c7e3376e4">llvm::Type::isScalableTy()</a>.</p>

</div>
</div>
<a id="aca527d26f925265f5d193625eeb7bf0c" name="aca527d26f925265f5d193625eeb7bf0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca527d26f925265f5d193625eeb7bf0c">&#9670;&#160;</a></span>getConstraintType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">RISCVTargetLowering::ConstraintType</a> RISCVTargetLowering::getConstraintType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getConstraintType - Given a constraint letter, return the type of constraint it is for this target. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19021">19021</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l04779">llvm::TargetLowering::C_Immediate</a>, <a class="el" href="TargetLowering_8h_source.html#l04777">llvm::TargetLowering::C_Memory</a>, <a class="el" href="TargetLowering_8h_source.html#l04780">llvm::TargetLowering::C_Other</a>, <a class="el" href="TargetLowering_8h_source.html#l04776">llvm::TargetLowering::C_RegisterClass</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05403">llvm::TargetLowering::getConstraintType()</a>, and <a class="el" href="StringRef_8h_source.html#l00137">llvm::StringRef::size()</a>.</p>

</div>
</div>
<a id="a76f853961d86118eb25685e66816a46c" name="a76f853961d86118eb25685e66816a46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f853961d86118eb25685e66816a46c">&#9670;&#160;</a></span>getContainerForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> RISCVTargetLowering::getContainerForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">2550</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8h_source.html#l00438">getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17897">llvm::RISCV::CC_RISCV_FastCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05833">LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11380">ReplaceNodeResults()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l00082">RISCVTargetLowering()</a>.</p>

</div>
</div>
<a id="aa52d9b3ab1251da87a0b0e64d66d7889" name="aa52d9b3ab1251da87a0b0e64d66d7889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52d9b3ab1251da87a0b0e64d66d7889">&#9670;&#160;</a></span>getCustomCtpopCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getCustomCtpopCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the maximum number of "x &amp; (x - 1)" operations that can be done instead of deferring to a custom CTPOP. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a9b569696b9b75b8382ea48c2d196ebf3">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20325">20325</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l20316">isCtpopFast()</a>.</p>

</div>
</div>
<a id="a795d1a319e392883fc3a85c106126080" name="a795d1a319e392883fc3a85c106126080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795d1a319e392883fc3a85c106126080">&#9670;&#160;</a></span>getExceptionPointerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVTargetLowering::getExceptionPointerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td>
          <td class="paramname"><em>PersonalityFn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a physical register, this returns the register that receives the exception address on entry to an EH pad. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ade4c9edab20f271644c8678ae6764c69">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19676">19676</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="aa24f483953cd0a16ecf41803d5094519" name="aa24f483953cd0a16ecf41803d5094519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24f483953cd0a16ecf41803d5094519">&#9670;&#160;</a></span>getExceptionSelectorRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVTargetLowering::getExceptionSelectorRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td>
          <td class="paramname"><em>PersonalityFn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a physical register, this returns the register that receives the exception typeid on entry to a landing pad. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#af00cd85bb1e2d2286212e74352c0a191">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19681">19681</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ab06ce48386a5bcf4a1d94a922197e588" name="ab06ce48386a5bcf4a1d94a922197e588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06ce48386a5bcf4a1d94a922197e588">&#9670;&#160;</a></span>getExtendForAtomicCmpSwapArg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> RISCVTargetLowering::getExtendForAtomicCmpSwapArg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND). </p>
<p>This is separate from getExtendForAtomicOps, which is concerned with the sign-extension of the instruction's output, whereas here we are concerned with the sign-extension of the input. For targets with compare-and-swap instructions (or sub-word comparisons in their LL/SC loop expansions), the input can be ANY_EXTEND, but the output will still have a specific extension. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa546bf2fddb94f021e72ac6622e08b95">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19671">19671</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>.</p>

</div>
</div>
<a id="a1d590593e9eadfde5ec29a7754a64350" name="a1d590593e9eadfde5ec29a7754a64350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d590593e9eadfde5ec29a7754a64350">&#9670;&#160;</a></span>getExtendForAtomicOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> llvm::RISCVTargetLowering::getExtendForAtomicOps </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a62776704228be288b780c2d5f591e1b2">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00632">632</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>.</p>

</div>
</div>
<a id="a07f2d9d56c02bc06a5268c0c536b660d" name="a07f2d9d56c02bc06a5268c0c536b660d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f2d9d56c02bc06a5268c0c536b660d">&#9670;&#160;</a></span>getIndexedAddressParts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::getIndexedAddressParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19564">19564</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l19622">getPostIndexedAddressParts()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l19600">getPreIndexedAddressParts()</a>.</p>

</div>
</div>
<a id="a12fc0d82abf1a7842d4295464c88a4e8" name="a12fc0d82abf1a7842d4295464c88a4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fc0d82abf1a7842d4295464c88a4e8">&#9670;&#160;</a></span>getInlineAsmMemConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a> RISCVTargetLowering::getInlineAsmMemConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>ConstraintCode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a3acbc2d34d9a6d35b63a04f0ae20136c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19250">19250</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1InlineAsm.html#af73223719f15f8ca95f36ce43aa9d6d0a7fc56270e7a70fa81a5935b72eacbe29">llvm::InlineAsm::A</a>, <a class="el" href="TargetLowering_8h_source.html#l04886">llvm::TargetLowering::getInlineAsmMemConstraint()</a>, and <a class="el" href="StringRef_8h_source.html#l00137">llvm::StringRef::size()</a>.</p>

</div>
</div>
<a id="a09c33f7646ac5d4405d559737be252af" name="a09c33f7646ac5d4405d559737be252af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c33f7646ac5d4405d559737be252af">&#9670;&#160;</a></span>getIRStackGuard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * RISCVTargetLowering::getIRStackGuard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>IRB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the target has a standard location for the stack protector cookie, returns the address of that location. </p>
<p>Otherwise, returns nullptr. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a784589f886057bdb03273b8bb07deb2b">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19961">19961</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l02005">llvm::TargetLoweringBase::getIRStackGuard()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00245">llvm::RISCVSubtarget::isTargetFuchsia()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l19953">useTpOffset()</a>.</p>

</div>
</div>
<a id="a64f329924a93b193a9c728cd90f581cf" name="a64f329924a93b193a9c728cd90f581cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f329924a93b193a9c728cd90f581cf">&#9670;&#160;</a></span>getJumpTableEncoding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getJumpTableEncoding </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the entry encoding for a jump table in the current function. </p>
<p>The returned value is a member of the <a class="el" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3" title="JTEntryKind - This enum indicates how each entry of the jump table is represented and emitted.">MachineJumpTableInfo::JTEntryKind</a> enum. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#adc0f0b496eb788d740e4fa54b82f4477">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19534">19534</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineJumpTableInfo_8h_source.html#l00082">llvm::MachineJumpTableInfo::EK_Custom32</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00442">llvm::TargetLowering::getJumpTableEncoding()</a>, <a class="el" href="TargetLowering_8h_source.html#l00360">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00047">llvm::TargetLowering::isPositionIndependent()</a>, and <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Small</a>.</p>

</div>
</div>
<a id="a187c28eb0fc919a1fd44fffe423cb12e" name="a187c28eb0fc919a1fd44fffe423cb12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187c28eb0fc919a1fd44fffe423cb12e">&#9670;&#160;</a></span>getLegalZfaFPImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; int, <a class="el" href="classbool.html">bool</a> &gt; RISCVTargetLowering::getLegalZfaFPImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02075">2075</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00253">llvm::RISCVLoadFPImm::getLoadFPImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02101">isFPImmLegal()</a>.</p>

</div>
</div>
<a id="ac27709ca33b27034fb25d6fb83cb5fb1" name="ac27709ca33b27034fb25d6fb83cb5fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27709ca33b27034fb25d6fb83cb5fb1">&#9670;&#160;</a></span>getLMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> RISCVTargetLowering::getLMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02281">2281</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00128">llvm::RISCVII::LMUL_1</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00129">llvm::RISCVII::LMUL_2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00130">llvm::RISCVII::LMUL_4</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00131">llvm::RISCVII::LMUL_8</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00135">llvm::RISCVII::LMUL_F2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00134">llvm::RISCVII::LMUL_F4</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00133">llvm::RISCVII::LMUL_F8</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">getLMULCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02348">getRegClassIDForVecVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02325">getSubregIndexByMVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03751">lowerBUILD_VECTOR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08226">lowerVectorIntrinsicScalars()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00820">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00340">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00380">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00422">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00473">llvm::RISCVDAGToDAGISel::selectVSSEG()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00505">llvm::RISCVDAGToDAGISel::selectVSXSEG()</a>.</p>

</div>
</div>
<a id="a601135659272829d63f02580f4559995" name="a601135659272829d63f02580f4559995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601135659272829d63f02580f4559995">&#9670;&#160;</a></span>getLMULCost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a> RISCVTargetLowering::getLMULCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cost of LMUL for linear operations. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">2679</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00160">llvm::RISCVVType::decodeVLMUL()</a>, <a class="el" href="MathExtras_8h_source.html#l00417">llvm::divideCeil()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00219">llvm::RISCVSubtarget::getDLenFactor()</a>, <a class="el" href="InstructionCost_8h_source.html#l00073">llvm::InstructionCost::getInvalid()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02281">getLMUL()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l01265">llvm::RISCVTTIImpl::getArithmeticInstrCost()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l01031">llvm::RISCVTTIImpl::getMemoryOpCost()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00309">llvm::RISCVTTIImpl::getShuffleCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02712">getVRGatherVICost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02705">getVRGatherVVCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02728">getVSlideVICost()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l02720">getVSlideVXCost()</a>.</p>

</div>
</div>
<a id="a161a93baa45f311b3ebcf7d81423a7af" name="a161a93baa45f311b3ebcf7d81423a7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161a93baa45f311b3ebcf7d81423a7af">&#9670;&#160;</a></span>getMaxSupportedInterleaveFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCVTargetLowering::getMaxSupportedInterleaveFactor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the maximum supported factor for interleaved memory accesses. </p>
<p>Default to be the minimum interleave factor: 2. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a9217d0c83a31e23a74c96c313b8c2601">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00808">808</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="ac96fc89e235bc26ba99ec0a89e240b54" name="ac96fc89e235bc26ba99ec0a89e240b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96fc89e235bc26ba99ec0a89e240b54">&#9670;&#160;</a></span>getNumRegistersForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getNumRegistersForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers for a given <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type.">MVT</a>, ensuring vectors are treated as a series of gpr sized integers. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02188">2188</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="TargetLowering_8h_source.html#l01708">llvm::TargetLoweringBase::getNumRegistersForCallingConv()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, and <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>.</p>

</div>
</div>
<a id="a24d0c79fc6f4ac2aca2deb4d48d0605c" name="a24d0c79fc6f4ac2aca2deb4d48d0605c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d0c79fc6f4ac2aca2deb4d48d0605c">&#9670;&#160;</a></span>getOptimalMemOpType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> RISCVTargetLowering::getOptimalMemOpType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MemOp.html">MemOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>It returns EVT::Other if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4263600a293f38086f37d30782c2ddf8">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19793">19793</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00179">llvm::RISCVSubtarget::getELen()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, <a class="el" href="MachineValueType_8h_source.html#l00352">llvm::MVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="Attributes_8cpp_source.html#l01508">llvm::AttributeList::hasFnAttr()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, and <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

</div>
</div>
<a id="ae6b240b84dcd1e1b72cf122899fa93b6" name="ae6b240b84dcd1e1b72cf122899fa93b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b240b84dcd1e1b72cf122899fa93b6">&#9670;&#160;</a></span>getPostIndexedAddressParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::getPostIndexedAddressParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac01f44d948268acd41c5994ea6cc1369">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19622">19622</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19564">getIndexedAddressParts()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::POST_INC</a>, and <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>.</p>

</div>
</div>
<a id="ae82f1f57b5f1ea36a774e28f54afb435" name="ae82f1f57b5f1ea36a774e28f54afb435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82f1f57b5f1ea36a774e28f54afb435">&#9670;&#160;</a></span>getPreIndexedAddressParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::getPreIndexedAddressParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ad9d63fccccfc98800dc7c8bb11356e90">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19600">19600</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19564">getIndexedAddressParts()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::PRE_INC</a>, and <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>.</p>

</div>
</div>
<a id="a969970caf142445c61662ad087a95c08" name="a969970caf142445c61662ad087a95c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969970caf142445c61662ad087a95c08">&#9670;&#160;</a></span>getRegClassIDForLMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getRegClassIDForLMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td>
          <td class="paramname"><em>LMul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02307">2307</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00128">llvm::RISCVII::LMUL_1</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00129">llvm::RISCVII::LMUL_2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00130">llvm::RISCVII::LMUL_4</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00131">llvm::RISCVII::LMUL_8</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00135">llvm::RISCVII::LMUL_F2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00134">llvm::RISCVII::LMUL_F4</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00133">llvm::RISCVII::LMUL_F8</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02348">getRegClassIDForVecVT()</a>.</p>

</div>
</div>
<a id="a78d9c499deb0a2aadbf8e7ed5e717a8e" name="a78d9c499deb0a2aadbf8e7ed5e717a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d9c499deb0a2aadbf8e7ed5e717a8e">&#9670;&#160;</a></span>getRegClassIDForVecVT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getRegClassIDForVecVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02348">2348</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02281">getLMUL()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02307">getRegClassIDForLMUL()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02360">decomposeSubvectorInsertExtractToSubRegs()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00082">RISCVTargetLowering()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00820">llvm::RISCVDAGToDAGISel::Select()</a>.</p>

</div>
</div>
<a id="a7ade77bdee8e8fe0f6694d0ef8fda0ad" name="a7ade77bdee8e8fe0f6694d0ef8fda0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ade77bdee8e8fe0f6694d0ef8fda0ad">&#9670;&#160;</a></span>getRegForInlineAsmConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; RISCVTargetLowering::getRegForInlineAsmConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19045">19045</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StringSwitch_8h_source.html#l00069">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="StringSwitch_8h_source.html#l00090">llvm::StringSwitch&lt; T, R &gt;::Cases()</a>, <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05547">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="StringRef_8cpp_source.html#l00111">llvm::StringRef::lower()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, <a class="el" href="StringRef_8h_source.html#l00137">llvm::StringRef::size()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="a8c03ac21b9348135d67887e1246f2845" name="a8c03ac21b9348135d67887e1246f2845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c03ac21b9348135d67887e1246f2845">&#9670;&#160;</a></span>getRegisterByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVTargetLowering::getRegisterByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>RegName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register with the specified architectural or ABI name. </p>
<p>This method is necessary to lower the llvm.read_register.* and llvm.write_register.* intrinsics. Allocatable registers must be reserved with the clang -ffixed-xX flag for access to be allowed. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a349007dec8d5a6ab5e7d338c282003ca">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20250">20250</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00113">llvm::RISCVSubtarget::getRegisterInfo()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00090">llvm::RISCVRegisterInfo::getReservedRegs()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00197">llvm::RISCVSubtarget::isRegisterReservedByUser()</a>, <a class="el" href="AVRAsmParser_8cpp.html#a6b08bf26af39baf841439487c6f61f6d">MatchRegisterAltName()</a>, <a class="el" href="AArch64AsmParser_8cpp.html#ab163bd42e90805aad69407416086a7d6">MatchRegisterName()</a>, <a class="el" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, and <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>.</p>

</div>
</div>
<a id="a420f82fa738c4fbca7c71c3946afe67b" name="a420f82fa738c4fbca7c71c3946afe67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f82fa738c4fbca7c71c3946afe67b">&#9670;&#160;</a></span>getRegisterTypeForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> RISCVTargetLowering::getRegisterTypeForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register type for a given <a class="el" href="classllvm_1_1MVT.html" title="Machine Value Type.">MVT</a>, ensuring vectors are treated as a series of gpr sized integers. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02171">2171</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="TargetLowering_8h_source.html#l01700">llvm::TargetLoweringBase::getRegisterTypeForCallingConv()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, and <a class="el" href="RISCVISelLowering_8cpp.html#a923b318907482b59462ee094a6adc4ca">RV64LegalI32</a>.</p>

</div>
</div>
<a id="a6cf51cce9a6839a2849aeadcc0312d31" name="a6cf51cce9a6839a2849aeadcc0312d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf51cce9a6839a2849aeadcc0312d31">&#9670;&#160;</a></span>getSetCCResultType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> RISCVTargetLowering::getSetCCResultType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the ValueType of the result of SETCC operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a76483b2b4498079d3778c57326c39e99">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01418">1418</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="RISCVSubtarget_8cpp_source.html#l00182">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l05833">LowerOperation()</a>.</p>

</div>
</div>
<a id="a098a8c811988d099304cefe6b99485f3" name="a098a8c811988d099304cefe6b99485f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098a8c811988d099304cefe6b99485f3">&#9670;&#160;</a></span>getSubregIndexByMVT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getSubregIndexByMVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02325">2325</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02281">getLMUL()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00128">llvm::RISCVII::LMUL_1</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00129">llvm::RISCVII::LMUL_2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00130">llvm::RISCVII::LMUL_4</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00135">llvm::RISCVII::LMUL_F2</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00134">llvm::RISCVII::LMUL_F4</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00133">llvm::RISCVII::LMUL_F8</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l02360">decomposeSubvectorInsertExtractToSubRegs()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00340">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00380">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00422">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>.</p>

</div>
</div>
<a id="a29fa87ca4961b20ec1794f1cc8b06aed" name="a29fa87ca4961b20ec1794f1cc8b06aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fa87ca4961b20ec1794f1cc8b06aed">&#9670;&#160;</a></span>getSubtarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp; llvm::RISCVTargetLowering::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00438">438</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17897">llvm::RISCV::CC_RISCV_FastCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">getContainerForFixedLengthVector()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l17763">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="a283338e41cb41bbe6a59285c019a0415" name="a283338e41cb41bbe6a59285c019a0415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283338e41cb41bbe6a59285c019a0415">&#9670;&#160;</a></span>getTargetConstantFromLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * RISCVTargetLowering::getTargetConstantFromLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>LD</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method returns the constant pool value that will be loaded by LD. </p>
<p>NOTE: You must check for implicit extensions of the constant by LD. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ad0ca2613f95bcc8581dbc7cf80a3e3d6">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16494">16494</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8h_source.html#l00050">llvm::RISCVISD::ADD_LO</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00052">llvm::RISCVISD::HI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00055">llvm::RISCVISD::LLA</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00258">llvm::RISCVII::MO_HI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00257">llvm::RISCVII::MO_LO</a>, and <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>.</p>

</div>
</div>
<a id="a7becb4a8f1bb1743ca498e2268342a50" name="a7becb4a8f1bb1743ca498e2268342a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7becb4a8f1bb1743ca498e2268342a50">&#9670;&#160;</a></span>getTargetMMOFlags() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> RISCVTargetLowering::getTargetMMOFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is used to inspect load/store instructions and add target-specific <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> flags to them. </p>
<p>The default implementation does nothing. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a31b43b27a1294cd1d41e821bb5f3b664">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20266">20266</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Metadata_8h_source.html#l01420">llvm::MDNode::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MONone</a>, <a class="el" href="RISCVInstrInfo_8h_source.html#l00028">llvm::MONontemporalBit0</a>, and <a class="el" href="RISCVInstrInfo_8h_source.html#l00030">llvm::MONontemporalBit1</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l20311">areTwoSDNodeTargetMMOFlagsMergeable()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l01460">getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="a9f0e61bbeef7ac5ab3c601bb70fb34df" name="a9f0e61bbeef7ac5ab3c601bb70fb34df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0e61bbeef7ac5ab3c601bb70fb34df">&#9670;&#160;</a></span>getTargetMMOFlags() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> RISCVTargetLowering::getTargetMMOFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>Node</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is used to inspect load/store <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a>. </p>
<p>The default implementation does nothing. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae7fde2fdf69c5c51ff88aed086cc6978">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20301">20301</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MONone</a>, <a class="el" href="RISCVInstrInfo_8h_source.html#l00028">llvm::MONontemporalBit0</a>, and <a class="el" href="RISCVInstrInfo_8h_source.html#l00030">llvm::MONontemporalBit1</a>.</p>

</div>
</div>
<a id="a3074f2bd0509ebc050667fbec6c4471b" name="a3074f2bd0509ebc050667fbec6c4471b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3074f2bd0509ebc050667fbec6c4471b">&#9670;&#160;</a></span>getTargetNodeName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * RISCVTargetLowering::getTargetNodeName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a6e790c9b8a58da97902f450571d237c8">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18788">18788</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8h_source.html#l00032">llvm::RISCVISD::FIRST_NUMBER</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l05354">NODE_NAME_CASE</a>.</p>

</div>
</div>
<a id="abc0c3e45d7d6be3fd7f5038a7e9e16de" name="abc0c3e45d7d6be3fd7f5038a7e9e16de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0c3e45d7d6be3fd7f5038a7e9e16de">&#9670;&#160;</a></span>getTgtMemIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::getTgtMemIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). </p>
<p>If this is the case, it returns true and store the intrinsic information into the IntrinsicInfo that was passed to the function. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a63b14c4f9e64a39b295555f72a3f2b36">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01460">1460</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="Type_8h_source.html#l00348">llvm::Type::getScalarType()</a>, <a class="el" href="classllvm_1_1Type.html#a15d34f8dc07013df378e0fb3d0134c08">llvm::Type::getStructElementType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20266">getTargetMMOFlags()</a>, <a class="el" href="TargetLowering_8h_source.html#l01589">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Type_8h_source.html#l00249">llvm::Type::isStructTy()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MONonTemporal</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00137">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00139">llvm::MachineMemOperand::MOVolatile</a>, and <a class="el" href="MemoryLocation_8h_source.html#l00227">llvm::MemoryLocation::UnknownSize</a>.</p>

</div>
</div>
<a id="abcf3623dded69db1fdfd911591d97136" name="abcf3623dded69db1fdfd911591d97136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf3623dded69db1fdfd911591d97136">&#9670;&#160;</a></span>getVectorTypeBreakdownForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVTargetLowering::getVectorTypeBreakdownForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>IntermediateVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumIntermediates</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>RegisterVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. </p>
<p>This occurs even if the vector type is legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a5b806e2538d0e91175d970c8232a3099">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02200">2200</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="TargetLowering_8h_source.html#l01133">llvm::TargetLoweringBase::getVectorTypeBreakdownForCallingConv()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, and <a class="el" href="RISCVISelLowering_8cpp.html#a923b318907482b59462ee094a6adc4ca">RV64LegalI32</a>.</p>

</div>
</div>
<a id="a3891b69ef7bf5521c2a3e4ce2dd3ee91" name="a3891b69ef7bf5521c2a3e4ce2dd3ee91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3891b69ef7bf5521c2a3e4ce2dd3ee91">&#9670;&#160;</a></span>getVRGatherVICost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a> RISCVTargetLowering::getVRGatherVICost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cost of a vrgather.vi (or vx) instruction for the type VT. </p>
<p>vrgather.vi/vx may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02712">2712</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">getLMULCost()</a>.</p>

</div>
</div>
<a id="a0532a51d1f5c9771a4130dd03673f950" name="a0532a51d1f5c9771a4130dd03673f950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0532a51d1f5c9771a4130dd03673f950">&#9670;&#160;</a></span>getVRGatherVVCost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a> RISCVTargetLowering::getVRGatherVVCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cost of a vrgather.vv instruction for the type VT. </p>
<p>vrgather.vv is generally quadratic in the number of vreg implied by LMUL. Note that operand (index and possibly mask) are handled separately. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02705">2705</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">getLMULCost()</a>.</p>

</div>
</div>
<a id="a681281aedb764d94778d0ec755f61d23" name="a681281aedb764d94778d0ec755f61d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681281aedb764d94778d0ec755f61d23">&#9670;&#160;</a></span>getVSlideVICost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a> RISCVTargetLowering::getVSlideVICost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cost of a vslidedown.vi or vslideup.vi instruction for the type VT. </p>
<p>(This does not cover the vslide1up or vslide1down variants.) Slides may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02728">2728</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">getLMULCost()</a>.</p>

</div>
</div>
<a id="a8f2cb8a6aac26627ffb5366079efa483" name="a8f2cb8a6aac26627ffb5366079efa483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2cb8a6aac26627ffb5366079efa483">&#9670;&#160;</a></span>getVSlideVXCost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1InstructionCost.html">InstructionCost</a> RISCVTargetLowering::getVSlideVXCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cost of a vslidedown.vx or vslideup.vx instruction for the type VT. </p>
<p>(This does not cover the vslide1up or vslide1down variants.) Slides may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02720">2720</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp_source.html#l02679">getLMULCost()</a>.</p>

</div>
</div>
<a id="a49d50ba3cb52f8e5e6d34c6cec90a3e5" name="a49d50ba3cb52f8e5e6d34c6cec90a3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d50ba3cb52f8e5e6d34c6cec90a3e5">&#9670;&#160;</a></span>hasAndNotCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::hasAndNotCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target should transform: (X &amp; Y) == Y &mdash;&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y &mdash;&gt; (~X &amp; Y) != 0. </p>
<p>This may be profitable if the target has a bitwise and-not operation that sets comparison flags. A target may want to limit the transformation based on the type of Y or if Y is a constant.</p>
<p>Note that the transform will not occur if Y is known to be a power-of-2 because a mask and compare of a single bit can be handled by inverting the predicate, for example: (X &amp; 8) == 8 &mdash;&gt; (X &amp; 8) != 0 </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aad4749fd44e2f7c1b8908f6d5e8a9d1f">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01834">1834</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a5413adb412fb1e326f7fa96833208fed" name="a5413adb412fb1e326f7fa96833208fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5413adb412fb1e326f7fa96833208fed">&#9670;&#160;</a></span>hasBitTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::hasBitTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a3f18615ecb42a0876e0fa80136629d39">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01845">1845</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a5651ed3477e83d182a727ea924886060" name="a5651ed3477e83d182a727ea924886060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5651ed3477e83d182a727ea924886060">&#9670;&#160;</a></span>isCheapToSpeculateCtlz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isCheapToSpeculateCtlz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic ctlz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abe9a0c5ce415f4e7498d75deb8de0896">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01813">1813</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="aaad2e8b2b9c16838696193a75d382ad8" name="aaad2e8b2b9c16838696193a75d382ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad2e8b2b9c16838696193a75d382ad8">&#9670;&#160;</a></span>isCheapToSpeculateCttz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isCheapToSpeculateCttz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic cttz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a42e6689af9067a1afe64eac0267deb01">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01809">1809</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a7567a37e7689d3f5b2cce9441597b37a" name="a7567a37e7689d3f5b2cce9441597b37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7567a37e7689d3f5b2cce9441597b37a">&#9670;&#160;</a></span>isCtpopFast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isCtpopFast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if ctpop instruction is fast. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a3171fa04f45c8df5c9769fb35eca910e">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20316">20316</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l20325">getCustomCtpopCost()</a>.</p>

</div>
</div>
<a id="a52376a753c8ddea8a93cc03bdecc4fcd" name="a52376a753c8ddea8a93cc03bdecc4fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52376a753c8ddea8a93cc03bdecc4fcd">&#9670;&#160;</a></span>isDesirableToCommuteWithShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isDesirableToCommuteWithShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a>&#160;</td>
          <td class="paramname"><em>Level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics. </p>
<p>This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a>). By default, it returns true.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">N</td><td>the shift node </td></tr>
    <tr><td class="paramname">Level</td><td>the current DAGCombine legalization level. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#acadf633df07f9e11330ae99edf3e1bb7">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16109">16109</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVMatInt_8cpp_source.html#l00472">llvm::RISCVMatInt::getIntMatCost()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="APInt_8h_source.html#l01507">llvm::APInt::getSExtValue()</a>, <a class="el" href="APInt_8h_source.html#l01476">llvm::APInt::getSignificantBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01758">isLegalAddImmediate()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a id="a7a0b3bbcd8728609a52e420775a7f7cf" name="a7a0b3bbcd8728609a52e420775a7f7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0b3bbcd8728609a52e420775a7f7cf">&#9670;&#160;</a></span>isExtractSubvectorCheap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isExtractSubvectorCheap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ResVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with this index. </p>
<p>This is needed because EXTRACT_SUBVECTOR usually has custom lowering that depends on the index of the first element, and only the target knows which lowering is cheap. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6af60c6301887f2f31ff9ae54329620a">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02139">2139</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="TargetLowering_8h_source.html#l01276">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>.</p>

</div>
</div>
<a id="a9ae8be871dd199c4ba70bd599afb181b" name="a9ae8be871dd199c4ba70bd599afb181b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae8be871dd199c4ba70bd599afb181b">&#9670;&#160;</a></span>isFMAFasterThanFMulAndFAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isFMAFasterThanFMulAndFAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </p>
<p>fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.</p>
<p>NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions) </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a01e67f27ae5f75164e2591e9024df6ec">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19649">19649</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00148">llvm::RISCVSubtarget::hasStdExtDOrZdinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00149">llvm::RISCVSubtarget::hasStdExtZfhOrZhinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00206">llvm::RISCVSubtarget::hasVInstructionsF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a id="a575fde9315284d194030bd1f0052d126" name="a575fde9315284d194030bd1f0052d126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575fde9315284d194030bd1f0052d126">&#9670;&#160;</a></span>isFPImmLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isFPImmLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ForCodeSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the target can instruction select the specified FP immediate natively. </p>
<p>If false, the legalizer will materialize the FP immediate as a load from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4e3b2ed6083b7fea6eab416afa82783b">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02101">2101</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVISelLowering_8cpp.html#a30d96963ab432329f8ba2e2e2cccacf4">FPImmCost</a>, <a class="el" href="RISCVMatInt_8cpp_source.html#l00472">llvm::RISCVMatInt::getIntMatCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02075">getLegalZfaFPImm()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00148">llvm::RISCVSubtarget::hasStdExtDOrZdinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, and <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>.</p>

</div>
</div>
<a id="ad0f72d43380dc7896c344a32bb9b4953" name="ad0f72d43380dc7896c344a32bb9b4953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f72d43380dc7896c344a32bb9b4953">&#9670;&#160;</a></span>isIntDivCheap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isIntDivCheap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AttributeList.html">AttributeList</a>&#160;</td>
          <td class="paramname"><em>Attr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target. </p>
<p>The definition of "cheaper" may depend on whether we're optimizing for speed or for size. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa8253e8cffce52e1615827da53089978">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19936">19936</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Attributes_8cpp_source.html#l01508">llvm::AttributeList::hasFnAttr()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l11380">ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a329119aee0ed5977b813164639d4fc41" name="a329119aee0ed5977b813164639d4fc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329119aee0ed5977b813164639d4fc41">&#9670;&#160;</a></span>isLegalAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalAddImmediate </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a8ccde50eadcc47f62c4076681b969864">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01758">1758</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l16109">isDesirableToCommuteWithShift()</a>.</p>

</div>
</div>
<a id="a493000ba3c662fc283ecccf2392e4393" name="a493000ba3c662fc283ecccf2392e4393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a493000ba3c662fc283ecccf2392e4393">&#9670;&#160;</a></span>isLegalAddressingMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalAddressingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>
<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.</p>
<p>The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.</p>
<p>If the address space cannot be determined, it will be -1.</p>
<p>TODO: Remove default argument </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#afa3aef362a1dcff57193d4e6a54f7044">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01724">1724</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l02689">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l02690">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="TargetLowering_8h_source.html#l02691">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, and <a class="el" href="TargetLowering_8h_source.html#l02692">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

</div>
</div>
<a id="abd6384b6c46252ca57f5d73b5ffd8076" name="abd6384b6c46252ca57f5d73b5ffd8076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6384b6c46252ca57f5d73b5ffd8076">&#9670;&#160;</a></span>isLegalElementTypeForRVV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalElementTypeForRVV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ScalarTy</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02397">2397</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00206">llvm::RISCVSubtarget::hasVInstructionsF16()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00208">llvm::RISCVSubtarget::hasVInstructionsF32()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00209">llvm::RISCVSubtarget::hasVInstructionsF64()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00204">llvm::RISCVSubtarget::hasVInstructionsI64()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetTransformInfo_8h_source.html#l00190">llvm::RISCVTTIImpl::isElementTypeLegalForScalableVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, <a class="el" href="RISCVTargetTransformInfo_8h_source.html#l00219">llvm::RISCVTTIImpl::isLegalMaskedGatherScatter()</a>, <a class="el" href="RISCVTargetTransformInfo_8h_source.html#l00194">llvm::RISCVTTIImpl::isLegalMaskedLoadStore()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20003">isLegalStridedLoadStore()</a>, and <a class="el" href="RISCVTargetTransformInfo_8h_source.html#l00271">llvm::RISCVTTIImpl::isLegalToVectorizeReduction()</a>.</p>

</div>
</div>
<a id="aad4bf0b3b5f450239eea7bb4beb78ec2" name="aad4bf0b3b5f450239eea7bb4beb78ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4bf0b3b5f450239eea7bb4beb78ec2">&#9670;&#160;</a></span>isLegalICmpImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalICmpImmediate </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1946f350ff6d981eb8ec0f7f044625fd">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01754">1754</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="acdb094fc50fe7940c520020f9008aa2f" name="acdb094fc50fe7940c520020f9008aa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb094fc50fe7940c520020f9008aa2f">&#9670;&#160;</a></span>isLegalInterleavedAccessType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalInterleavedAccessType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VectorType.html">VectorType</a> *&#160;</td>
          <td class="paramname"><em>VTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Factor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns whether or not generating a interleaved load/store intrinsic for this type will be legal. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">19970</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01775">llvm::TargetLoweringBase::allowsMemoryAccessForAlignment()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00160">llvm::RISCVVType::decodeVLMUL()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">getContainerForFixedLengthVector()</a>, <a class="el" href="Type_8h_source.html#l00129">llvm::Type::getContext()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02281">getLMUL()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01589">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02397">isLegalElementTypeForRVV()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="RISCVSubtarget_8cpp_source.html#l00182">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00553">llvm::RISCVTTIImpl::getInterleavedMemoryOpCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20132">lowerDeinterleaveIntrinsicToLoad()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20041">lowerInterleavedLoad()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20093">lowerInterleavedStore()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l20182">lowerInterleaveIntrinsicToStore()</a>.</p>

</div>
</div>
<a id="ab48d914f449da6ab1b9c23026a1977de" name="ab48d914f449da6ab1b9c23026a1977de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48d914f449da6ab1b9c23026a1977de">&#9670;&#160;</a></span>isLegalScaleForGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::isLegalScaleForGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>ElemSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a2869d7549698a23a9c1f6944222b8f19">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00788">788</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="af295b67dfc09620609d22ba31761365e" name="af295b67dfc09620609d22ba31761365e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af295b67dfc09620609d22ba31761365e">&#9670;&#160;</a></span>isLegalStridedLoadStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isLegalStridedLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DataType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if a stride load store of the given result type and alignment is legal. </p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20003">20003</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02397">isLegalElementTypeForRVV()</a>, and <a class="el" href="RISCVSubtarget_8cpp_source.html#l00182">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l14815">performCONCAT_VECTORSCombine()</a>.</p>

</div>
</div>
<a id="aeb0825b5f56c1effcfad1203cb8d4bbe" name="aeb0825b5f56c1effcfad1203cb8d4bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0825b5f56c1effcfad1203cb8d4bbe">&#9670;&#160;</a></span>isMaskAndCmp0FoldingBeneficial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isMaskAndCmp0FoldingBeneficial </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>AndI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return if the target supports combining a chain like: </p>
<div class="fragment"><div class="line">%andResult = and %val1, #mask</div>
<div class="line">%icmpResult = icmp %andResult, 0</div>
</div><!-- fragment --><p> into a single machine instruction of a form like: </p><div class="fragment"><div class="line">cc = <a class="code hl_variable" href="ModuloSchedule_8cpp.html#a106e32122c569cdb42ddf61ecbb0aad1">test</a> %<span class="keyword">register</span>, #mask</div>
<div class="ttc" id="aModuloSchedule_8cpp_html_a106e32122c569cdb42ddf61ecbb0aad1"><div class="ttname"><a href="ModuloSchedule_8cpp.html#a106e32122c569cdb42ddf61ecbb0aad1">test</a></div><div class="ttdeci">modulo schedule test</div><div class="ttdef"><b>Definition:</b> <a href="ModuloSchedule_8cpp_source.html#l02138">ModuloSchedule.cpp:2138</a></div></div>
</div><!-- fragment --> 
<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1f8d2859994eb10cdca39be26aa929bc">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01818">1818</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>.</p>

</div>
</div>
<a id="a67dbc70a08c8d7078e23f0a57a9ffbbe" name="a67dbc70a08c8d7078e23f0a57a9ffbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67dbc70a08c8d7078e23f0a57a9ffbbe">&#9670;&#160;</a></span>isMulAddWithConstProfitable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isMulAddWithConstProfitable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>AddNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ConstNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1*c2). </p>
<p>This may not be true if c1 and c2 can be represented as immediates but c1*c2 cannot, for example. The target should check if c1, c2 and c1*c2 can be represented as immediates, or have to be materialized into registers. If it is not sure about some cases, a default true can be returned to let the DAGCombiner decide. AddNode is (add x, c1), and ConstNode is c2. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b28ba1e58bd8df52a8e88097be19eef">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19743">19743</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="APInt_8h_source.html#l00413">llvm::APInt::isSignedIntN()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="ae48d974556a4a4ac56f2ce1f5ba11586" name="ae48d974556a4a4ac56f2ce1f5ba11586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48d974556a4a4ac56f2ce1f5ba11586">&#9670;&#160;</a></span>isMultiStoresCheaperThanBitsMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::isMultiStoresCheaperThanBitsMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>LTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>HTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ab068741575ed8c7f6bd4fe059edabd14">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00508">508</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>.</p>

</div>
</div>
<a id="a2daa725b4358bfce1eb11ed1af0bcd69" name="a2daa725b4358bfce1eb11ed1af0bcd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daa725b4358bfce1eb11ed1af0bcd69">&#9670;&#160;</a></span>isOffsetFoldingLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isOffsetFoldingLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if folding a constant offset with the given GlobalAddress is legal. </p>
<p>It is frequently not legal in PIC relocation models. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac2ae48be42971dba7cc418da96444f1c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02059">2059</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="af26aa4e5f1a77ea3525ca75f6ec63a1a" name="af26aa4e5f1a77ea3525ca75f6ec63a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26aa4e5f1a77ea3525ca75f6ec63a1a">&#9670;&#160;</a></span>isSExtCheaperThanZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isSExtCheaperThanZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>FromTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ToTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a29366507d51536f380af3c2184bfe374">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01801">1801</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>.</p>

</div>
</div>
<a id="aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1" name="aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">&#9670;&#160;</a></span>isShuffleMaskLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isShuffleMaskLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0d6b509080e384efa570bbb54754bbd2">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l05091">5091</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04183">isElementRotate()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04139">isInterleaveShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12733">llvm::ShuffleVectorSDNode::isSplatMask()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

</div>
</div>
<a id="a8aa9bbddf3b01dca458a497c72348b78" name="a8aa9bbddf3b01dca458a497c72348b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa9bbddf3b01dca458a497c72348b78">&#9670;&#160;</a></span>isTruncateFree() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isTruncateFree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abdbe9318e6c6e5c70a5a70e611717653">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01775">1775</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a1daa5bda35eacba5b0b1d532bcf0327f" name="a1daa5bda35eacba5b0b1d532bcf0327f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1daa5bda35eacba5b0b1d532bcf0327f">&#9670;&#160;</a></span>isTruncateFree() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isTruncateFree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>FromTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>ToTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's free to truncate a value of type FromTy to type ToTy. </p>
<p>e.g. On x86 it's free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. Targets must return false when FromTy &lt;= ToTy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6f992bc4ca89f1b5f0b34f5b29978c31">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01767">1767</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, and <a class="el" href="Type_8h_source.html#l00228">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a id="a97b1a7342d551c7997c4c2f4f0d44d6d" name="a97b1a7342d551c7997c4c2f4f0d44d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b1a7342d551c7997c4c2f4f0d44d6d">&#9670;&#160;</a></span>isUsedByReturnOnly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isUsedByReturnOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if result of the specified node is used by a return node only. </p>
<p>It also compute and return the input chain for the tail call.</p>
<p>This is used to determine whether it is possible to codegen a libcall as tail call at legalization time. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a138a6e09184eae2d1d412cd4e8d60e11">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18747">18747</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18747">isUsedByReturnOnly()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="RISCVISelLowering_8h_source.html#l00033">llvm::RISCVISD::RET_GLUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l18747">isUsedByReturnOnly()</a>.</p>

</div>
</div>
<a id="ac04d2d188d32f75046f6d7fd6567e011" name="ac04d2d188d32f75046f6d7fd6567e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04d2d188d32f75046f6d7fd6567e011">&#9670;&#160;</a></span>isVScaleKnownToBeAPowerOfTwo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isVScaleKnownToBeAPowerOfTwo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true only if vscale must be a power of two. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae725d354e2dcf32dfa37886934b50a65">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19552">19552</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, and <a class="el" href="RISCVTargetParser_8h_source.html#l00026">llvm::RISCV::RVVBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetTransformInfo_8h_source.html#l00253">llvm::RISCVTTIImpl::isVScaleKnownToBeAPowerOfTwo()</a>.</p>

</div>
</div>
<a id="afb9e6641ac13027414901a6dbbd08a17" name="afb9e6641ac13027414901a6dbbd08a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9e6641ac13027414901a6dbbd08a17">&#9670;&#160;</a></span>isZExtFree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::isZExtFree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae9387071eab0e862294beaef5defa178">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01786">1786</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l02933">llvm::TargetLoweringBase::isZExtFree()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::NON_EXTLOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<a id="aea8c2b718c1dd866d61c29081c1eb44f" name="aea8c2b718c1dd866d61c29081c1eb44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8c2b718c1dd866d61c29081c1eb44f">&#9670;&#160;</a></span>joinRegisterPartsIntoValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::joinRegisterPartsIntoValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>Parts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumParts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>PartVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ValueVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific combining of register parts into its original value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a7271d32a363f6f4c4d632f1bf4986b33">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19890">19890</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="ac77a28c2acd753d94ba0342ebccb58a7" name="ac77a28c2acd753d94ba0342ebccb58a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77a28c2acd753d94ba0342ebccb58a7">&#9670;&#160;</a></span>LowerAsmOperandForConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVTargetLowering::LowerAsmOperandForConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower the specified operand into the Ops vector. </p>
<p>If it is invalid, don't add anything to Ops. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ad7915f9d034072de32740f9395c9b1fb">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19264">19264</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00766">llvm::SelectionDAG::getTargetBlockAddress()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00720">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05465">llvm::TargetLowering::LowerAsmOperandForConstraint()</a>, and <a class="el" href="StringRef_8h_source.html#l00137">llvm::StringRef::size()</a>.</p>

</div>
</div>
<a id="af635bdefb1b223548ffe30e04acd5487" name="af635bdefb1b223548ffe30e04acd5487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af635bdefb1b223548ffe30e04acd5487">&#9670;&#160;</a></span>LowerCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::LowerCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower calls into the specified DAG. </p>
<p>The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a7446faa85fb7b6ebdbd136f514eee0af">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18307">18307</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l02335">llvm::SelectionDAG::addNoMergeSiteInfo()</a>, <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::Address</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00126">llvm::CCState::AnalyzeCallOperands()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00045">llvm::RISCVISD::BuildPairF64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00036">llvm::RISCVISD::CALL</a>, <a class="el" href="TargetLowering_8h_source.html#l04387">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="TargetLowering_8h_source.html#l04388">llvm::TargetLowering::CallLoweringInfo::Callee</a>, <a class="el" href="TargetLowering_8h_source.html#l04392">llvm::TargetLowering::CallLoweringInfo::CB</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17897">llvm::RISCV::CC_RISCV_FastCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18013">llvm::RISCV::CC_RISCV_GHC()</a>, <a class="el" href="TargetLowering_8h_source.html#l04397">llvm::TargetLowering::CallLoweringInfo::CFIType</a>, <a class="el" href="TargetLowering_8h_source.html#l04366">llvm::TargetLowering::CallLoweringInfo::Chain</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00215">convertLocVTToValVT()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00199">convertValVTToLocVT()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00051">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02449">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="TargetLowering_8h_source.html#l04390">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00253">llvm::LLVMContext::diagnose()</a>, <a class="el" href="TargetLowering_8h_source.html#l04391">llvm::TargetLowering::CallLoweringInfo::DL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAG_8h_source.html#l01074">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01062">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00341">llvm::Function::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01062">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01831">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00134">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00129">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00128">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00132">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07891">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l04058">getPrefTypeAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02228">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00113">llvm::RISCVSubtarget::getRegisterInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02243">llvm::SelectionDAG::getRegisterMask()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00245">llvm::CCState::getStackSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01971">llvm::SelectionDAG::getTargetExternalSymbol()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00720">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00120">llvm::CCValAssign::getValVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="Constants_8h_source.html#l00146">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="TargetLowering_8h_source.html#l04395">llvm::TargetLowering::CallLoweringInfo::Ins</a>, <a class="el" href="Instructions_8cpp_source.html#l00333">llvm::CallBase::isIndirectCall()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00123">llvm::CCValAssign::isMemLoc()</a>, <a class="el" href="Instructions_8cpp_source.html#l00342">llvm::CallBase::isMustTailCall()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00197">llvm::RISCVSubtarget::isRegisterReservedByUser()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00122">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04381">llvm::TargetLowering::CallLoweringInfo::IsTailCall</a>, <a class="el" href="TargetLowering_8h_source.html#l04370">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00256">llvm::RISCVII::MO_CALL</a>, <a class="el" href="CallingConvLower_8h_source.html#l00126">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="TargetLowering_8h_source.html#l04377">llvm::TargetLowering::CallLoweringInfo::NoMerge</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="TargetLowering_8h_source.html#l04393">llvm::TargetLowering::CallLoweringInfo::Outs</a>, <a class="el" href="TargetLowering_8h_source.html#l04394">llvm::TargetLowering::CallLoweringInfo::OutVals</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00999">llvm::SDNode::setCFIType()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00639">llvm::MachineFrameInfo::setHasTailCall()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00046">llvm::RISCVISD::SplitF64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00047">llvm::RISCVISD::TAIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01321">llvm::ISD::VSCALE</a>.</p>

</div>
</div>
<a id="a3857be1416dafbc76e2e00df1cb1fc74" name="a3857be1416dafbc76e2e00df1cb1fc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3857be1416dafbc76e2e00df1cb1fc74">&#9670;&#160;</a></span>LowerCustomJumpTableEntry()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCExpr.html">MCExpr</a> * RISCVTargetLowering::LowerCustomJumpTableEntry </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *&#160;</td>
          <td class="paramname"><em>MJTI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>uid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Ctx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#acf30ced2ac2474a0dd5af2e3417c7b7d">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19544">19544</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCExpr_8h_source.html#l00389">llvm::MCSymbolRefExpr::create()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00061">llvm::MachineBasicBlock::getSymbol()</a>, <a class="el" href="TargetLowering_8h_source.html#l00360">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00047">llvm::TargetLowering::isPositionIndependent()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00072">MBB</a>, and <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Small</a>.</p>

</div>
</div>
<a id="ac0f0f80ff7234de42c9a2fc45bf1a7a6" name="ac0f0f80ff7234de42c9a2fc45bf1a7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f0f80ff7234de42c9a2fc45bf1a7a6">&#9670;&#160;</a></span>lowerDeinterleaveIntrinsicToLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::lowerDeinterleaveIntrinsicToLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *&#160;</td>
          <td class="paramname"><em>DI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td>
          <td class="paramname"><em>LI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a deinterleave intrinsic to a target specific load intrinsic. </p>
<p>Return true on success. Currently only supports llvm.experimental.vector.deinterleave2</p>
<p><code>DI</code> is the deinterleave intrinsic. <code>LI</code> is the accompanying load instruction </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a5e4ac3b44c926b7478b29d1f09724ac3">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20132">20132</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20023">FixedVlsegIntrIds</a>, <a class="el" href="Constants_8cpp_source.html#l01743">llvm::PoisonValue::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00888">llvm::ConstantInt::get()</a>, <a class="el" href="Instructions_8h_source.html#l00220">llvm::LoadInst::getAlign()</a>, <a class="el" href="Constants_8cpp_source.html#l00403">llvm::Constant::getAllOnesValue()</a>, <a class="el" href="Type_8h_source.html#l00377">llvm::Type::getContainedType()</a>, <a class="el" href="Value_8cpp_source.html#l01074">llvm::Value::getContext()</a>, <a class="el" href="Module_8h_source.html#l00275">llvm::Module::getDataLayout()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="classllvm_1_1Type.html#a6a25ffe2ebf3154241881202468dca03">llvm::Type::getIntNTy()</a>, <a class="el" href="IntrinsicInst_8h_source.html#l00054">llvm::IntrinsicInst::getIntrinsicID()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00071">llvm::Instruction::getModule()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Instructions_8h_source.html#l00270">llvm::LoadInst::getPointerAddressSpace()</a>, <a class="el" href="Instructions_8h_source.html#l00264">llvm::LoadInst::getPointerOperand()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, <a class="el" href="Instructions_8h_source.html#l00256">llvm::LoadInst::isSimple()</a>, and <a class="el" href="Value_8cpp_source.html#l00534">llvm::Value::replaceAllUsesWith()</a>.</p>

</div>
</div>
<a id="abae2fc34bf7e289e53e0abf82feea144" name="abae2fc34bf7e289e53e0abf82feea144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae2fc34bf7e289e53e0abf82feea144">&#9670;&#160;</a></span>LowerFormalArguments()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::LowerFormalArguments </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. </p>
<p>The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ab0296381d01e49bf5c4cbe0f3dc07187">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18075">18075</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00985">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::Address</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00085">llvm::CCState::AnalyzeFormalArguments()</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17897">llvm::RISCV::CC_RISCV_FastCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18013">llvm::RISCV::CC_RISCV_GHC()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00083">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17317">llvm::RISCV::getArgGPRs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00315">llvm::CCState::getFirstUnallocated()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01062">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="Function_8cpp_source.html#l00692">llvm::Function::getFnAttribute()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01831">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00814">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00134">llvm::CCValAssign::getLocInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00132">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineFunction_8h_source.html#l00726">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00245">llvm::CCState::getStackSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00191">llvm::RISCVSubtarget::getTargetABI()</a>, <a class="el" href="Attributes_8cpp_source.html#l00318">llvm::Attribute::getValueAsString()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00120">llvm::CCValAssign::getValVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="CallingConv_8h_source.html#l00252">llvm::CallingConv::GRAAL</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00148">llvm::RISCVSubtarget::hasStdExtDOrZdinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="CallingConvLower_8h_source.html#l00052">llvm::CCValAssign::Indirect</a>, <a class="el" href="CallingConvLower_8h_source.html#l00122">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00126">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="RISCVMachineFunctionInfo_8h_source.html#l00088">llvm::RISCVMachineFunctionInfo::setVarArgsFrameIndex()</a>, <a class="el" href="RISCVMachineFunctionInfo_8h_source.html#l00091">llvm::RISCVMachineFunctionInfo::setVarArgsSaveSize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="CallingConv_8h_source.html#l00141">llvm::CallingConv::SPIR_KERNEL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17863">unpackF64OnRV32DSoftABI()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00261">unpackFromMemLoc()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00229">unpackFromRegLoc()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01321">llvm::ISD::VSCALE</a>.</p>

</div>
</div>
<a id="a74b80978e3ab87994e9361f4bbc767dd" name="a74b80978e3ab87994e9361f4bbc767dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b80978e3ab87994e9361f4bbc767dd">&#9670;&#160;</a></span>lowerInterleavedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::lowerInterleavedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td>
          <td class="paramname"><em>LI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> * &gt;&#160;</td>
          <td class="paramname"><em>Shuffles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Indices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Factor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower an interleaved load into a vlsegN intrinsic. </p>
<p>E.g. Lower an interleaved load (Factor = 2): wide.vec = load &lt;8 x i32&gt;, &lt;8 x i32&gt;* ptr v0 = shuffle wide.vec, undef, &lt;0, 2, 4, 6&gt; ; Extract even elements v1 = shuffle wide.vec, undef, &lt;1, 3, 5, 7&gt; ; Extract odd elements</p>
<p>Into: ld2 = { &lt;4 x i32&gt;, &lt;4 x i32&gt; } call llvm.riscv.seg2.load.v4i32.p0.i64( ptr, i64 4) vec0 = extractelement { &lt;4 x i32&gt;, &lt;4 x i32&gt; } ld2, i32 0 vec1 = extractelement { &lt;4 x i32&gt;, &lt;4 x i32&gt; } ld2, i32 1 </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a283bd8cb4d2c6863d2fd7e129d0847ab">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20041">20041</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l02499">llvm::IRBuilderBase::CreateExtractValue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20023">FixedVlsegIntrIds</a>, <a class="el" href="Constants_8cpp_source.html#l00888">llvm::ConstantInt::get()</a>, <a class="el" href="Instructions_8h_source.html#l00220">llvm::LoadInst::getAlign()</a>, <a class="el" href="Value_8cpp_source.html#l01074">llvm::Value::getContext()</a>, <a class="el" href="Module_8h_source.html#l00275">llvm::Module::getDataLayout()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="classllvm_1_1Type.html#a6a25ffe2ebf3154241881202468dca03">llvm::Type::getIntNTy()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00071">llvm::Instruction::getModule()</a>, <a class="el" href="Instructions_8h_source.html#l00270">llvm::LoadInst::getPointerAddressSpace()</a>, <a class="el" href="Instructions_8h_source.html#l00264">llvm::LoadInst::getPointerOperand()</a>, <a class="el" href="TapiFile_8cpp_source.html#l00040">getType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="ab33d2ce475c619c3e4412b33aac3b5bb" name="ab33d2ce475c619c3e4412b33aac3b5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33d2ce475c619c3e4412b33aac3b5bb">&#9670;&#160;</a></span>lowerInterleavedStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::lowerInterleavedStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *&#160;</td>
          <td class="paramname"><em>SI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *&#160;</td>
          <td class="paramname"><em>SVI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Factor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower an interleaved store into a vssegN intrinsic. </p>
<p>E.g. Lower an interleaved store (Factor = 3): i.vec = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 4, 8, 1, 5, 9, 2, 6, 10, 3, 7, 11&gt; store &lt;12 x i32&gt; i.vec, &lt;12 x i32&gt;* ptr</p>
<p>Into: sub.v0 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 1, 2, 3&gt; sub.v1 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;4, 5, 6, 7&gt; sub.v2 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;8, 9, 10, 11&gt; call void llvm.riscv.seg3.store.v4i32.p0.i64(sub.v0, sub.v1, sub.v2, ptr, i32 4)</p>
<p>Note that the new shufflevectors will be removed and we'll only generate one vsseg3 instruction in CodeGen. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a3fb4538886a5b2d3ed3f5cabfbfde752">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20093">20093</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00880">llvm::createSequentialMask()</a>, <a class="el" href="IRBuilder_8h_source.html#l02477">llvm::IRBuilderBase::CreateShuffleVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20071">FixedVssegIntrIds</a>, <a class="el" href="Type_8cpp_source.html#l00692">llvm::FixedVectorType::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00888">llvm::ConstantInt::get()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="classllvm_1_1Type.html#a6a25ffe2ebf3154241881202468dca03">llvm::Type::getIntNTy()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Instructions_8cpp_source.html#l02090">llvm::ShuffleVectorInst::getShuffleMask()</a>, <a class="el" href="Instructions_8h_source.html#l02018">llvm::ShuffleVectorInst::getType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a2fd067a02d7b35b20ad0e75f9f21d290" name="a2fd067a02d7b35b20ad0e75f9f21d290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd067a02d7b35b20ad0e75f9f21d290">&#9670;&#160;</a></span>lowerInterleaveIntrinsicToStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::lowerInterleaveIntrinsicToStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *&#160;</td>
          <td class="paramname"><em>SI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower an interleave intrinsic to a target specific store intrinsic. </p>
<p>Return true on success. Currently only supports llvm.experimental.vector.interleave2</p>
<p><code>II</code> is the interleave intrinsic. <code><a class="el" href="namespacellvm_1_1SI.html">SI</a></code> is the accompanying store instruction </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a763efb39ebc128d146725566aab1ee45">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l20182">20182</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRBuilder_8h_source.html#l02395">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20071">FixedVssegIntrIds</a>, <a class="el" href="Constants_8cpp_source.html#l00888">llvm::ConstantInt::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00403">llvm::Constant::getAllOnesValue()</a>, <a class="el" href="Function_8cpp_source.html#l01444">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="classllvm_1_1Type.html#a6a25ffe2ebf3154241881202468dca03">llvm::Type::getIntNTy()</a>, <a class="el" href="IntrinsicInst_8h_source.html#l00054">llvm::IntrinsicInst::getIntrinsicID()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l19970">isLegalInterleavedAccessType()</a>.</p>

</div>
</div>
<a id="a93d553082403c1d952f2e3c7d9d41926" name="a93d553082403c1d952f2e3c7d9d41926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d553082403c1d952f2e3c7d9d41926">&#9670;&#160;</a></span>LowerOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::LowerOperation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac4a9b820acc149ac0fad2c1a0a19e3eb">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l05833">5833</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::AVGCEILU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::AVGFLOORU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00922">llvm::ISD::BF16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00718">llvm::ISD::BITREVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00084">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::BRCOND</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00134">llvm::RISCVISD::BREV8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00714">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00045">llvm::RISCVISD::BuildPairF64</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00082">llvm::ISD::ConstantPool</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l25772">convertFromScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l25761">convertToScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00129">llvm::ISD::EH_DWARF_CFA</a>, <a class="el" href="STLExtras_8h_source.html#l02380">llvm::enumerate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00950">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00493">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00956">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00983">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00970">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00982">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00969">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00096">llvm::RISCVISD::FMV_H_X</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00099">llvm::RISCVISD::FMV_W_X_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00100">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00953">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00913">llvm::ISD::FP16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00115">llvm::RISCVISD::FP_EXTEND_BF16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00869">llvm::ISD::FP_ROUND</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00114">llvm::RISCVISD::FP_ROUND_BF16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00923">llvm::ISD::FP_TO_BF16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00914">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00855">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00856">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00935">llvm::ISD::FPOWI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00094">llvm::ISD::FRAMEADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00952">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00954">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00955">llvm::ISD::FROUNDEVEN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00930">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00951">llvm::ISD::FTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00880">llvm::ISD::GET_ROUNDING</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">getContainerForFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02618">getDefaultVLOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01429">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00277">llvm::RTLIB::getFPROUND()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01561">llvm::SelectionDAG::getLogicalNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00183">llvm::RISCVSubtarget::getRealMinVLen()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01418">getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00576">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01731">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01437">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::getVectorElementCount()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00078">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00079">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00148">llvm::RISCVSubtarget::hasStdExtDOrZdinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00206">llvm::RISCVSubtarget::hasVInstructionsF16()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00205">llvm::RISCVSubtarget::hasVInstructionsF16Minimal()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00507">llvm::ISD::IS_FPCLASS</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::isFixedLengthVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::isScalarInteger()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00192">llvm::RISCVSubtarget::isSoftFPABI()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00081">llvm::ISD::JumpTable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00960">llvm::ISD::LLRINT</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="Alignment_8h_source.html#l00208">llvm::Log2()</a>, <a class="el" href="MathExtras_8h_source.html#l00319">llvm::Log2_64()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04246">LowerATOMIC_FENCE()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03751">lowerBUILD_VECTOR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05290">lowerConstant()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05461">lowerFMAXIMUM_FMINIMUM()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02732">lowerFP_TO_INT_SAT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03077">lowerFTRUNC_FCEIL_FFLOOR_FROUND()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04734">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02867">lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02976">lowerVectorStrictFTRUNC_FCEIL_FFLOOR_FROUND()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03105">lowerVectorXRINT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00959">llvm::ISD::LRINT</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00145">llvm::TargetLowering::makeLibCall()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01291">llvm::ISD::MGATHER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01279">llvm::ISD::MLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01292">llvm::ISD::MSCATTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01280">llvm::ISD::MSTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="regutils_8h_source.html#l00042">NC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00370">llvm::RISCVISD::READ_VLENB</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00095">llvm::ISD::RETURNADDR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00709">llvm::ISD::ROTR</a>, <a class="el" href="RISCVISelLowering_8cpp.html#a923b318907482b59462ee094a6adc4ca">RV64LegalI32</a>, <a class="el" href="RISCVTargetParser_8h_source.html#l00026">llvm::RISCV::RVVBitsPerBlock</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00242">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00742">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::SET_ROUNDING</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00283">llvm::RISCVISD::SINT_TO_FP_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00627">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00636">llvm::ISD::SPLAT_VECTOR_PARTS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12261">llvm::SelectionDAG::SplitScalar()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05798">SplitStrictFPVectorOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05727">SplitVectorOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05783">SplitVectorReductionOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05752">SplitVPOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00764">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00244">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00765">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00646">llvm::ISD::STEP_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01030">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00426">llvm::ISD::STRICT_FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00403">llvm::ISD::STRICT_FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00427">llvm::ISD::STRICT_FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00405">llvm::ISD::STRICT_FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00402">llvm::ISD::STRICT_FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00423">llvm::ISD::STRICT_FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00470">llvm::ISD::STRICT_FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::STRICT_FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00442">llvm::ISD::STRICT_FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00443">llvm::ISD::STRICT_FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00422">llvm::ISD::STRICT_FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00428">llvm::ISD::STRICT_FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00429">llvm::ISD::STRICT_FROUNDEVEN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00477">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::STRICT_FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00430">llvm::ISD::STRICT_FTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00408">llvm::RISCVISD::STRICT_SINT_TO_FP_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00450">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00409">llvm::RISCVISD::STRICT_UINT_TO_FP_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00411">llvm::RISCVISD::STRICT_VFCVT_RTZ_X_F_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00412">llvm::RISCVISD::STRICT_VFCVT_RTZ_XU_F_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00341">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00284">llvm::RISCVISD::UINT_TO_FP_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00245">llvm::ISD::UREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01154">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01356">llvm::ISD::VECREDUCE_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01358">llvm::ISD::VECREDUCE_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01344">llvm::ISD::VECREDUCE_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01347">llvm::ISD::VECREDUCE_FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01348">llvm::ISD::VECREDUCE_FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01359">llvm::ISD::VECREDUCE_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01331">llvm::ISD::VECREDUCE_SEQ_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01361">llvm::ISD::VECREDUCE_SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01362">llvm::ISD::VECREDUCE_SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01363">llvm::ISD::VECREDUCE_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01364">llvm::ISD::VECREDUCE_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01360">llvm::ISD::VECREDUCE_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::VECTOR_DEINTERLEAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_INTERLEAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00591">llvm::ISD::VECTOR_REVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00612">llvm::ISD::VECTOR_SPLICE</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00276">llvm::RISCVISD::VFCVT_RTZ_X_F_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00277">llvm::RISCVISD::VFCVT_RTZ_XU_F_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00163">llvm::RISCVISD::VMV_S_X_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01321">llvm::ISD::VSCALE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00358">llvm::RISCVISD::VSEXT_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00359">llvm::RISCVISD::VZEXT_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a141bf09f97adbbe9f512fb1141f37090" name="a141bf09f97adbbe9f512fb1141f37090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141bf09f97adbbe9f512fb1141f37090">&#9670;&#160;</a></span>LowerReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::LowerReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. </p>
<p>The implementation should return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac7ab87c087e9c55f4acc89ebe8ecbd5c">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18631">18631</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l17420">llvm::RISCV::CC_RISCV()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00199">convertValVTToLocVT()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00253">llvm::LLVMContext::diagnose()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00341">llvm::Function::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="Function_8cpp_source.html#l00692">llvm::Function::getFnAttribute()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00814">llvm::MachineFunction::getInfo()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00128">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00132">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02228">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="Attributes_8cpp_source.html#l00318">llvm::Attribute::getValueAsString()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00120">llvm::CCValAssign::getValVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00197">llvm::RISCVSubtarget::isRegisterReservedByUser()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00122">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00035">llvm::RISCVISD::MRET_GLUE</a>, <a class="el" href="CallingConvLower_8h_source.html#l00126">llvm::CCValAssign::needsCustom()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00033">llvm::RISCVISD::RET_GLUE</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00046">llvm::RISCVISD::SplitF64</a>, and <a class="el" href="RISCVISelLowering_8h_source.html#l00034">llvm::RISCVISD::SRET_GLUE</a>.</p>

</div>
</div>
<a id="a1792df67b13d6b67b17fd957b8f6ac03" name="a1792df67b13d6b67b17fd957b8f6ac03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1792df67b13d6b67b17fd957b8f6ac03">&#9670;&#160;</a></span>mayBeEmittedAsTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::mayBeEmittedAsTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target may be able emit the call instruction as a tail call. </p>
<p>This is used by optimization passes to determine if it's profitable to duplicate return instructions to enable tailcall optimization. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ae4502810d1edc3d8931681159af36d3b">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l18784">18784</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instructions_8h_source.html#l01632">llvm::CallInst::isTailCall()</a>.</p>

</div>
</div>
<a id="a2d89f95e0a2a13c2a42e9ef5805e6e11" name="a2d89f95e0a2a13c2a42e9ef5805e6e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d89f95e0a2a13c2a42e9ef5805e6e11">&#9670;&#160;</a></span>PerformDAGCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RISCVTargetLowering::PerformDAGCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ae68e9d64fc90ea5529fd680ffa730f93">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l15127">15127</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00225">llvm::RISCVISD::ADD_VL</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01775">llvm::TargetLoweringBase::allowsMemoryAccessForAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00718">llvm::ISD::BITREVERSE</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::bitsLE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00421">llvm::MVT::bitsLE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00414">llvm::MVT::bitsLT()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00044">llvm::RISCVISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00045">llvm::RISCVISD::BuildPairF64</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00079">llvm::RISCVISD::CLZW</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14434">combine_CC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13598">combineBinOp_VLToVWBinOp_VL()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12086">combineBinOpOfExtractToReduceTree()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12182">combineBinOpToReduce()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14945">combineToVWMACC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00080">llvm::RISCVISD::CTZW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00389">llvm::RISCVISD::CZERO_EQZ</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00390">llvm::RISCVISD::CZERO_NEZ</a>, <a class="el" href="TargetLowering_8h_source.html#l04087">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00263">llvm::RISCVISD::FADD_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00493">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00970">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00969">llvm::ISD::FMINNUM</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00265">llvm::RISCVISD::FMUL_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00096">llvm::RISCVISD::FMV_H_X</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00099">llvm::RISCVISD::FMV_W_X_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00097">llvm::RISCVISD::FMV_X_ANYEXTH</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00100">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00869">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00855">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00856">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00264">llvm::RISCVISD::FSUB_VL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00264">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01429">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09254">llvm::SelectionDAG::getGatherVP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="RISCVMatInt_8cpp_source.html#l00472">llvm::RISCVMatInt::getIntMatCost()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03153">getLMUL1VT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09436">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09341">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09483">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09387">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02581">getMaskTypeFor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01552">llvm::SelectionDAG::getNegative()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02228">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00359">llvm::MVT::getScalarStoreSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00380">llvm::EVT::getScalarStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09297">llvm::SelectionDAG::getScatterVP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00599">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00876">llvm::SelectionDAG::getSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08865">llvm::SelectionDAG::getStoreVP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00157">llvm::RISCVSubtarget::hasConditionalMoveFusion()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="APInt_8cpp_source.html#l00368">llvm::APInt::insertBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8h_source.html#l04094">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03139">llvm::ISD::isNormalStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03195">isSimpleVIDSequence()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00681">llvm::SDNode::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l15017">legalizeScatterGatherIndexType()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l15050">matchIndexAsShuffle()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l15085">matchIndexAsWiderOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03301">matchSplatAsGather()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01291">llvm::ISD::MGATHER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01292">llvm::ISD::MSCATTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00227">llvm::RISCVISD::MUL_VL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12869">narrowIndex()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01069">performADDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17864">performANDCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14005">performBITREVERSECombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14690">performBUILD_VECTORCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14815">performCONCAT_VECTORSCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14203">performFADDSUB_VLCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13942">performFP_TO_INT_SATCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13839">performFP_TO_INTCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14742">performINSERT_VECTOR_ELTCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13752">performMemPairCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00821">performMULCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17656">performORCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00669">performSELECTCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22459">performSETCCCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12985">performSIGN_EXTEND_INREGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00885">performSRACombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01054">performSUBCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12644">performTRUNCATECombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14100">performVFMADD_VLCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14162">performVFMUL_VLCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00990">performXORCombine()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01053">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00075">llvm::RISCVISD::ROLW</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00076">llvm::RISCVISD::RORW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00043">llvm::RISCVISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="APInt_8cpp_source.html#l00954">llvm::APInt::sext()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00230">llvm::RISCVISD::SHL_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00064">llvm::RISCVISD::SLLW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ead6bb6a2eca7d60c75e349ea45e138d74">llvm::SMin</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00627">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00169">llvm::RISCVISD::SPLAT_VECTOR_SPLIT_I64_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00046">llvm::RISCVISD::SplitF64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00232">llvm::RISCVISD::SRA_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00065">llvm::RISCVISD::SRAW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00233">llvm::RISCVISD::SRL_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00066">llvm::RISCVISD::SRLW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01030">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00443">llvm::ISD::STRICT_FP_TO_UINT</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00401">llvm::RISCVISD::STRICT_VFMADD_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00403">llvm::RISCVISD::STRICT_VFMSUB_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00402">llvm::RISCVISD::STRICT_VFNMADD_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00404">llvm::RISCVISD::STRICT_VFNMSUB_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00236">llvm::RISCVISD::SUB_VL</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="APInt_8cpp_source.html#l00906">llvm::APInt::trunc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00172">llvm::RISCVISD::TRUNCATE_VECTOR_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::UNINDEXED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01468">llvm::ISD::UNSIGNED_SCALED</a>, <a class="el" href="RISCVSubtarget_8cpp_source.html#l00182">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00291">llvm::RISCVISD::VFMADD_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00293">llvm::RISCVISD::VFMSUB_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00165">llvm::RISCVISD::VFMV_S_F_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00158">llvm::RISCVISD::VFMV_V_F_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00292">llvm::RISCVISD::VFNMADD_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00294">llvm::RISCVISD::VFNMSUB_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00349">llvm::RISCVISD::VMSET_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00163">llvm::RISCVISD::VMV_S_X_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00154">llvm::RISCVISD::VMV_V_X_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00161">llvm::RISCVISD::VMV_X_S</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00312">llvm::RISCVISD::VWADD_W_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00313">llvm::RISCVISD::VWADDU_W_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00314">llvm::RISCVISD::VWSUB_W_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00315">llvm::RISCVISD::VWSUBU_W_VL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a2d4b243bcdfea88060ffa51fa30683fb" name="a2d4b243bcdfea88060ffa51fa30683fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4b243bcdfea88060ffa51fa30683fb">&#9670;&#160;</a></span>preferredShiftLegalizationStrategy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">TargetLowering::ShiftLegalizationStrategy</a> llvm::RISCVTargetLowering::preferredShiftLegalizationStrategy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExpansionFactor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa88eb4ddf2a7c4d5d5482c9fc0b9090a">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00642">642</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="Function_8h_source.html#l00674">llvm::Function::hasMinSize()</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">llvm::TargetLoweringBase::LowerToLibcall</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8h_source.html#l01021">llvm::TargetLoweringBase::preferredShiftLegalizationStrategy()</a>.</p>

</div>
</div>
<a id="a301b8a0795699f142ce98bf05385c69b" name="a301b8a0795699f142ce98bf05385c69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301b8a0795699f142ce98bf05385c69b">&#9670;&#160;</a></span>preferScalarizeSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::preferScalarizeSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6095ebdbbb4b8652c57fd99987e67927">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19944">19944</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a20e57dceae0b5f09ede312425f9e88a8" name="a20e57dceae0b5f09ede312425f9e88a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e57dceae0b5f09ede312425f9e88a8">&#9670;&#160;</a></span>preferZeroCompareBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::preferZeroCompareBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#af7763c45db027300e49b43037e5a1a60">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00619">619</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="abb4ac2d585a18a9b8db4ac7ffa41fc06" name="abb4ac2d585a18a9b8db4ac7ffa41fc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4ac2d585a18a9b8db4ac7ffa41fc06">&#9670;&#160;</a></span>ReplaceNodeResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVTargetLowering::ReplaceNodeResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type. </p>
<p>The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.</p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a134fd88697c3564433ba71a0202153e6">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l11380">11380</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00083">llvm::RISCVISD::ABSW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00283">llvm::EVT::bitsLT()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00134">llvm::RISCVISD::BREV8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00140">llvm::RISCVISD::CLMUL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00140">llvm::RISCVISD::CLMULH</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00140">llvm::RISCVISD::CLMULR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00079">llvm::RISCVISD::CLZW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l25761">convertToScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00080">llvm::RISCVISD::CTZW</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l01668">customLegalizeToWOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11370">customLegalizeToWOpWithSExt()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09997">llvm::TargetLowering::expandAddSubSat()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00111">llvm::RISCVISD::FCVT_W_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00112">llvm::RISCVISD::FCVT_WU_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00097">llvm::RISCVISD::FMV_X_ANYEXTH</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00100">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00837">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00880">llvm::ISD::GET_ROUNDING</a>, <a class="el" href="Function_8h_source.html#l00338">llvm::Function::getAttributes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02550">getContainerForFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02618">getDefaultVLOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08567">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00320">llvm::RTLIB::getFPTOSINT()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00369">llvm::RTLIB::getFPTOUINT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01081">llvm::TargetLoweringBase::getTypeAction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01940">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03130">getVSlidedown()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00164">llvm::RISCVSubtarget::getXLenVT()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00147">llvm::RISCVSubtarget::hasStdExtFOrZfinx()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00150">llvm::RISCVSubtarget::hasStdExtZfhminOrZhinxmin()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00149">llvm::RISCVSubtarget::hasStdExtZfhOrZhinx()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::isFixedLengthVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l19936">isIntDivCheap()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03108">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08414">lowerGetVectorLength()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00957">llvm::ISD::LROUND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00145">llvm::TargetLowering::makeLibCall()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00061">llvm::RISCVISD::MULHSU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00135">llvm::RISCVISD::ORC_B</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00131">llvm::RISCVISD::READ_CYCLE_WIDE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01180">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00341">llvm::RISCVFPRndMode::RMM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00709">llvm::ISD::ROTR</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00338">llvm::RISCVFPRndMode::RTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00242">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8h_source.html#l04572">llvm::TargetLowering::MakeLibCallOptions::setTypeListBeforeSoften()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::SEXTLOAD</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00141">llvm::RISCVISD::SHA256SIG0</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00141">llvm::RISCVISD::SHA256SIG1</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00141">llvm::RISCVISD::SHA256SUM0</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00141">llvm::RISCVISD::SHA256SUM1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00143">llvm::RISCVISD::SM3P0</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00143">llvm::RISCVISD::SM3P1</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00142">llvm::RISCVISD::SM4ED</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00142">llvm::RISCVISD::SM4KS</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00046">llvm::RISCVISD::SplitF64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00233">llvm::RISCVISD::SRL_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00394">llvm::RISCVISD::STRICT_FCVT_W_RV64</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00395">llvm::RISCVISD::STRICT_FCVT_WU_RV64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00470">llvm::ISD::STRICT_FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00442">llvm::ISD::STRICT_FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00443">llvm::ISD::STRICT_FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetLowering_8h_source.html#l00211">llvm::TargetLoweringBase::TypeSoftenFloat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00341">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00243">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00245">llvm::ISD::UREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01356">llvm::ISD::VECREDUCE_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01358">llvm::ISD::VECREDUCE_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01359">llvm::ISD::VECREDUCE_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01361">llvm::ISD::VECREDUCE_SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01362">llvm::ISD::VECREDUCE_SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01363">llvm::ISD::VECREDUCE_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01364">llvm::ISD::VECREDUCE_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01360">llvm::ISD::VECREDUCE_XOR</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00154">llvm::RISCVISD::VMV_V_X_VL</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00161">llvm::RISCVISD::VMV_X_S</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="acb0cc8e408b22de32fd6ce17ea481052" name="acb0cc8e408b22de32fd6ce17ea481052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0cc8e408b22de32fd6ce17ea481052">&#9670;&#160;</a></span>shouldConsiderGEPOffsetSplit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a9506719826e5449066b6a74d2d21d012">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00694">694</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="a3974afc532c6dfeea9fac363c7c0993a" name="a3974afc532c6dfeea9fac363c7c0993a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3974afc532c6dfeea9fac363c7c0993a">&#9670;&#160;</a></span>shouldConvertConstantLoadToIntImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldConvertConstantLoadToIntImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is beneficial to convert a load of a constant to just the constant itself. </p>
<p>On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a2010aad920dfc8338ccc551ac6d6888e">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01869">1869</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVMatInt_8cpp_source.html#l00224">llvm::RISCVMatInt::generateInstSeq()</a>, <a class="el" href="classllvm_1_1Type.html#a13e877ef779ba7a0688081079f4f9b03">llvm::Type::getIntegerBitWidth()</a>, <a class="el" href="RISCVSubtarget_8cpp_source.html#l00133">llvm::RISCVSubtarget::getMaxBuildIntsCost()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, <a class="el" href="Type_8h_source.html#l00228">llvm::Type::isIntegerTy()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

</div>
</div>
<a id="a0b23f096c92f38f9001ae3ea9ddc8dde" name="a0b23f096c92f38f9001ae3ea9ddc8dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b23f096c92f38f9001ae3ea9ddc8dde">&#9670;&#160;</a></span>shouldConvertFpToSat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldConvertFpToSat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>FPVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) saturation patterns. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#affc37b88f2b4aa07bf2dedea934bb405">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19517">19517</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01276">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a id="a9f599da93ccc12e05a0126cfdc57b885" name="a9f599da93ccc12e05a0126cfdc57b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f599da93ccc12e05a0126cfdc57b885">&#9670;&#160;</a></span>shouldExpandAtomicCmpXchgInIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a> RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *&#160;</td>
          <td class="paramname"><em>AI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a9638f2649a117b559c3a3ebbe4e07cdf">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19474">19474</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instructions_8h_source.html#l00655">llvm::AtomicCmpXchgInst::getCompareOperand()</a>, <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84ae8e80c2bf991369add363ad75aa12137">llvm::TargetLoweringBase::MaskedIntrinsic</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::None</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a7a07b54d60a81306d5f8c4f12fe8d0cb" name="a7a07b54d60a81306d5f8c4f12fe8d0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a07b54d60a81306d5f8c4f12fe8d0cb">&#9670;&#160;</a></span>shouldExpandAtomicRMWInIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a> RISCVTargetLowering::shouldExpandAtomicRMWInIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"><em>RMW</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. </p>
<p>Default is to never expand. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#acbe42d1632a205dcd01568e46caee587">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19344">19344</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">llvm::TargetLoweringBase::CmpXChg</a>, <a class="el" href="Instructions_8h_source.html#l00820">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Instructions_8h_source.html#l00897">llvm::AtomicRMWInst::isFloatingPointOperation()</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84ae8e80c2bf991369add363ad75aa12137">llvm::TargetLoweringBase::MaskedIntrinsic</a>, <a class="el" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::None</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="Instructions_8h_source.html#l00782">llvm::AtomicRMWInst::UDecWrap</a>, and <a class="el" href="Instructions_8h_source.html#l00778">llvm::AtomicRMWInst::UIncWrap</a>.</p>

</div>
</div>
<a id="a3e4bbf6aa948f914b0b53969d9cf092c" name="a3e4bbf6aa948f914b0b53969d9cf092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4bbf6aa948f914b0b53969d9cf092c">&#9670;&#160;</a></span>shouldExpandBuildVectorWithShuffles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldExpandBuildVectorWithShuffles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefinedValues</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a130f9b8849c55cb78a279fc3b05e55e9">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02674">2674</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a3290fe689aeeee1bcd394003549f2388" name="a3290fe689aeeee1bcd394003549f2388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3290fe689aeeee1bcd394003549f2388">&#9670;&#160;</a></span>shouldExtendTypeInLibCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldExtendTypeInLibCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if arguments should be extended in lib calls. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6b71455962e4ef36ac855018496368c4">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19686">19686</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00167">llvm::RISCVSubtarget::getXLen()</a>, and <a class="el" href="RISCVSubtarget_8h_source.html#l00192">llvm::RISCVSubtarget::isSoftFPABI()</a>.</p>

</div>
</div>
<a id="a1652477e0e5b2968e8d160f87031cdf5" name="a1652477e0e5b2968e8d160f87031cdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1652477e0e5b2968e8d160f87031cdf5">&#9670;&#160;</a></span>shouldFoldSelectWithIdentityConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldFoldSelectWithIdentityConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BinOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pulling a binary operation into a select with an identity constant is profitable. </p>
<p>This is the inverse of an IR transform. Example: X + (Cond ? Y : 0) --&gt; Cond ? (X + Y) : X </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7a17f08d9285fcbdacc438206c50934b">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01857">1857</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="ValueTypes_8h_source.html#l00170">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="ae7560b5087dcaf5c6d418f5c96282e4c" name="ae7560b5087dcaf5c6d418f5c96282e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7560b5087dcaf5c6d418f5c96282e4c">&#9670;&#160;</a></span>shouldFormOverflowOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::shouldFormOverflowOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>MathUsed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert math with an overflow comparison into the corresponding DAG node operation. </p>
<p>Targets may want to override this independently of whether the operation is legal/custom for the given type because it may obscure matching of other patterns. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00595">595</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03227">llvm::TargetLoweringBase::shouldFormOverflowOp()</a>.</p>

</div>
</div>
<a id="ae7575cce492f2987db70732eafb6ea39" name="ae7575cce492f2987db70732eafb6ea39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7575cce492f2987db70732eafb6ea39">&#9670;&#160;</a></span>shouldInsertFencesForAtomic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::shouldInsertFencesForAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic. </p>
<p>This should be true for most architectures with weak memory ordering. Defaults to false. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a29d670e9b67b98e535e0704bbcfed918">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00621">621</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a84d5236411a5c6ab40108323d17b062d" name="a84d5236411a5c6ab40108323d17b062d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d5236411a5c6ab40108323d17b062d">&#9670;&#160;</a></span>shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *&#160;</td>
          <td class="paramname"><em>XC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OldShiftOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewShiftOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if 'X' is a constant, the fold may deadlock! FIXME: we could avoid passing XC, but we can't use <a class="el" href="namespacellvm.html#abb4484ddcdad2576d97870230db05ed8" title="Returns the SDNode if it is a constant splat BuildVector or constant int.">isConstOrConstSplat()</a> here because it can end up being not linked in. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01899">1899</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a id="a2376efddac62782331d4217be9fa0b8b" name="a2376efddac62782331d4217be9fa0b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2376efddac62782331d4217be9fa0b8b">&#9670;&#160;</a></span>shouldRemoveExtendFromGSIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldRemoveExtendFromGSIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Extend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DataVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aea3132353b5da8a38acae858ec3d8d9f">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19508">19508</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a49dc5e9232eafe3ae3dab7b6f43f4711" name="a49dc5e9232eafe3ae3dab7b6f43f4711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49dc5e9232eafe3ae3dab7b6f43f4711">&#9670;&#160;</a></span>shouldScalarizeBinop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldScalarizeBinop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>VecOp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac2a1ee827cfddefb077a5962261fd67c">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l02037">2037</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01317">llvm::TargetLoweringBase::isOperationCustom()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01304">llvm::TargetLoweringBase::isOperationLegalOrCustomOrPromote()</a>.</p>

</div>
</div>
<a id="aa1602560392150aec86a4a59740a125b" name="aa1602560392150aec86a4a59740a125b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1602560392150aec86a4a59740a125b">&#9670;&#160;</a></span>shouldSignExtendTypeInLibCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldSignExtendTypeInLibCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if arguments should be sign-extended in lib calls. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a602c996b7668a0a80db1c0194f144a">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19696">19696</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>.</p>

</div>
</div>
<a id="a0f81f3d8473cc658ced8fa88b457ee9b" name="a0f81f3d8473cc658ced8fa88b457ee9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f81f3d8473cc658ced8fa88b457ee9b">&#9670;&#160;</a></span>shouldSinkOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldSinkOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Use.html">Use</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if sinking <code>I's</code> operands to I's basic block is profitable, because the operands can be folded into a target instruction, e.g. </p>
<p>splats of scalars can fold into vector instructions. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#af90354c692164edd2fe302104aa1ae86">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01998">1998</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01952">canSplatOperand()</a>, <a class="el" href="STLExtras_8h_source.html#l02380">llvm::enumerate()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00203">llvm::RISCVSubtarget::hasVInstructions()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00157">Insn</a>, <a class="el" href="PatternMatch_8h_source.html#l01553">llvm::PatternMatch::m_InsertElt()</a>, <a class="el" href="PatternMatch_8h_source.html#l01620">llvm::PatternMatch::m_Shuffle()</a>, <a class="el" href="PatternMatch_8h_source.html#l00136">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l00532">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a8400b6de80b208779f0ec1f1e83ddb95" name="a8400b6de80b208779f0ec1f1e83ddb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8400b6de80b208779f0ec1f1e83ddb95">&#9670;&#160;</a></span>shouldTransformSignedTruncationCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::shouldTransformSignedTruncationCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>XVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>KeptBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it's more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform. </p>
<p>Return false if there is no preference. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a583ad984c8f06e187574d2c0e6b137d5">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16090">16090</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a822fcc93f796cf246c48b13ef6ff05cd" name="a822fcc93f796cf246c48b13ef6ff05cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822fcc93f796cf246c48b13ef6ff05cd">&#9670;&#160;</a></span>signExtendConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::signExtendConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this constant should be sign extended when promoting to a larger type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abfb7e47fcae1e6162074daa8925bfdf7">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l01805">1805</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00163">llvm::RISCVSubtarget::is64Bit()</a>, and <a class="el" href="Type_8h_source.html#l00228">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a id="a992c628616bc08a3d4608db389389cf4" name="a992c628616bc08a3d4608db389389cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992c628616bc08a3d4608db389389cf4">&#9670;&#160;</a></span>softPromoteHalfType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::softPromoteHalfType </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4afbb5d314f250ba0debc6f12e724ff5">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00482">482</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="ac8adfd3d099db48171fe93c1111663e0" name="ac8adfd3d099db48171fe93c1111663e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8adfd3d099db48171fe93c1111663e0">&#9670;&#160;</a></span>splitValueIntoRegisterParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::splitValueIntoRegisterParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>Parts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumParts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>PartVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::optional&lt; <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> &gt;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific splitting of values into parts that fit a register storing a legal type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a67bcd59b7c8b892b3252d10a6ebf8370">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l19835">19835</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00168">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::isScalableVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>.</p>

</div>
</div>
<a id="a0debd23d542315a6c56a1f0c72cda86c" name="a0debd23d542315a6c56a1f0c72cda86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0debd23d542315a6c56a1f0c72cda86c">&#9670;&#160;</a></span>storeOfVectorConstantIsCheap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::storeOfVectorConstantIsCheap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aad65da8eb366600993a70e269e942585">llvm::TargetLoweringBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00603">603</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="a637939690e8bb98f267f738be6fa188b" name="a637939690e8bb98f267f738be6fa188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637939690e8bb98f267f738be6fa188b">&#9670;&#160;</a></span>supportKCFIBundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVTargetLowering::supportKCFIBundles </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the target supports kcfi operand bundles. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a0160cf5c2cae2754444db153907790a2">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8h_source.html#l00826">826</a> of file <a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a>.</p>

</div>
</div>
<a id="a39ed92e826ef5d0893f72b26fab78aa3" name="a39ed92e826ef5d0893f72b26fab78aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ed92e826ef5d0893f72b26fab78aa3">&#9670;&#160;</a></span>targetShrinkDemandedConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVTargetLowering::targetShrinkDemandedConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;&#160;</td>
          <td class="paramname"><em>TLO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a3b1a3e65e45ccd3664f44797e7e061ab">llvm::TargetLowering</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVISelLowering_8cpp_source.html#l16161">16161</a> of file <a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="TargetLowering_8h_source.html#l03813">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03800">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l01476">llvm::APInt::getSignificantBits()</a>, <a class="el" href="APInt_8h_source.html#l00307">llvm::APInt::isNegative()</a>, <a class="el" href="APInt_8h_source.html#l00413">llvm::APInt::isSignedIntN()</a>, <a class="el" href="APInt_8h_source.html#l01229">llvm::APInt::isSubsetOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03802">llvm::TargetLowering::TargetLoweringOpt::LegalOps</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01358">llvm::APInt::setBitsFrom()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/RISCV/<a class="el" href="RISCVISelLowering_8h_source.html">RISCVISelLowering.h</a></li>
<li>lib/Target/RISCV/<a class="el" href="RISCVISelLowering_8cpp_source.html">RISCVISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:50:24 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
