/********************************************************************
*
* GLUELOGICN_MAIN_PBIST_CPU_GLUE INTERRUPT MAP. header file
*
* Copyright (C) 2015-2023 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_INTERRUPT_MAP_H_
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_INTERRUPT_MAP_H_

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: GLUELOGICN_MAIN_PBIST_CPU_GLUE
*/

#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN0_PBIST0_DFT_PBIST_CPU_0                             (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN1_PBIST1_DFT_PBIST_CPU_0                             (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN11_DMPAC0_K3_PBIST_8C28P_4BIT_WRAP__DFT_PBIST_CPU_0  (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN2_PBIST2_DFT_PBIST_CPU_0                             (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN3_COMPUTE_CLUSTER0_PBIST_0_DFT_PBIST_CPU_0           (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN4_C7X256V0_CLEC_DFT_PBIST_CPU_0                      (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN5_C7X256V1_CLEC_DFT_PBIST_CPU_0                      (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN6_GPU0_DFT_PBIST_CPU_0                               (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN7_VPAC0_K3_PBIST_8C28P_4BIT_WRAP__DFT_PBIST_CPU_0    (0U)
#define CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_IN8_PBIST3_K3_PBIST_8C28P_4BIT_WRAP__DFT_PBIST_CPU_0   (0U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_GLUELOGICN_MAIN_PBIST_CPU_GLUE_INTERRUPT_MAP_H_ */

