--
--	Conversion of PSoC_Datalogger_SMS.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Nov 19 12:43:30 2013
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__modem_power_pin_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__modem_power_pin_net_0 : bit;
SIGNAL tmpIO_0__modem_power_pin_net_0 : bit;
TERMINAL tmpSIOVREF__modem_power_pin_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__modem_power_pin_net_0 : bit;
SIGNAL Net_2 : bit;
SIGNAL tmpOE__uart_rx_net_0 : bit;
SIGNAL Net_404 : bit;
SIGNAL tmpIO_0__uart_rx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_rx_net_0 : bit;
SIGNAL \uart:Net_9\ : bit;
SIGNAL \uart:Net_61\ : bit;
SIGNAL \uart:BUART:clock_op\ : bit;
SIGNAL \uart:BUART:reset_reg\ : bit;
SIGNAL Net_402 : bit;
SIGNAL \uart:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart:BUART:FinalParityType_1\ : bit;
SIGNAL \uart:BUART:FinalParityType_0\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart:BUART:reset_reg_dp\ : bit;
SIGNAL \uart:BUART:reset_sr\ : bit;
SIGNAL Net_403 : bit;
SIGNAL \uart:BUART:txn\ : bit;
SIGNAL Net_400 : bit;
SIGNAL \uart:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_401 : bit;
SIGNAL \uart:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart:BUART:tx_state_1\ : bit;
SIGNAL \uart:BUART:tx_state_0\ : bit;
SIGNAL \uart:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:tx_shift_out\ : bit;
SIGNAL \uart:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:counter_load\ : bit;
SIGNAL \uart:BUART:tx_state_2\ : bit;
SIGNAL \uart:BUART:tx_bitclk\ : bit;
SIGNAL \uart:BUART:counter_load_not\ : bit;
SIGNAL \uart:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart:BUART:tx_counter_dp\ : bit;
SIGNAL \uart:BUART:sc_out_7\ : bit;
SIGNAL \uart:BUART:sc_out_6\ : bit;
SIGNAL \uart:BUART:sc_out_5\ : bit;
SIGNAL \uart:BUART:sc_out_4\ : bit;
SIGNAL \uart:BUART:sc_out_3\ : bit;
SIGNAL \uart:BUART:sc_out_2\ : bit;
SIGNAL \uart:BUART:sc_out_1\ : bit;
SIGNAL \uart:BUART:sc_out_0\ : bit;
SIGNAL \uart:BUART:tx_counter_tc\ : bit;
SIGNAL \uart:BUART:tx_status_6\ : bit;
SIGNAL \uart:BUART:tx_status_5\ : bit;
SIGNAL \uart:BUART:tx_status_4\ : bit;
SIGNAL \uart:BUART:tx_status_0\ : bit;
SIGNAL \uart:BUART:tx_status_1\ : bit;
SIGNAL \uart:BUART:tx_status_2\ : bit;
SIGNAL \uart:BUART:tx_status_3\ : bit;
SIGNAL Net_494 : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart:BUART:tx_mark\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\ : bit;
SIGNAL \uart:BUART:rx_addressmatch\ : bit;
SIGNAL \uart:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart:BUART:rx_state_1\ : bit;
SIGNAL \uart:BUART:rx_state_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart:BUART:rx_postpoll\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:hd_shift_out\ : bit;
SIGNAL \uart:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart:BUART:rx_fifofull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:rx_counter_load\ : bit;
SIGNAL \uart:BUART:rx_state_3\ : bit;
SIGNAL \uart:BUART:rx_state_2\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart:BUART:rx_count_2\ : bit;
SIGNAL \uart:BUART:rx_count_1\ : bit;
SIGNAL \uart:BUART:rx_count_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart:BUART:rx_count_6\ : bit;
SIGNAL \uart:BUART:rx_count_5\ : bit;
SIGNAL \uart:BUART:rx_count_4\ : bit;
SIGNAL \uart:BUART:rx_count_3\ : bit;
SIGNAL \uart:BUART:rx_count7_tc\ : bit;
SIGNAL \uart:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart:BUART:rx_bitclk\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart:BUART:pollingrange\ : bit;
SIGNAL \uart:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \uart:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:rx_status_0\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\ : bit;
SIGNAL \uart:BUART:rx_status_1\ : bit;
SIGNAL \uart:BUART:rx_status_2\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart:BUART:rx_status_3\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart:BUART:rx_status_4\ : bit;
SIGNAL \uart:BUART:rx_status_5\ : bit;
SIGNAL \uart:BUART:rx_status_6\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_493 : bit;
SIGNAL \uart:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \uart:BUART:rx_address_detected\ : bit;
SIGNAL \uart:BUART:rx_last\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \timer:Net_260\ : bit;
SIGNAL Net_575 : bit;
SIGNAL \timer:Net_55\ : bit;
SIGNAL Net_585 : bit;
SIGNAL \timer:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \timer:TimerUDB:control_7\ : bit;
SIGNAL \timer:TimerUDB:control_6\ : bit;
SIGNAL \timer:TimerUDB:control_5\ : bit;
SIGNAL \timer:TimerUDB:control_4\ : bit;
SIGNAL \timer:TimerUDB:control_3\ : bit;
SIGNAL \timer:TimerUDB:control_2\ : bit;
SIGNAL \timer:TimerUDB:control_1\ : bit;
SIGNAL \timer:TimerUDB:control_0\ : bit;
SIGNAL \timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \timer:TimerUDB:capture_last\ : bit;
SIGNAL \timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \timer:TimerUDB:timer_enable\ : bit;
SIGNAL \timer:TimerUDB:run_mode\ : bit;
SIGNAL \timer:TimerUDB:hwEnable\ : bit;
SIGNAL \timer:TimerUDB:status_tc\ : bit;
SIGNAL \timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \timer:TimerUDB:per_zero\ : bit;
SIGNAL \timer:TimerUDB:tc_i\ : bit;
SIGNAL \timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_584 : bit;
SIGNAL \timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \timer:TimerUDB:trig_reg\ : bit;
SIGNAL \timer:TimerUDB:status_6\ : bit;
SIGNAL \timer:TimerUDB:status_5\ : bit;
SIGNAL \timer:TimerUDB:status_4\ : bit;
SIGNAL \timer:TimerUDB:status_0\ : bit;
SIGNAL \timer:TimerUDB:status_1\ : bit;
SIGNAL \timer:TimerUDB:status_2\ : bit;
SIGNAL \timer:TimerUDB:fifo_full\ : bit;
SIGNAL \timer:TimerUDB:status_3\ : bit;
SIGNAL \timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc11\ : bit;
SIGNAL \timer:TimerUDB:nc14\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc10\ : bit;
SIGNAL \timer:TimerUDB:nc13\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:nc9\ : bit;
SIGNAL \timer:TimerUDB:nc12\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \timer:Net_102\ : bit;
SIGNAL \timer:Net_266\ : bit;
SIGNAL tmpOE__modem_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__modem_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__modem_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__modem_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__modem_voltage_pin_net_0 : bit;
SIGNAL \uart_ultrasonic:Net_9\ : bit;
SIGNAL \uart_ultrasonic:Net_61\ : bit;
SIGNAL \uart_ultrasonic:BUART:clock_op\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\ : bit;
SIGNAL Net_593 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart_ultrasonic:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalParityType_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_sr\ : bit;
SIGNAL Net_621 : bit;
SIGNAL \uart_ultrasonic:BUART:txn\ : bit;
SIGNAL Net_625 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_596 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:tx_shift_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:counter_load\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk\ : bit;
SIGNAL \uart_ultrasonic:BUART:counter_load_not\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_counter_dp\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_7\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sc_out_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_counter_tc\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_status_3\ : bit;
SIGNAL Net_623 : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_mark\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_parity_bit\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_postpoll\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:hd_shift_out\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_fifofull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart_ultrasonic:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:rx_counter_load\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_tc\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollingrange\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\ : bit;
SIGNAL Net_594 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_status_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_622 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \uart_ultrasonic:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \uart_ultrasonic:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__ultrasonic_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ultrasonic_voltage_pin_net_0 : bit;
SIGNAL tmpOE__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpIO_0__ultrasonic_uart_rx_net_0 : bit;
TERMINAL tmpSIOVREF__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ultrasonic_uart_rx_net_0 : bit;
SIGNAL tmpOE__LED_Blue_net_0 : bit;
SIGNAL tmpFB_0__LED_Blue_net_0 : bit;
SIGNAL tmpIO_0__LED_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Blue_net_0 : bit;
SIGNAL tmpOE__uart_rx_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__uart_rx_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__uart_rx_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__uart_rx_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_rx_voltage_pin_net_0 : bit;
SIGNAL tmpOE__uart_tx_net_0 : bit;
SIGNAL tmpFB_0__uart_tx_net_0 : bit;
SIGNAL tmpIO_0__uart_tx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_tx_net_0 : bit;
SIGNAL tmpOE__uart_tx_voltage_pin_net_0 : bit;
SIGNAL tmpFB_0__uart_tx_voltage_pin_net_0 : bit;
SIGNAL tmpIO_0__uart_tx_voltage_pin_net_0 : bit;
TERMINAL tmpSIOVREF__uart_tx_voltage_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_tx_voltage_pin_net_0 : bit;
SIGNAL \emFile_1:SPI0:Net_276\ : bit;
SIGNAL \emFile_1:Net_19\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \emFile_1:SPI0:Net_244\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \emFile_1:Net_10\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \emFile_1:Net_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_7\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_4\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_2\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_1\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:control_0\ : bit;
SIGNAL \emFile_1:SPI0:Net_253\ : bit;
SIGNAL \emFile_1:SPI0:Net_273\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \emFile_1:Net_22\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \emFile_1:Net_5\ : bit;
SIGNAL \emFile_1:Net_3\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \emFile_1:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \emFile_1:Net_16\ : bit;
SIGNAL \emFile_1:SPI0:Net_274\ : bit;
SIGNAL \emFile_1:tmpOE__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \emFile_1:Net_2\ : bit;
SIGNAL \emFile_1:tmpOE__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \emFile_1:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \emFile_1:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:Net_9\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:Net_61\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:clock_op\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ : bit;
SIGNAL \NEOMOTE_1:Net_535\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_sr\ : bit;
SIGNAL \NEOMOTE_1:Net_176\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:txn\ : bit;
SIGNAL \NEOMOTE_1:Net_536\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_interrupt_out\ : bit;
SIGNAL \NEOMOTE_1:Net_537\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_interrupt_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:counter_load\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_7\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sc_out_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_status_3\ : bit;
SIGNAL \NEOMOTE_1:Net_533\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_mark\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_shift_out\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollingrange\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\ : bit;
SIGNAL \NEOMOTE_1:Net_212\ : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\ : bit;
SIGNAL \NEOMOTE_1:Net_532\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_last\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \NEOMOTE_1:tmpOE__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_Pin_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_Pin_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_Pin_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_RTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_542\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__RX_CTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__RX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_RTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_RTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TX_CTS_n_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TX_CTS_n_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__TimeN_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__TimeN_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__External_VRef_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__External_VRef_net_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:sda_x_wire\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_1\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_697\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:bus_clk\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_1109_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_1109_1\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_0\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_643_2\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:scl_x_wire\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_969\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_968\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:udb_clk\ : bit;
SIGNAL \NEOMOTE_1:Net_629\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_973\ : bit;
SIGNAL \NEOMOTE_1:Net_630\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_974\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:scl_yfb\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:sda_yfb\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_626\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_625\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:timeout_clk\ : bit;
SIGNAL \NEOMOTE_1:Net_635\ : bit;
SIGNAL \NEOMOTE_1:I2C_0:Net_975\ : bit;
SIGNAL \NEOMOTE_1:Net_633\ : bit;
SIGNAL \NEOMOTE_1:Net_634\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__I2C_0_SDA_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SDA_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__I2C_0_SCL_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SCL_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__NEO_RTC_INT1_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__NEO_RTC_INT1_net_0\ : bit;
SIGNAL \NEOMOTE_1:Net_636\ : bit;
SIGNAL \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpFB_0__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpIO_0__SD_Card_Power_net_0\ : bit;
TERMINAL \NEOMOTE_1:tmpSIOVREF__SD_Card_Power_net_0\ : bit;
SIGNAL \NEOMOTE_1:tmpINTERRUPT_0__SD_Card_Power_net_0\ : bit;
SIGNAL \uart_solinst:Net_9\ : bit;
SIGNAL \uart_solinst:Net_61\ : bit;
SIGNAL \uart_solinst:BUART:clock_op\ : bit;
SIGNAL \uart_solinst:BUART:control_7\ : bit;
SIGNAL \uart_solinst:BUART:control_6\ : bit;
SIGNAL \uart_solinst:BUART:control_5\ : bit;
SIGNAL \uart_solinst:BUART:control_4\ : bit;
SIGNAL \uart_solinst:BUART:control_3\ : bit;
SIGNAL \uart_solinst:BUART:control_2\ : bit;
SIGNAL \uart_solinst:BUART:control_1\ : bit;
SIGNAL \uart_solinst:BUART:control_0\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \uart_solinst:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart_solinst:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart_solinst:BUART:FinalParityType_1\ : bit;
SIGNAL \uart_solinst:BUART:FinalParityType_0\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart_solinst:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg_dp\ : bit;
SIGNAL \uart_solinst:BUART:reset_sr\ : bit;
SIGNAL Net_634 : bit;
SIGNAL \uart_solinst:BUART:txn\ : bit;
SIGNAL Net_640 : bit;
SIGNAL \uart_solinst:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_641 : bit;
SIGNAL \uart_solinst:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_1\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:tx_shift_out\ : bit;
SIGNAL \uart_solinst:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart_solinst:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:counter_load\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_2\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk\ : bit;
SIGNAL \uart_solinst:BUART:counter_load_not\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart_solinst:BUART:tx_counter_dp\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_7\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_6\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_5\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_4\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_3\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_2\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_1\ : bit;
SIGNAL \uart_solinst:BUART:sc_out_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_counter_tc\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_6\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_5\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_4\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_0\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_1\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_2\ : bit;
SIGNAL \uart_solinst:BUART:tx_status_3\ : bit;
SIGNAL Net_636 : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart_solinst:BUART:tx_mark\ : bit;
SIGNAL \uart_solinst:BUART:tx_parity_bit\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart_solinst:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart_solinst:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \uart_solinst:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \uart_solinst:BUART:rx_load_fifo\ : bit;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:hd_shift_out\ : bit;
SIGNAL \uart_solinst:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart_solinst:BUART:rx_fifofull\ : bit;
SIGNAL \uart_solinst:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart_solinst:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:rx_counter_load\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_6\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_5\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_4\ : bit;
SIGNAL \uart_solinst:BUART:rx_count_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_count7_tc\ : bit;
SIGNAL \uart_solinst:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart_solinst:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart_solinst:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart_solinst:BUART:pollingrange\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_1\ : bit;
SIGNAL Net_639 : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN14_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN14_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN15_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODIN15_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_0\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_status\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_1\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_2\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_3\ : bit;
SIGNAL \uart_solinst:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_4\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_5\ : bit;
SIGNAL \uart_solinst:BUART:rx_status_6\ : bit;
SIGNAL \uart_solinst:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_635 : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart_solinst:BUART:rx_break_status\ : bit;
SIGNAL \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \uart_solinst:BUART:rx_address_detected\ : bit;
SIGNAL \uart_solinst:BUART:rx_last\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_bit\ : bit;
SIGNAL \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODIN16_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \uart_solinst:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \uart_solinst:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__uart_solinst_rx_net_0 : bit;
SIGNAL tmpIO_0__uart_solinst_rx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_solinst_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_solinst_rx_net_0 : bit;
SIGNAL tmpOE__uart_solinst_tx_net_0 : bit;
SIGNAL tmpFB_0__uart_solinst_tx_net_0 : bit;
SIGNAL tmpIO_0__uart_solinst_tx_net_0 : bit;
TERMINAL tmpSIOVREF__uart_solinst_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__uart_solinst_tx_net_0 : bit;
SIGNAL tmpOE__solinst_power_pin_net_0 : bit;
SIGNAL tmpFB_0__solinst_power_pin_net_0 : bit;
SIGNAL tmpIO_0__solinst_power_pin_net_0 : bit;
TERMINAL tmpSIOVREF__solinst_power_pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__solinst_power_pin_net_0 : bit;
SIGNAL \uart:BUART:reset_reg\\D\ : bit;
SIGNAL \uart:BUART:txn\\D\ : bit;
SIGNAL \uart:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_494D : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart:BUART:tx_mark\\D\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart:BUART:rx_last\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:reset_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:txn\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_623D : bit;
SIGNAL \uart_ultrasonic:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_mark\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_last\\D\ : bit;
SIGNAL \uart_ultrasonic:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \emFile_1:Net_1\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \emFile_1:Net_22\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:reset_reg\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:txn\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\\D\ : bit;
SIGNAL \NEOMOTE_1:Net_533\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\ : bit;
SIGNAL \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \uart_solinst:BUART:reset_reg\\D\ : bit;
SIGNAL \uart_solinst:BUART:txn\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_state_2\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_636D : bit;
SIGNAL \uart_solinst:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_mark\\D\ : bit;
SIGNAL \uart_solinst:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart_solinst:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_last\\D\ : bit;
SIGNAL \uart_solinst:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__modem_power_pin_net_0 <=  ('1') ;

Net_403 <= (not \uart:BUART:txn\);

\uart:BUART:counter_load_not\ <= ((not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_2\)
	OR \uart:BUART:tx_state_0\
	OR \uart:BUART:tx_state_1\);

\uart:BUART:tx_bitclk_enable_pre\ <= (not \uart:BUART:tx_bitclk_dp\);

\uart:BUART:tx_status_0\ <= ((not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_2\ and \uart:BUART:tx_bitclk\));

\uart:BUART:tx_status_2\ <= (not \uart:BUART:tx_fifo_notfull\);

Net_494D <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_1\));

\uart:BUART:tx_mark\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_mark\));

\uart:BUART:tx_state_2\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_counter_dp\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_counter_dp\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_1\));

\uart:BUART:tx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_fifo_empty\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\));

\uart:BUART:txn\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk\ and \uart:BUART:tx_counter_dp\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:txn\ and \uart:BUART:tx_state_1\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:txn\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_parity_bit\\D\ <= ((not \uart:BUART:tx_state_0\ and \uart:BUART:txn\ and \uart:BUART:tx_parity_bit\)
	OR (not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_parity_bit\)
	OR \uart:BUART:tx_parity_bit\);

\uart:BUART:rx_counter_load\ <= ((not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\));

\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

\uart:BUART:rx_state_stop1_reg\\D\ <= (not \uart:BUART:rx_state_2\
	OR not \uart:BUART:rx_state_3\
	OR \uart:BUART:rx_state_0\
	OR \uart:BUART:rx_state_1\);

\uart:BUART:pollcount_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_1 and Net_404 and MODIN5_0)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and MODIN5_1));

\uart:BUART:pollcount_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not MODIN5_0 and Net_404)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and MODIN5_0));

\uart:BUART:rx_postpoll\ <= ((Net_404 and MODIN5_0)
	OR MODIN5_1);

\uart:BUART:rx_status_4\ <= ((\uart:BUART:rx_load_fifo\ and \uart:BUART:rx_fifofull\));

\uart:BUART:rx_status_5\ <= ((\uart:BUART:rx_fifonotempty\ and \uart:BUART:rx_state_stop1_reg\));

\uart:BUART:rx_stop_bit_error\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not MODIN5_1 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_load_fifo\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\));

\uart:BUART:rx_state_3\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\));

\uart:BUART:rx_state_2\\D\ <= ((not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_last\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\));

\uart:BUART:rx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not Net_404 and not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not MODIN5_1 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and MODIN8_6)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_last\\D\ <= ((not \uart:BUART:reset_reg\ and Net_404));

\uart:BUART:rx_address_detected\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_address_detected\));

\timer:TimerUDB:status_tc\ <= ((\timer:TimerUDB:control_7\ and \timer:TimerUDB:per_zero\));

\uart_ultrasonic:BUART:counter_load_not\ <= ((not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR \uart_ultrasonic:BUART:tx_state_0\
	OR \uart_ultrasonic:BUART:tx_state_1\);

\uart_ultrasonic:BUART:tx_bitclk_enable_pre\ <= (not \uart_ultrasonic:BUART:tx_bitclk_dp\);

\uart_ultrasonic:BUART:tx_status_0\ <= ((not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_bitclk\));

\uart_ultrasonic:BUART:tx_status_2\ <= (not \uart_ultrasonic:BUART:tx_fifo_notfull\);

Net_623D <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_state_1\));

\uart_ultrasonic:BUART:tx_mark\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:tx_mark\));

\uart_ultrasonic:BUART:tx_state_2\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_counter_dp\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_2\));

\uart_ultrasonic:BUART:tx_state_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_counter_dp\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_1\));

\uart_ultrasonic:BUART:tx_state_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_fifo_empty\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_0\));

\uart_ultrasonic:BUART:txn\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_0\ and not \uart_ultrasonic:BUART:tx_shift_out\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_1\ and \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_counter_dp\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_2\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_shift_out\ and not \uart_ultrasonic:BUART:tx_state_2\ and \uart_ultrasonic:BUART:tx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:tx_bitclk\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_state_1\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_state_2\));

\uart_ultrasonic:BUART:tx_parity_bit\\D\ <= ((not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:txn\ and \uart_ultrasonic:BUART:tx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_parity_bit\)
	OR \uart_ultrasonic:BUART:tx_parity_bit\);

\uart_ultrasonic:BUART:rx_counter_load\ <= ((not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_bitclk_pre\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\ <= (not \uart_ultrasonic:BUART:rx_state_2\
	OR not \uart_ultrasonic:BUART:rx_state_3\
	OR \uart_ultrasonic:BUART:rx_state_0\
	OR \uart_ultrasonic:BUART:rx_state_1\);

\uart_ultrasonic:BUART:pollcount_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_1 and Net_594 and MODIN9_0)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not Net_594 and MODIN9_1));

\uart_ultrasonic:BUART:pollcount_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not MODIN9_0 and Net_594)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not Net_594 and MODIN9_0));

\uart_ultrasonic:BUART:rx_postpoll\ <= ((Net_594 and MODIN9_0)
	OR MODIN9_1);

\uart_ultrasonic:BUART:rx_status_4\ <= ((\uart_ultrasonic:BUART:rx_load_fifo\ and \uart_ultrasonic:BUART:rx_fifofull\));

\uart_ultrasonic:BUART:rx_status_5\ <= ((\uart_ultrasonic:BUART:rx_fifonotempty\ and \uart_ultrasonic:BUART:rx_state_stop1_reg\));

\uart_ultrasonic:BUART:rx_stop_bit_error\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not Net_594 and not MODIN9_1 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_load_fifo\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\));

\uart_ultrasonic:BUART:rx_state_3\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\));

\uart_ultrasonic:BUART:rx_state_2\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_3\ and not \uart_ultrasonic:BUART:rx_state_2\ and not Net_594 and \uart_ultrasonic:BUART:rx_last\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_0\ and not \uart_ultrasonic:BUART:rx_state_2\ and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_state_1\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\));

\uart_ultrasonic:BUART:rx_state_0\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and not \uart_ultrasonic:BUART:rx_state_1\ and not \uart_ultrasonic:BUART:rx_state_3\ and not Net_594 and not MODIN9_1 and \uart_ultrasonic:BUART:rx_bitclk_enable\ and \uart_ultrasonic:BUART:rx_state_2\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and MODIN12_6)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_3\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_1\ and \uart_ultrasonic:BUART:rx_state_0\)
	OR (not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_state_0\ and \uart_ultrasonic:BUART:rx_state_2\));

\uart_ultrasonic:BUART:rx_last\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and Net_594));

\uart_ultrasonic:BUART:rx_address_detected\\D\ <= ((not \uart_ultrasonic:BUART:reset_reg\ and \uart_ultrasonic:BUART:rx_address_detected\));

\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

\emFile_1:Net_10\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:Net_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:load_cond\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (\emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:load_cond\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:load_cond\));

\emFile_1:SPI0:BSPIM:tx_status_0\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:tx_status_4\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:rx_status_6\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:rx_status_4\));

\emFile_1:SPI0:BSPIM:state_2\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\));

\emFile_1:SPI0:BSPIM:state_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\));

\emFile_1:SPI0:BSPIM:state_0\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:tx_status_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:Net_1\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:Net_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_1\));

\emFile_1:SPI0:BSPIM:cnt_enable\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:cnt_enable\)
	OR (\emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:cnt_enable\));

\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and not \emFile_1:SPI0:BSPIM:count_0\ and not \emFile_1:SPI0:BSPIM:ld_ident\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_2\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_3\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\ and \emFile_1:SPI0:BSPIM:count_4\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_2\ and not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_pre_reg\));

\emFile_1:Net_22\\D\ <= ((\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:Net_22\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_1\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\));

\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_from_dp\)
	OR (not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:mosi_hs_reg\));

\emFile_1:SPI0:BSPIM:ld_ident\\D\ <= ((not \emFile_1:SPI0:BSPIM:state_1\ and not \emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:state_2\)
	OR (not \emFile_1:SPI0:BSPIM:count_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_2\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_3\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:count_4\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_0\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (not \emFile_1:SPI0:BSPIM:state_1\ and \emFile_1:SPI0:BSPIM:ld_ident\)
	OR (\emFile_1:SPI0:BSPIM:state_2\ and \emFile_1:SPI0:BSPIM:ld_ident\));

\NEOMOTE_1:Net_176\ <= (not \NEOMOTE_1:UART_MOTE:BUART:txn\);

\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\);

\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\);

\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\));

\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\);

\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:tx_mark\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\));

\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\));

\NEOMOTE_1:UART_MOTE:BUART:txn\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:txn\ and \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\)
	OR \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\);

\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\ <= (not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\
	OR not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\);

\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not MODIN1_1 and \NEOMOTE_1:Net_212\ and MODIN1_0)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:Net_212\ and MODIN1_1));

\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not MODIN1_0 and \NEOMOTE_1:Net_212\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:Net_212\ and MODIN1_0));

\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ <= ((\NEOMOTE_1:Net_212\ and MODIN1_0)
	OR MODIN1_1);

\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ <= ((\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ and \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\));

\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ <= ((\NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\));

\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:Net_212\ and not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and not \NEOMOTE_1:Net_212\ and \NEOMOTE_1:UART_MOTE:BUART:rx_last\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\));

\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ and not \NEOMOTE_1:Net_212\ and not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and MODIN4_6)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\));

\NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:Net_212\));

\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ and \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\));

Net_634 <= (not \uart_solinst:BUART:txn\);

\uart_solinst:BUART:counter_load_not\ <= ((not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_2\)
	OR \uart_solinst:BUART:tx_state_0\
	OR \uart_solinst:BUART:tx_state_1\);

\uart_solinst:BUART:tx_bitclk_enable_pre\ <= (not \uart_solinst:BUART:tx_bitclk_dp\);

\uart_solinst:BUART:tx_status_0\ <= ((not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_bitclk\));

\uart_solinst:BUART:tx_status_2\ <= (not \uart_solinst:BUART:tx_fifo_notfull\);

\uart_solinst:BUART:tx_mark\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:tx_mark\));

\uart_solinst:BUART:tx_state_2\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_counter_dp\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_2\));

\uart_solinst:BUART:tx_state_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_counter_dp\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_1\));

\uart_solinst:BUART:tx_state_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_fifo_empty\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_fifo_empty\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_0\));

\uart_solinst:BUART:txn\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_shift_out\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_1\ and \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_counter_dp\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_2\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:tx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_shift_out\ and not \uart_solinst:BUART:tx_state_2\ and \uart_solinst:BUART:tx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:tx_bitclk\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_state_1\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_state_2\));

\uart_solinst:BUART:tx_parity_bit\\D\ <= ((not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:txn\ and \uart_solinst:BUART:tx_parity_bit\)
	OR (not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_parity_bit\)
	OR \uart_solinst:BUART:tx_parity_bit\);

\uart_solinst:BUART:rx_counter_load\ <= ((not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_bitclk_pre\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

\uart_solinst:BUART:rx_state_stop1_reg\\D\ <= (not \uart_solinst:BUART:rx_state_2\
	OR not \uart_solinst:BUART:rx_state_3\
	OR \uart_solinst:BUART:rx_state_0\
	OR \uart_solinst:BUART:rx_state_1\);

\uart_solinst:BUART:pollcount_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_1\ and Net_639 and \uart_solinst:BUART:pollcount_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_0\ and \uart_solinst:BUART:pollcount_1\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not Net_639 and \uart_solinst:BUART:pollcount_1\));

\uart_solinst:BUART:pollcount_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:pollcount_0\ and Net_639)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not Net_639 and \uart_solinst:BUART:pollcount_0\));

\uart_solinst:BUART:rx_postpoll\ <= ((Net_639 and \uart_solinst:BUART:pollcount_0\)
	OR \uart_solinst:BUART:pollcount_1\);

\uart_solinst:BUART:rx_status_0\ <= ((\uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_markspace_status\)
	OR (\uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_markspace_status\)
	OR (\uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_markspace_status\));

\uart_solinst:BUART:rx_status_4\ <= ((\uart_solinst:BUART:rx_load_fifo\ and \uart_solinst:BUART:rx_fifofull\));

\uart_solinst:BUART:rx_status_5\ <= ((\uart_solinst:BUART:rx_fifonotempty\ and \uart_solinst:BUART:rx_state_stop1_reg\));

\uart_solinst:BUART:rx_status_6\ <= ((\uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addr_match_status\)
	OR (\uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addr_match_status\)
	OR (\uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addr_match_status\));

\uart_solinst:BUART:rx_addr_match_status\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_stop_bit_error\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_markspace_status\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\));

\uart_solinst:BUART:rx_load_fifo\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\));

\uart_solinst:BUART:rx_state_3\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_2\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_3\));

\uart_solinst:BUART:rx_state_2\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and not Net_639 and \uart_solinst:BUART:rx_last\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_state_1\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\));

\uart_solinst:BUART:rx_state_0\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_state_2\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_count_5\ and \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_count_6\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_state_0\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_state_2\));

\uart_solinst:BUART:rx_last\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and Net_639));

\uart_solinst:BUART:rx_address_detected\\D\ <= ((not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch2\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_addressmatch1\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_address_detected\)
	OR (not \uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_address_detected\));

\uart_solinst:BUART:rx_parity_bit\\D\ <= ((not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_parity_bit\)
	OR (not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_parity_bit\)
	OR \uart_solinst:BUART:rx_parity_bit\);

\uart_solinst:BUART:rx_markspace_pre\\D\ <= ((not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_6\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:reset_reg\ and not \uart_solinst:BUART:rx_state_1\ and not \uart_solinst:BUART:rx_state_0\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:control_7\ and \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_state_3\)
	OR (not \uart_solinst:BUART:control_7\ and not \uart_solinst:BUART:control_6\ and not \uart_solinst:BUART:control_5\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_3\ and \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:rx_state_3\ and not \uart_solinst:BUART:rx_state_2\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (not \uart_solinst:BUART:rx_bitclk_enable\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_0\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:rx_state_1\ and \uart_solinst:BUART:rx_markspace_pre\)
	OR (\uart_solinst:BUART:reset_reg\ and \uart_solinst:BUART:rx_markspace_pre\));

modem_power_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__modem_power_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__modem_power_pin_net_0),
		siovref=>(tmpSIOVREF__modem_power_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__modem_power_pin_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2);
uart_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_404,
		analog=>(open),
		io=>(tmpIO_0__uart_rx_net_0),
		siovref=>(tmpSIOVREF__uart_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_rx_net_0);
\uart:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart:Net_9\,
		dig_domain_out=>open);
\uart:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart:BUART:clock_op\);
\uart:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:tx_state_1\, \uart:BUART:tx_state_0\, \uart:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:tx_shift_out\,
		f0_bus_stat=>\uart:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart:BUART:sc_out_7\, \uart:BUART:sc_out_6\, \uart:BUART:sc_out_5\, \uart:BUART:sc_out_4\,
			\uart:BUART:sc_out_3\, \uart:BUART:sc_out_2\, \uart:BUART:sc_out_1\, \uart:BUART:sc_out_0\));
\uart:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, zero, zero, \uart:BUART:tx_fifo_notfull\,
			\uart:BUART:tx_status_2\, \uart:BUART:tx_fifo_empty\, \uart:BUART:tx_status_0\),
		interrupt=>\uart:BUART:tx_interrupt_out\);
\uart:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:rx_state_1\, \uart:BUART:rx_state_0\, \uart:BUART:rx_bitclk_enable\),
		route_si=>\uart:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:hd_shift_out\,
		f0_bus_stat=>\uart:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart:BUART:rx_fifofull\,
		f1_bus_stat=>\uart:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart:BUART:clock_op\,
		reset=>\uart:BUART:reset_reg\,
		load=>\uart:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\uart:BUART:rx_count_2\, \uart:BUART:rx_count_1\, \uart:BUART:rx_count_0\),
		tc=>\uart:BUART:rx_count7_tc\);
\uart:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, \uart:BUART:rx_status_5\, \uart:BUART:rx_status_4\, \uart:BUART:rx_status_3\,
			\uart:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_401);
isr_byte_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_401);
\timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\timer:TimerUDB:ClockOutFromEnBlock\);
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\timer:TimerUDB:control_7\, \timer:TimerUDB:control_6\, \timer:TimerUDB:control_5\, \timer:TimerUDB:control_4\,
			\timer:TimerUDB:control_3\, \timer:TimerUDB:control_2\, \timer:TimerUDB:control_1\, \timer:TimerUDB:control_0\));
\timer:TimerUDB:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \timer:TimerUDB:status_3\,
			\timer:TimerUDB:status_2\, zero, \timer:TimerUDB:status_tc\),
		interrupt=>Net_575);
\timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \timer:TimerUDB:control_7\, \timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\timer:TimerUDB:nc11\,
		f0_blk_stat=>\timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\timer:TimerUDB:sT32:timerdp:cap0_1\, \timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \timer:TimerUDB:control_7\, \timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\timer:TimerUDB:nc10\,
		f0_blk_stat=>\timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\timer:TimerUDB:sT32:timerdp:cap0_1\, \timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\timer:TimerUDB:sT32:timerdp:cap1_1\, \timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \timer:TimerUDB:control_7\, \timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\timer:TimerUDB:nc9\,
		f0_blk_stat=>\timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\timer:TimerUDB:sT32:timerdp:cap1_1\, \timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\timer:TimerUDB:sT32:timerdp:cap2_1\, \timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \timer:TimerUDB:control_7\, \timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\timer:TimerUDB:status_3\,
		f0_blk_stat=>\timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\timer:TimerUDB:sT32:timerdp:cap2_1\, \timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
isr_timer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_575);
modem_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"731e3713-b24a-4e24-be9d-f32607da5cb6",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__modem_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__modem_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__modem_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__modem_voltage_pin_net_0);
\uart_ultrasonic:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aa3c5fe2-bbd6-4e38-b7da-e79b20dccacb/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart_ultrasonic:Net_9\,
		dig_domain_out=>open);
\uart_ultrasonic:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart_ultrasonic:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart_ultrasonic:BUART:clock_op\);
\uart_ultrasonic:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(\uart_ultrasonic:BUART:tx_state_1\, \uart_ultrasonic:BUART:tx_state_0\, \uart_ultrasonic:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_ultrasonic:BUART:tx_shift_out\,
		f0_bus_stat=>\uart_ultrasonic:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart_ultrasonic:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart_ultrasonic:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart_ultrasonic:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart_ultrasonic:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart_ultrasonic:BUART:sc_out_7\, \uart_ultrasonic:BUART:sc_out_6\, \uart_ultrasonic:BUART:sc_out_5\, \uart_ultrasonic:BUART:sc_out_4\,
			\uart_ultrasonic:BUART:sc_out_3\, \uart_ultrasonic:BUART:sc_out_2\, \uart_ultrasonic:BUART:sc_out_1\, \uart_ultrasonic:BUART:sc_out_0\));
\uart_ultrasonic:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart_ultrasonic:BUART:clock_op\,
		status=>(zero, zero, zero, \uart_ultrasonic:BUART:tx_fifo_notfull\,
			\uart_ultrasonic:BUART:tx_status_2\, \uart_ultrasonic:BUART:tx_fifo_empty\, \uart_ultrasonic:BUART:tx_status_0\),
		interrupt=>\uart_ultrasonic:BUART:tx_interrupt_out\);
\uart_ultrasonic:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		cs_addr=>(\uart_ultrasonic:BUART:rx_state_1\, \uart_ultrasonic:BUART:rx_state_0\, \uart_ultrasonic:BUART:rx_bitclk_enable\),
		route_si=>\uart_ultrasonic:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart_ultrasonic:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart_ultrasonic:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart_ultrasonic:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_ultrasonic:BUART:hd_shift_out\,
		f0_bus_stat=>\uart_ultrasonic:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart_ultrasonic:BUART:rx_fifofull\,
		f1_bus_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart_ultrasonic:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_ultrasonic:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart_ultrasonic:BUART:clock_op\,
		reset=>\uart_ultrasonic:BUART:reset_reg\,
		load=>\uart_ultrasonic:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\uart_ultrasonic:BUART:rx_count_2\, \uart_ultrasonic:BUART:rx_count_1\, \uart_ultrasonic:BUART:rx_count_0\),
		tc=>\uart_ultrasonic:BUART:rx_count7_tc\);
\uart_ultrasonic:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart_ultrasonic:BUART:clock_op\,
		status=>(zero, \uart_ultrasonic:BUART:rx_status_5\, \uart_ultrasonic:BUART:rx_status_4\, \uart_ultrasonic:BUART:rx_status_3\,
			\uart_ultrasonic:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_596);
ultrasonic_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a29b3fc5-4f5d-48d5-a0b3-738d8aa9a178",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ultrasonic_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__ultrasonic_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__ultrasonic_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ultrasonic_voltage_pin_net_0);
ultrasonic_uart_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d37deb54-04e8-4ced-968a-f0be36446c9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_594,
		analog=>(open),
		io=>(tmpIO_0__ultrasonic_uart_rx_net_0),
		siovref=>(tmpSIOVREF__ultrasonic_uart_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ultrasonic_uart_rx_net_0);
isr_byte_ultrasonic_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_596);
\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
LED_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43c85677-c56a-4290-86f5-a152a7a883d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Blue_net_0),
		siovref=>(tmpSIOVREF__LED_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Blue_net_0);
uart_rx_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d64e47a-0cac-448a-8c24-dedce6f09589",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__uart_rx_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_rx_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__uart_rx_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_rx_voltage_pin_net_0);
uart_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63cc61b4-1f44-41ce-b02b-fc30a1a6603b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>Net_403,
		fb=>(tmpFB_0__uart_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_tx_net_0),
		siovref=>(tmpSIOVREF__uart_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_tx_net_0);
uart_tx_voltage_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ee62f55-1972-4a29-b00b-5b2f98c31832",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__uart_tx_voltage_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_tx_voltage_pin_net_0),
		siovref=>(tmpSIOVREF__uart_tx_voltage_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_tx_voltage_pin_net_0);
\emFile_1:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\emFile_1:Net_19\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\emFile_1:SPI0:BSPIM:clk_fin\);
\emFile_1:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\emFile_1:SPI0:BSPIM:cnt_enable\,
		count=>(\emFile_1:SPI0:BSPIM:count_6\, \emFile_1:SPI0:BSPIM:count_5\, \emFile_1:SPI0:BSPIM:count_4\, \emFile_1:SPI0:BSPIM:count_3\,
			\emFile_1:SPI0:BSPIM:count_2\, \emFile_1:SPI0:BSPIM:count_1\, \emFile_1:SPI0:BSPIM:count_0\),
		tc=>\emFile_1:SPI0:BSPIM:cnt_tc\);
\emFile_1:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \emFile_1:SPI0:BSPIM:tx_status_4\, \emFile_1:SPI0:BSPIM:load_rx_data\,
			\emFile_1:SPI0:BSPIM:tx_status_2\, \emFile_1:SPI0:BSPIM:tx_status_1\, \emFile_1:SPI0:BSPIM:tx_status_0\),
		interrupt=>\emFile_1:Net_5\);
\emFile_1:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\emFile_1:SPI0:BSPIM:clk_fin\,
		status=>(\emFile_1:SPI0:BSPIM:rx_status_6\, \emFile_1:SPI0:BSPIM:rx_status_5\, \emFile_1:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\emFile_1:Net_3\);
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\emFile_1:SPI0:BSPIM:state_2\, \emFile_1:SPI0:BSPIM:state_1\, \emFile_1:SPI0:BSPIM:state_0\),
		route_si=>\emFile_1:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\emFile_1:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\emFile_1:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\emFile_1:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\emFile_1:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\emFile_1:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\emFile_1:Net_10\,
		fb=>(\emFile_1:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__mosi0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__mosi0_net_0\);
\emFile_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\emFile_1:Net_19\,
		dig_domain_out=>open);
\emFile_1:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>\emFile_1:Net_16\,
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__miso0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__miso0_net_0\);
\emFile_1:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\emFile_1:Net_22\,
		fb=>(\emFile_1:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__sclk0_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__sclk0_net_0\);
\emFile_1:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aca459f7-3562-4df2-9567-4a25c4cf7491/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\emFile_1:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\emFile_1:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\emFile_1:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\emFile_1:tmpINTERRUPT_0__SPI0_CS_net_0\);
\NEOMOTE_1:UART_MOTE:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/b12b385d-9eab-45ad-ad40-c0cf3437ebe3/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\NEOMOTE_1:UART_MOTE:Net_9\,
		dig_domain_out=>open);
\NEOMOTE_1:UART_MOTE:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\NEOMOTE_1:UART_MOTE:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\);
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\,
		f0_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(zero, zero, \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\NEOMOTE_1:UART_MOTE:BUART:sc_out_7\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_6\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_5\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_4\,
			\NEOMOTE_1:UART_MOTE:BUART:sc_out_3\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_2\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_1\, \NEOMOTE_1:UART_MOTE:BUART:sc_out_0\));
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		status=>(zero, zero, zero, \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\,
			\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\, \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\),
		interrupt=>\NEOMOTE_1:UART_MOTE:BUART:tx_interrupt_out\);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		cs_addr=>(\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\),
		route_si=>\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\NEOMOTE_1:UART_MOTE:BUART:hd_shift_out\,
		f0_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\,
		f0_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\,
		f1_bus_stat=>\NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\NEOMOTE_1:UART_MOTE:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		reset=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\,
		load=>\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\, \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\, \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\),
		tc=>\NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\);
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		status=>(zero, \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\,
			\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\, zero, zero),
		interrupt=>\NEOMOTE_1:Net_537\);
\NEOMOTE_1:RX_Pin\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/483c8cff-b35d-4e9b-b782-7d15671bd8fc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>\NEOMOTE_1:Net_212\,
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_Pin_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_Pin_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RX_Pin_net_0\);
\NEOMOTE_1:TX_Pin\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>\NEOMOTE_1:Net_176\,
		fb=>(\NEOMOTE_1:tmpFB_0__TX_Pin_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_Pin_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_Pin_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_Pin_net_0\);
\NEOMOTE_1:isr_RX\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_537\);
\NEOMOTE_1:RX_RTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/f497a9ab-60b4-4f16-b3f4-5d5c511256c1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RX_RTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_RTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_RTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:Net_542\);
\NEOMOTE_1:RX_CTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/aedfa372-ccbb-489a-9d67-d67b95d9adc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__RX_CTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__RX_CTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__RX_CTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__RX_CTS_n_net_0\);
\NEOMOTE_1:TX_RTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/52d1081a-4b5a-4078-8e67-f4f9a3e0209d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TX_RTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_RTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_RTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_RTS_n_net_0\);
\NEOMOTE_1:TX_CTS_n\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/16e1e3e6-3865-4bb9-bb8c-3f92d51bf7af",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TX_CTS_n_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TX_CTS_n_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TX_CTS_n_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TX_CTS_n_net_0\);
\NEOMOTE_1:TimeN\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/0818fd13-68e2-43ac-afc2-87e7ba6f6425",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__TimeN_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__TimeN_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__TimeN_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__TimeN_net_0\);
\NEOMOTE_1:isr_RX_RTSn\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_542\);
\NEOMOTE_1:External_VRef\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__External_VRef_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__External_VRef_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__External_VRef_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__External_VRef_net_0\);
\NEOMOTE_1:I2C_0:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\NEOMOTE_1:I2C_0:Net_697\);
\NEOMOTE_1:I2C_0:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\NEOMOTE_1:I2C_0:bus_clk\,
		scl_in=>\NEOMOTE_1:I2C_0:Net_1109_0\,
		sda_in=>\NEOMOTE_1:I2C_0:Net_1109_1\,
		scl_out=>\NEOMOTE_1:I2C_0:Net_643_0\,
		sda_out=>\NEOMOTE_1:I2C_0:sda_x_wire\,
		interrupt=>\NEOMOTE_1:I2C_0:Net_697\);
\NEOMOTE_1:I2C_0:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/966ec24e-f954-4ab8-95f3-fa8b01a2dc28/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\NEOMOTE_1:I2C_0:bus_clk\,
		dig_domain_out=>open);
\NEOMOTE_1:I2C_0:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\NEOMOTE_1:I2C_0:Net_643_0\,
		oe=>tmpOE__modem_power_pin_net_0,
		y=>\NEOMOTE_1:Net_626\,
		yfb=>\NEOMOTE_1:I2C_0:Net_1109_0\);
\NEOMOTE_1:I2C_0:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\NEOMOTE_1:I2C_0:sda_x_wire\,
		oe=>tmpOE__modem_power_pin_net_0,
		y=>\NEOMOTE_1:Net_625\,
		yfb=>\NEOMOTE_1:I2C_0:Net_1109_1\);
\NEOMOTE_1:I2C_0_SDA\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__I2C_0_SDA_net_0\),
		analog=>(open),
		io=>\NEOMOTE_1:Net_625\,
		siovref=>(\NEOMOTE_1:tmpSIOVREF__I2C_0_SDA_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SDA_net_0\);
\NEOMOTE_1:I2C_0_SCL\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/25518df9-7fe0-4da6-8dbf-d2a9e2ed11c1",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__I2C_0_SCL_net_0\),
		analog=>(open),
		io=>\NEOMOTE_1:Net_626\,
		siovref=>(\NEOMOTE_1:tmpSIOVREF__I2C_0_SCL_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__I2C_0_SCL_net_0\);
\NEOMOTE_1:NEO_RTC_INT1\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/94c29172-218c-472e-b77b-9668892b6f11",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__NEO_RTC_INT1_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__NEO_RTC_INT1_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__NEO_RTC_INT1_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:Net_636\);
\NEOMOTE_1:isr_rtc_int1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\NEOMOTE_1:Net_636\);
\NEOMOTE_1:SD_Card_Power\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d24f5d50-15c3-4c09-999e-aa925d9127a7/37615ece-52ed-4b08-a3cb-e053c56b7928",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(\NEOMOTE_1:tmpFB_0__SD_Card_Power_net_0\),
		analog=>(open),
		io=>(\NEOMOTE_1:tmpIO_0__SD_Card_Power_net_0\),
		siovref=>(\NEOMOTE_1:tmpSIOVREF__SD_Card_Power_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>\NEOMOTE_1:tmpINTERRUPT_0__SD_Card_Power_net_0\);
\uart_solinst:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c9a973d5-2fff-4c3c-b475-8128226385bf/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart_solinst:Net_9\,
		dig_domain_out=>open);
\uart_solinst:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart_solinst:Net_9\,
		enable=>tmpOE__modem_power_pin_net_0,
		clock_out=>\uart_solinst:BUART:clock_op\);
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\uart_solinst:BUART:control_7\, \uart_solinst:BUART:control_6\, \uart_solinst:BUART:control_5\, \uart_solinst:BUART:control_4\,
			\uart_solinst:BUART:control_3\, \uart_solinst:BUART:control_2\, \uart_solinst:BUART:control_1\, \uart_solinst:BUART:control_0\));
\uart_solinst:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(\uart_solinst:BUART:tx_state_1\, \uart_solinst:BUART:tx_state_0\, \uart_solinst:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_solinst:BUART:tx_shift_out\,
		f0_bus_stat=>\uart_solinst:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart_solinst:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart_solinst:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\uart_solinst:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\uart_solinst:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart_solinst:BUART:sc_out_7\, \uart_solinst:BUART:sc_out_6\, \uart_solinst:BUART:sc_out_5\, \uart_solinst:BUART:sc_out_4\,
			\uart_solinst:BUART:sc_out_3\, \uart_solinst:BUART:sc_out_2\, \uart_solinst:BUART:sc_out_1\, \uart_solinst:BUART:sc_out_0\));
\uart_solinst:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart_solinst:BUART:clock_op\,
		status=>(zero, zero, zero, \uart_solinst:BUART:tx_fifo_notfull\,
			\uart_solinst:BUART:tx_status_2\, \uart_solinst:BUART:tx_fifo_empty\, \uart_solinst:BUART:tx_status_0\),
		interrupt=>\uart_solinst:BUART:tx_interrupt_out\);
\uart_solinst:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		cs_addr=>(\uart_solinst:BUART:rx_state_1\, \uart_solinst:BUART:rx_state_0\, \uart_solinst:BUART:rx_bitclk_enable\),
		route_si=>\uart_solinst:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart_solinst:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart_solinst:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart_solinst:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart_solinst:BUART:hd_shift_out\,
		f0_bus_stat=>\uart_solinst:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart_solinst:BUART:rx_fifofull\,
		f1_bus_stat=>\uart_solinst:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart_solinst:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart_solinst:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart_solinst:BUART:clock_op\,
		reset=>\uart_solinst:BUART:reset_reg\,
		load=>\uart_solinst:BUART:rx_counter_load\,
		enable=>tmpOE__modem_power_pin_net_0,
		count=>(\uart_solinst:BUART:rx_count_6\, \uart_solinst:BUART:rx_count_5\, \uart_solinst:BUART:rx_count_4\, \uart_solinst:BUART:rx_count_3\,
			\uart_solinst:BUART:rx_count_2\, \uart_solinst:BUART:rx_count_1\, \uart_solinst:BUART:rx_count_0\),
		tc=>\uart_solinst:BUART:rx_count7_tc\);
\uart_solinst:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\uart_solinst:BUART:clock_op\,
		status=>(\uart_solinst:BUART:rx_status_6\, \uart_solinst:BUART:rx_status_5\, \uart_solinst:BUART:rx_status_4\, \uart_solinst:BUART:rx_status_3\,
			\uart_solinst:BUART:rx_status_2\, zero, \uart_solinst:BUART:rx_status_0\),
		interrupt=>Net_641);
uart_solinst_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aeae92c2-1d1f-4dcf-9b49-3226875773b9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>Net_639,
		analog=>(open),
		io=>(tmpIO_0__uart_solinst_rx_net_0),
		siovref=>(tmpSIOVREF__uart_solinst_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_solinst_rx_net_0);
isr_solinst_byte_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_641);
uart_solinst_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"202ab8a6-7f1a-40d0-a35f-5eae0b156128",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>Net_634,
		fb=>(tmpFB_0__uart_solinst_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__uart_solinst_tx_net_0),
		siovref=>(tmpSIOVREF__uart_solinst_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__uart_solinst_tx_net_0);
solinst_power_pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0900ed7d-7d36-4fe3-958f-a1ea887c835a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__modem_power_pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__solinst_power_pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__solinst_power_pin_net_0),
		siovref=>(tmpSIOVREF__solinst_power_pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__modem_power_pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__modem_power_pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__solinst_power_pin_net_0);
\uart:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:reset_reg\);
\uart:BUART:txn\:cy_dff
	PORT MAP(d=>\uart:BUART:txn\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:txn\);
\uart:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_1\);
\uart:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_0\);
\uart:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_2\);
\uart:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_bitclk_enable_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_bitclk\);
Net_494:cy_dff
	PORT MAP(d=>Net_494D,
		clk=>\uart:BUART:clock_op\,
		q=>Net_494);
\uart:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_ctrl_mark_last\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_ctrl_mark_last\);
\uart:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_mark\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_mark\);
\uart:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_parity_bit\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_parity_bit\);
\uart:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_1\);
\uart:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_0\);
\uart:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_load_fifo\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_load_fifo\);
\uart:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_3\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_3\);
\uart:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_2\);
\uart:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_bitclk_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_bitclk_enable\);
\uart:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_stop1_reg\);
\uart:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>MODIN5_1);
\uart:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>MODIN5_0);
\uart:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_status\);
\uart:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_2\);
\uart:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_stop_bit_error\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_3\);
\uart:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_addr_match_status\);
\uart:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_markspace_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_pre\);
\uart:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_error_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_error_pre\);
\uart:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_break_status\);
\uart:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_address_detected\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_address_detected\);
\uart:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_last\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_last\);
\uart:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_bit\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_bit\);
\timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\timer:TimerUDB:capture_last\);
\timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\timer:TimerUDB:status_tc\,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\timer:TimerUDB:tc_reg_i\);
\timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\timer:TimerUDB:control_7\,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\timer:TimerUDB:hwEnable_reg\);
\timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\timer:TimerUDB:capture_out_reg_i\);
\uart_ultrasonic:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:reset_reg\);
\uart_ultrasonic:BUART:txn\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:txn\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:txn\);
\uart_ultrasonic:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_1\);
\uart_ultrasonic:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_0\);
\uart_ultrasonic:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_state_2\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_state_2\);
\uart_ultrasonic:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_bitclk_enable_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_bitclk\);
Net_623:cy_dff
	PORT MAP(d=>Net_623D,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>Net_623);
\uart_ultrasonic:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_ctrl_mark_last\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_ctrl_mark_last\);
\uart_ultrasonic:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_mark\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_mark\);
\uart_ultrasonic:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:tx_parity_bit\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:tx_parity_bit\);
\uart_ultrasonic:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_1\);
\uart_ultrasonic:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_0\);
\uart_ultrasonic:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_load_fifo\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_load_fifo\);
\uart_ultrasonic:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_3\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_3\);
\uart_ultrasonic:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_2\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_2\);
\uart_ultrasonic:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_bitclk_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_bitclk_enable\);
\uart_ultrasonic:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_state_stop1_reg\);
\uart_ultrasonic:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_1\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>MODIN9_1);
\uart_ultrasonic:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:pollcount_0\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>MODIN9_0);
\uart_ultrasonic:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_status\);
\uart_ultrasonic:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_2\);
\uart_ultrasonic:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_stop_bit_error\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_status_3\);
\uart_ultrasonic:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_addr_match_status\);
\uart_ultrasonic:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_markspace_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_markspace_pre\);
\uart_ultrasonic:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_error_pre\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_error_pre\);
\uart_ultrasonic:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_break_status\);
\uart_ultrasonic:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_address_detected\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_address_detected\);
\uart_ultrasonic:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_last\\D\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_last\);
\uart_ultrasonic:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_ultrasonic:BUART:rx_parity_bit\,
		clk=>\uart_ultrasonic:BUART:clock_op\,
		q=>\uart_ultrasonic:BUART:rx_parity_bit\);
\emFile_1:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:so_send_reg\);
\emFile_1:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_2\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_2\);
\emFile_1:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_1\);
\emFile_1:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:state_0\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:state_0\);
\emFile_1:Net_1\:cy_dff
	PORT MAP(d=>\emFile_1:Net_1\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_1\);
\emFile_1:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_hs_reg\);
\emFile_1:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\);
\emFile_1:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_reg\);
\emFile_1:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_cond\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:load_cond\);
\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:load_rx_data\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:dpcounter_one_reg\);
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:mosi_from_dp\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);
\emFile_1:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:ld_ident\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:ld_ident\);
\emFile_1:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\emFile_1:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:SPI0:BSPIM:cnt_enable\);
\emFile_1:Net_22\:cy_dff
	PORT MAP(d=>\emFile_1:Net_22\\D\,
		clk=>\emFile_1:SPI0:BSPIM:clk_fin\,
		q=>\emFile_1:Net_22\);
\NEOMOTE_1:UART_MOTE:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:reset_reg\);
\NEOMOTE_1:UART_MOTE:BUART:txn\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:txn\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:txn\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\);
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\);
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\);
\NEOMOTE_1:Net_533\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:Net_533\);
\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\);
\NEOMOTE_1:UART_MOTE:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_mark\);
\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\);
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\);
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\);
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\);
\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>MODIN1_1);
\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>MODIN1_0);
\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\);
\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\);
\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\);
\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\);
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\);
\NEOMOTE_1:UART_MOTE:BUART:rx_last\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_last\);
\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\,
		clk=>\NEOMOTE_1:UART_MOTE:BUART:clock_op\,
		q=>\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\);
\uart_solinst:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:reset_reg\);
\uart_solinst:BUART:txn\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:txn\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:txn\);
\uart_solinst:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_1\);
\uart_solinst:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_0\);
\uart_solinst:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_state_2\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_state_2\);
\uart_solinst:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_bitclk_enable_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_bitclk\);
Net_636:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>Net_636);
\uart_solinst:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_ctrl_mark_last\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_ctrl_mark_last\);
\uart_solinst:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_mark\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_mark\);
\uart_solinst:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:tx_parity_bit\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:tx_parity_bit\);
\uart_solinst:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_1\);
\uart_solinst:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_0\);
\uart_solinst:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_load_fifo\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_load_fifo\);
\uart_solinst:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_3\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_3\);
\uart_solinst:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_2\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_2\);
\uart_solinst:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_bitclk_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_bitclk_enable\);
\uart_solinst:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_state_stop1_reg\);
\uart_solinst:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:pollcount_1\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:pollcount_1\);
\uart_solinst:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:pollcount_0\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:pollcount_0\);
\uart_solinst:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_markspace_status\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_markspace_status\);
\uart_solinst:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_status_2\);
\uart_solinst:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_stop_bit_error\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_status_3\);
\uart_solinst:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_addr_match_status\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_addr_match_status\);
\uart_solinst:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_markspace_pre\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_markspace_pre\);
\uart_solinst:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_parity_error_pre\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_parity_error_pre\);
\uart_solinst:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_break_status\);
\uart_solinst:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_address_detected\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_address_detected\);
\uart_solinst:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_last\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_last\);
\uart_solinst:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart_solinst:BUART:rx_parity_bit\\D\,
		clk=>\uart_solinst:BUART:clock_op\,
		q=>\uart_solinst:BUART:rx_parity_bit\);

END R_T_L;
