
*** Running vivado
    with args -log register_file.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_file.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source register_file.tcl -notrace
Command: synth_design -top register_file -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 718.418 ; gain = 177.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:35]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'generic_decoder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_decoder.vhd:19' bound to instance 'decode' of component 'generic_decoder' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:83]
INFO: [Synth 8-638] synthesizing module 'generic_decoder' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_decoder.vhd:29]
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_decoder' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_decoder.vhd:29]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-638] synthesizing module 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'two_and' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:26]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:92]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
INFO: [Synth 8-638] synthesizing module 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:30]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_module' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:30]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:101]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'generic_mux' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_mux.vhd:21' bound to instance 'mux1' of component 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:112]
INFO: [Synth 8-638] synthesizing module 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_mux.vhd:32]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_mux' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_mux.vhd:32]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'generic_mux' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/generic_mux.vhd:21' bound to instance 'mux2' of component 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'register_file' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sources_1/new/register_file.vhd:35]
WARNING: [Synth 8-3331] design generic_decoder has unconnected port we
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.762 ; gain = 241.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 782.762 ; gain = 241.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 782.762 ; gain = 241.578
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/constrs_1/new/register_file.xdc]
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/constrs_1/new/register_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/constrs_1/new/register_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/register_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/register_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 883.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generic_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module register_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 883.312 ; gain = 342.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 886.070 ; gain = 344.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT4  |     8|
|3     |LUT6  |    32|
|4     |MUXF7 |    16|
|5     |FDRE  |    64|
|6     |IBUF  |    19|
|7     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |   156|
|2     |  \module_gen[0].module  |register_module   |     9|
|3     |  \module_gen[1].module  |register_module_0 |     9|
|4     |  \module_gen[2].module  |register_module_1 |     9|
|5     |  \module_gen[3].module  |register_module_2 |    41|
|6     |  \module_gen[4].module  |register_module_3 |     9|
|7     |  \module_gen[5].module  |register_module_4 |     9|
|8     |  \module_gen[6].module  |register_module_5 |     9|
|9     |  \module_gen[7].module  |register_module_6 |    25|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 901.871 ; gain = 360.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 901.871 ; gain = 260.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 901.871 ; gain = 360.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 919.211 ; gain = 618.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.runs/synth_1/register_file.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file register_file_utilization_synth.rpt -pb register_file_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 10:44:12 2020...
