
// The configuration values MB0CR_VALUE for Flash and MB2CR_VALUE for RAM can be calculated from:
// Flash / RAM speed (displayed by openrabbit when using --verbose)
// ÂµC Specification (see section on AC timing specification or memory access times in the respective Rabbit user manual)

#if defined(RCM2020) // RCM2020: 18.4 MHz
#define SERIAL_DIVIDER_38400 15
#define CLOCK_DOUBLER 0x07
#define MB0CR_VALUE 0xc8 // Flash - 0 wait states with write-protection
#define MB2CR_VALUE 0xc5 // RAM - 0 wait states

#elif defined(RCM2200) // RCM2200: 22.1 MHz
#define SERIAL_DIVIDER_38400 18
#define CLOCK_DOUBLER 0x07 // clock doubler for 11.0592 MHz base
#define MB0CR_VALUE 0xc8 // Flash - 0 wait states with write-protection
#define MB2CR_VALUE 0xc5 // RAM - 0 wait states

#elif defined(RCM3209)
#define SERIAL_DIVIDER_38400 36
#define CLOCK_DOUBLER 0x03
#define MB0CR_VALUE 0x88 // What Dynamic C 9 uses for RCM3209 Flash - 1 wait state (but with write-protection added)

#elif defined(RCM3319) // RCM3319: 44.2 MHz
#define SERIAL_DIVIDER_38400 36
#define CLOCK_DOUBLER 0x07 // clock doubler for 11.0592 MHz base
#define MB0CR_VALUE 0x88 // Flash - 1 wait state (for 45 ns Flash @ 44.2 MHz) with write-protection
#define MB2CR_VALUE 0x85 // RAM - 1 wait states (for 55 ns RAM @ 44.2 MHz)

#elif defined(RCM3750) // RCM3750: 22.1 MHz
#define SERIAL_DIVIDER_38400 18
#define CLOCK_DOUBLER 0x07 // clock doubler for 11.0592 MHz base
#define MB0CR_VALUE 0xc8 // Flash - 0 wait states with write-protection
#define MB2CR_VALUE 0xc5 // RAM - 0 wait states

#elif defined(RCM4110)
#define SERIAL_DIVIDER_38400 24
#define CLOCK_DOUBLER 0x00 // crystal runs at full target speed, no clock doubler needed
#define MB0CR_VALUE 0xc8 // Flash 0 wait states with write-protection (guess, as the values in the id block don't make sense)
#define MB2CR_VALUE 0xc5 // RAM - 0 wait states (guess, as the values in the id block don't make sense)

#endif

_Static_assert((MB0CR_VALUE & 0x07) == 0x00, "Lower bits of Flash Memory Bank Control Register should be compatible with reset value");
_Static_assert((MB2CR_VALUE & 0x0f) == 0x05, "Lower bits of RAM Memory Bank control Register should be the same as in crt0");

