\doxysection{USART1 Clock Source}
\label{group___r_c_c_ex___u_s_a_r_t1___clock___source}\index{USART1 Clock Source@{USART1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}} 
\index{USART1 Clock Source@{USART1 Clock Source}!RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}}
\index{RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}!USART1 Clock Source@{USART1 Clock Source}}
\doxysubsubsection{RCC\_USART1CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}



Definition at line \textbf{ 239} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}} 
\index{USART1 Clock Source@{USART1 Clock Source}!RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}}
\index{RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}!USART1 Clock Source@{USART1 Clock Source}}
\doxysubsubsection{RCC\_USART1CLKSOURCE\_LSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1})}



Definition at line \textbf{ 240} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0b28509687786167271f0eb84b80b124}} 
\index{USART1 Clock Source@{USART1 Clock Source}!RCC\_USART1CLKSOURCE\_PCLK2@{RCC\_USART1CLKSOURCE\_PCLK2}}
\index{RCC\_USART1CLKSOURCE\_PCLK2@{RCC\_USART1CLKSOURCE\_PCLK2}!USART1 Clock Source@{USART1 Clock Source}}
\doxysubsubsection{RCC\_USART1CLKSOURCE\_PCLK2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2~0x00000000U}



Definition at line \textbf{ 237} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}} 
\index{USART1 Clock Source@{USART1 Clock Source}!RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}}
\index{RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}!USART1 Clock Source@{USART1 Clock Source}}
\doxysubsubsection{RCC\_USART1CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}



Definition at line \textbf{ 238} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

