
6_Axis_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c918  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006bc  0800caa8  0800caa8  0001caa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d164  0800d164  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d164  0800d164  0001d164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d16c  0800d16c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d16c  0800d16c  0001d16c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d170  0800d170  0001d170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800d174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          00004d70  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004ddc  20004ddc  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020e13  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000046e6  00000000  00000000  00040ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b70  00000000  00000000  000455d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001558  00000000  00000000  00047148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024b4d  00000000  00000000  000486a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ffb9  00000000  00000000  0006d1ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd040  00000000  00000000  0008d1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007c80  00000000  00000000  0016a1e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  00171e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ca90 	.word	0x0800ca90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800ca90 	.word	0x0800ca90

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d013      	beq.n	80005cc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005ac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d00b      	beq.n	80005cc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005b4:	e000      	b.n	80005b8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005b6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0f9      	beq.n	80005b6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005c2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	b2d2      	uxtb	r2, r2
 80005ca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005cc:	687b      	ldr	r3, [r7, #4]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <_write>:
 *      Author: KkangJun
 */

#include "at24cxx.h"

int _write(int file, char *p, int len) {
 80005da:	b580      	push	{r7, lr}
 80005dc:	b086      	sub	sp, #24
 80005de:	af00      	add	r7, sp, #0
 80005e0:	60f8      	str	r0, [r7, #12]
 80005e2:	60b9      	str	r1, [r7, #8]
 80005e4:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 80005e6:	2300      	movs	r3, #0
 80005e8:	617b      	str	r3, [r7, #20]
 80005ea:	e009      	b.n	8000600 <_write+0x26>
		ITM_SendChar((*p++));
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	1c5a      	adds	r2, r3, #1
 80005f0:	60ba      	str	r2, [r7, #8]
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff ffc9 	bl	800058c <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	3301      	adds	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	697a      	ldr	r2, [r7, #20]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	429a      	cmp	r2, r3
 8000606:	dbf1      	blt.n	80005ec <_write+0x12>
	}
	return len;
 8000608:	687b      	ldr	r3, [r7, #4]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3718      	adds	r7, #24
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <AT24Write>:

void AT24Write(uint8_t mem_addr, uint8_t *pData, uint8_t size) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b088      	sub	sp, #32
 8000618:	af04      	add	r7, sp, #16
 800061a:	4603      	mov	r3, r0
 800061c:	6039      	str	r1, [r7, #0]
 800061e:	71fb      	strb	r3, [r7, #7]
 8000620:	4613      	mov	r3, r2
 8000622:	71bb      	strb	r3, [r7, #6]
	while(HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000624:	bf00      	nop
 8000626:	4811      	ldr	r0, [pc, #68]	; (800066c <AT24Write+0x58>)
 8000628:	f003 fd25 	bl	8004076 <HAL_I2C_GetState>
 800062c:	4603      	mov	r3, r0
 800062e:	2b20      	cmp	r3, #32
 8000630:	d1f9      	bne.n	8000626 <AT24Write+0x12>

	uint8_t error;
	error = HAL_I2C_Mem_Write(&hi2c1, AT24CXX_ADDR, mem_addr,
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	b29a      	uxth	r2, r3
 8000636:	79bb      	ldrb	r3, [r7, #6]
 8000638:	b29b      	uxth	r3, r3
 800063a:	210a      	movs	r1, #10
 800063c:	9102      	str	r1, [sp, #8]
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	2301      	movs	r3, #1
 8000646:	21a0      	movs	r1, #160	; 0xa0
 8000648:	4808      	ldr	r0, [pc, #32]	; (800066c <AT24Write+0x58>)
 800064a:	f002 ff85 	bl	8003558 <HAL_I2C_Mem_Write>
 800064e:	4603      	mov	r3, r0
 8000650:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT, pData, size, 10);

	printf("write: 0x%x\r\n", error);
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	4619      	mov	r1, r3
 8000656:	4806      	ldr	r0, [pc, #24]	; (8000670 <AT24Write+0x5c>)
 8000658:	f00b fae6 	bl	800bc28 <iprintf>
	osDelay(10);
 800065c:	200a      	movs	r0, #10
 800065e:	f007 fbc1 	bl	8007de4 <osDelay>
}
 8000662:	bf00      	nop
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	200000b0 	.word	0x200000b0
 8000670:	0800caa8 	.word	0x0800caa8

08000674 <AT24Read>:

void AT24Read(uint8_t mem_addr, uint8_t *pData, uint8_t size) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af04      	add	r7, sp, #16
 800067a:	4603      	mov	r3, r0
 800067c:	6039      	str	r1, [r7, #0]
 800067e:	71fb      	strb	r3, [r7, #7]
 8000680:	4613      	mov	r3, r2
 8000682:	71bb      	strb	r3, [r7, #6]
	uint8_t error;
	while(HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000684:	bf00      	nop
 8000686:	4811      	ldr	r0, [pc, #68]	; (80006cc <AT24Read+0x58>)
 8000688:	f003 fcf5 	bl	8004076 <HAL_I2C_GetState>
 800068c:	4603      	mov	r3, r0
 800068e:	2b20      	cmp	r3, #32
 8000690:	d1f9      	bne.n	8000686 <AT24Read+0x12>

	error = HAL_I2C_Mem_Read(&hi2c1, AT24CXX_ADDR, mem_addr,
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	b29a      	uxth	r2, r3
 8000696:	79bb      	ldrb	r3, [r7, #6]
 8000698:	b29b      	uxth	r3, r3
 800069a:	210a      	movs	r1, #10
 800069c:	9102      	str	r1, [sp, #8]
 800069e:	9301      	str	r3, [sp, #4]
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	2301      	movs	r3, #1
 80006a6:	21a0      	movs	r1, #160	; 0xa0
 80006a8:	4808      	ldr	r0, [pc, #32]	; (80006cc <AT24Read+0x58>)
 80006aa:	f003 f84f 	bl	800374c <HAL_I2C_Mem_Read>
 80006ae:	4603      	mov	r3, r0
 80006b0:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT, pData, size, 10);

	printf("read: 0x%x\r\n", error);
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4806      	ldr	r0, [pc, #24]	; (80006d0 <AT24Read+0x5c>)
 80006b8:	f00b fab6 	bl	800bc28 <iprintf>
	osDelay(10);
 80006bc:	200a      	movs	r0, #10
 80006be:	f007 fb91 	bl	8007de4 <osDelay>
}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200000b0 	.word	0x200000b0
 80006d0:	0800cab8 	.word	0x0800cab8

080006d4 <DF2301QGetCMDID>:
 *      Author: KkangJun
 */

#include "df2301q.h"

void DF2301QGetCMDID() {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af02      	add	r7, sp, #8
	if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY) {
 80006da:	4809      	ldr	r0, [pc, #36]	; (8000700 <DF2301QGetCMDID+0x2c>)
 80006dc:	f003 fccb 	bl	8004076 <HAL_I2C_GetState>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b20      	cmp	r3, #32
 80006e4:	d109      	bne.n	80006fa <DF2301QGetCMDID+0x26>
		HAL_I2C_Mem_Read_IT(&hi2c1, DF2301Q_I2C_ADDR, 0x02,
 80006e6:	2301      	movs	r3, #1
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <DF2301QGetCMDID+0x30>)
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2301      	movs	r3, #1
 80006f0:	2202      	movs	r2, #2
 80006f2:	21c8      	movs	r1, #200	; 0xc8
 80006f4:	4802      	ldr	r0, [pc, #8]	; (8000700 <DF2301QGetCMDID+0x2c>)
 80006f6:	f003 fa4f 	bl	8003b98 <HAL_I2C_Mem_Read_IT>
				I2C_MEMADD_SIZE_8BIT, &i2c1_rx, 1);
	}
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000b0 	.word	0x200000b0
 8000704:	200001c9 	.word	0x200001c9

08000708 <DF2301QSetMuteMode>:
	HAL_I2C_Mem_Write(&hi2c1, DF2301Q_I2C_ADDR, 0x05, I2C_MEMADD_SIZE_8BIT,
			&data, 1, 10);
	osDelay(2);
}

void DF2301QSetMuteMode(uint8_t mode) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af04      	add	r7, sp, #16
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
	/* Mute ON: mode = 1, Mute OFF: mode 0*/
	if (mode != 0) {
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <DF2301QSetMuteMode+0x14>
		mode = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t data = mode;
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DF2301Q_I2C_ADDR, 0x04, I2C_MEMADD_SIZE_8BIT,
 8000720:	230a      	movs	r3, #10
 8000722:	9302      	str	r3, [sp, #8]
 8000724:	2301      	movs	r3, #1
 8000726:	9301      	str	r3, [sp, #4]
 8000728:	f107 030f 	add.w	r3, r7, #15
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	2301      	movs	r3, #1
 8000730:	2204      	movs	r2, #4
 8000732:	21c8      	movs	r1, #200	; 0xc8
 8000734:	4804      	ldr	r0, [pc, #16]	; (8000748 <DF2301QSetMuteMode+0x40>)
 8000736:	f002 ff0f 	bl	8003558 <HAL_I2C_Mem_Write>
			&data, 1, 10);
	osDelay(2);
 800073a:	2002      	movs	r0, #2
 800073c:	f007 fb52 	bl	8007de4 <osDelay>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	200000b0 	.word	0x200000b0

0800074c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000750:	f001 feca 	bl	80024e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000754:	f000 f8e0 	bl	8000918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000758:	f000 fa00 	bl	8000b5c <MX_GPIO_Init>
  MX_CAN2_Init();
 800075c:	f000 f946 	bl	80009ec <MX_CAN2_Init>
  MX_USART2_UART_Init();
 8000760:	f000 f9a8 	bl	8000ab4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000764:	f000 f978 	bl	8000a58 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000768:	f000 f9ce 	bl	8000b08 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	// Boot delay
	HAL_Delay(2000);
 800076c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000770:	f001 fefc 	bl	800256c <HAL_Delay>

	HAL_UART_Receive_IT(&huart2, &uart2_rx, 1);
 8000774:	2201      	movs	r2, #1
 8000776:	4942      	ldr	r1, [pc, #264]	; (8000880 <main+0x134>)
 8000778:	4842      	ldr	r0, [pc, #264]	; (8000884 <main+0x138>)
 800077a:	f006 fa7b 	bl	8006c74 <HAL_UART_Receive_IT>
	InitCANFilter();
 800077e:	f001 f9c9 	bl	8001b14 <InitCANFilter>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000782:	f007 fa53 	bl	8007c2c <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of bSem_BLE */
  bSem_BLEHandle = osSemaphoreNew(1, 1, &bSem_BLE_attributes);
 8000786:	4a40      	ldr	r2, [pc, #256]	; (8000888 <main+0x13c>)
 8000788:	2101      	movs	r1, #1
 800078a:	2001      	movs	r0, #1
 800078c:	f007 fc1b 	bl	8007fc6 <osSemaphoreNew>
 8000790:	4603      	mov	r3, r0
 8000792:	4a3e      	ldr	r2, [pc, #248]	; (800088c <main+0x140>)
 8000794:	6013      	str	r3, [r2, #0]

  /* creation of bSem_Voice */
  bSem_VoiceHandle = osSemaphoreNew(1, 1, &bSem_Voice_attributes);
 8000796:	4a3e      	ldr	r2, [pc, #248]	; (8000890 <main+0x144>)
 8000798:	2101      	movs	r1, #1
 800079a:	2001      	movs	r0, #1
 800079c:	f007 fc13 	bl	8007fc6 <osSemaphoreNew>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4a3c      	ldr	r2, [pc, #240]	; (8000894 <main+0x148>)
 80007a4:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ble_IT */
  ble_ITHandle = osMessageQueueNew (5, sizeof(bleData), &ble_IT_attributes);
 80007a6:	4a3c      	ldr	r2, [pc, #240]	; (8000898 <main+0x14c>)
 80007a8:	211d      	movs	r1, #29
 80007aa:	2005      	movs	r0, #5
 80007ac:	f007 fd2a 	bl	8008204 <osMessageQueueNew>
 80007b0:	4603      	mov	r3, r0
 80007b2:	4a3a      	ldr	r2, [pc, #232]	; (800089c <main+0x150>)
 80007b4:	6013      	str	r3, [r2, #0]

  /* creation of voice_IT */
  voice_ITHandle = osMessageQueueNew (5, sizeof(uint8_t), &voice_IT_attributes);
 80007b6:	4a3a      	ldr	r2, [pc, #232]	; (80008a0 <main+0x154>)
 80007b8:	2101      	movs	r1, #1
 80007ba:	2005      	movs	r0, #5
 80007bc:	f007 fd22 	bl	8008204 <osMessageQueueNew>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4a38      	ldr	r2, [pc, #224]	; (80008a4 <main+0x158>)
 80007c4:	6013      	str	r3, [r2, #0]

  /* creation of pos_data */
  pos_dataHandle = osMessageQueueNew (5, sizeof(posData), &pos_data_attributes);
 80007c6:	4a38      	ldr	r2, [pc, #224]	; (80008a8 <main+0x15c>)
 80007c8:	211c      	movs	r1, #28
 80007ca:	2005      	movs	r0, #5
 80007cc:	f007 fd1a 	bl	8008204 <osMessageQueueNew>
 80007d0:	4603      	mov	r3, r0
 80007d2:	4a36      	ldr	r2, [pc, #216]	; (80008ac <main+0x160>)
 80007d4:	6013      	str	r3, [r2, #0]

  /* creation of voice_data */
  voice_dataHandle = osMessageQueueNew (5, sizeof(uint8_t), &voice_data_attributes);
 80007d6:	4a36      	ldr	r2, [pc, #216]	; (80008b0 <main+0x164>)
 80007d8:	2101      	movs	r1, #1
 80007da:	2005      	movs	r0, #5
 80007dc:	f007 fd12 	bl	8008204 <osMessageQueueNew>
 80007e0:	4603      	mov	r3, r0
 80007e2:	4a34      	ldr	r2, [pc, #208]	; (80008b4 <main+0x168>)
 80007e4:	6013      	str	r3, [r2, #0]

  /* creation of pos_single */
  pos_singleHandle = osMessageQueueNew (5, sizeof(posSingleData), &pos_single_attributes);
 80007e6:	4a34      	ldr	r2, [pc, #208]	; (80008b8 <main+0x16c>)
 80007e8:	2104      	movs	r1, #4
 80007ea:	2005      	movs	r0, #5
 80007ec:	f007 fd0a 	bl	8008204 <osMessageQueueNew>
 80007f0:	4603      	mov	r3, r0
 80007f2:	4a32      	ldr	r2, [pc, #200]	; (80008bc <main+0x170>)
 80007f4:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007f6:	4a32      	ldr	r2, [pc, #200]	; (80008c0 <main+0x174>)
 80007f8:	2100      	movs	r1, #0
 80007fa:	4832      	ldr	r0, [pc, #200]	; (80008c4 <main+0x178>)
 80007fc:	f007 fa60 	bl	8007cc0 <osThreadNew>
 8000800:	4603      	mov	r3, r0
 8000802:	4a31      	ldr	r2, [pc, #196]	; (80008c8 <main+0x17c>)
 8000804:	6013      	str	r3, [r2, #0]

  /* creation of Task_VIT */
  Task_VITHandle = osThreadNew(VoiceInterrupt, NULL, &Task_VIT_attributes);
 8000806:	4a31      	ldr	r2, [pc, #196]	; (80008cc <main+0x180>)
 8000808:	2100      	movs	r1, #0
 800080a:	4831      	ldr	r0, [pc, #196]	; (80008d0 <main+0x184>)
 800080c:	f007 fa58 	bl	8007cc0 <osThreadNew>
 8000810:	4603      	mov	r3, r0
 8000812:	4a30      	ldr	r2, [pc, #192]	; (80008d4 <main+0x188>)
 8000814:	6013      	str	r3, [r2, #0]

  /* creation of Task_Motor */
  Task_MotorHandle = osThreadNew(Motor, NULL, &Task_Motor_attributes);
 8000816:	4a30      	ldr	r2, [pc, #192]	; (80008d8 <main+0x18c>)
 8000818:	2100      	movs	r1, #0
 800081a:	4830      	ldr	r0, [pc, #192]	; (80008dc <main+0x190>)
 800081c:	f007 fa50 	bl	8007cc0 <osThreadNew>
 8000820:	4603      	mov	r3, r0
 8000822:	4a2f      	ldr	r2, [pc, #188]	; (80008e0 <main+0x194>)
 8000824:	6013      	str	r3, [r2, #0]

  /* creation of Task_Data */
  Task_DataHandle = osThreadNew(DataParse, NULL, &Task_Data_attributes);
 8000826:	4a2f      	ldr	r2, [pc, #188]	; (80008e4 <main+0x198>)
 8000828:	2100      	movs	r1, #0
 800082a:	482f      	ldr	r0, [pc, #188]	; (80008e8 <main+0x19c>)
 800082c:	f007 fa48 	bl	8007cc0 <osThreadNew>
 8000830:	4603      	mov	r3, r0
 8000832:	4a2e      	ldr	r2, [pc, #184]	; (80008ec <main+0x1a0>)
 8000834:	6013      	str	r3, [r2, #0]

  /* creation of Task_GetCMD */
  Task_GetCMDHandle = osThreadNew(GetVoiceCmd, NULL, &Task_GetCMD_attributes);
 8000836:	4a2e      	ldr	r2, [pc, #184]	; (80008f0 <main+0x1a4>)
 8000838:	2100      	movs	r1, #0
 800083a:	482e      	ldr	r0, [pc, #184]	; (80008f4 <main+0x1a8>)
 800083c:	f007 fa40 	bl	8007cc0 <osThreadNew>
 8000840:	4603      	mov	r3, r0
 8000842:	4a2d      	ldr	r2, [pc, #180]	; (80008f8 <main+0x1ac>)
 8000844:	6013      	str	r3, [r2, #0]

  /* creation of Task_BLE */
  Task_BLEHandle = osThreadNew(BLEInterrupt, NULL, &Task_BLE_attributes);
 8000846:	4a2d      	ldr	r2, [pc, #180]	; (80008fc <main+0x1b0>)
 8000848:	2100      	movs	r1, #0
 800084a:	482d      	ldr	r0, [pc, #180]	; (8000900 <main+0x1b4>)
 800084c:	f007 fa38 	bl	8007cc0 <osThreadNew>
 8000850:	4603      	mov	r3, r0
 8000852:	4a2c      	ldr	r2, [pc, #176]	; (8000904 <main+0x1b8>)
 8000854:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of cmdFlag */
  cmdFlagHandle = osEventFlagsNew(&cmdFlag_attributes);
 8000856:	482c      	ldr	r0, [pc, #176]	; (8000908 <main+0x1bc>)
 8000858:	f007 fadf 	bl	8007e1a <osEventFlagsNew>
 800085c:	4603      	mov	r3, r0
 800085e:	4a2b      	ldr	r2, [pc, #172]	; (800090c <main+0x1c0>)
 8000860:	6013      	str	r3, [r2, #0]

  /* creation of i2cFlag */
  i2cFlagHandle = osEventFlagsNew(&i2cFlag_attributes);
 8000862:	482b      	ldr	r0, [pc, #172]	; (8000910 <main+0x1c4>)
 8000864:	f007 fad9 	bl	8007e1a <osEventFlagsNew>
 8000868:	4603      	mov	r3, r0
 800086a:	4a2a      	ldr	r2, [pc, #168]	; (8000914 <main+0x1c8>)
 800086c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	osEventFlagsSet(cmdFlagHandle, ROBOT_INIT_FLAG);
 800086e:	4b27      	ldr	r3, [pc, #156]	; (800090c <main+0x1c0>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2101      	movs	r1, #1
 8000874:	4618      	mov	r0, r3
 8000876:	f007 fb0f 	bl	8007e98 <osEventFlagsSet>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800087a:	f007 f9fb 	bl	8007c74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800087e:	e7fe      	b.n	800087e <main+0x132>
 8000880:	200001c8 	.word	0x200001c8
 8000884:	20000104 	.word	0x20000104
 8000888:	0800cfd8 	.word	0x0800cfd8
 800088c:	200001b8 	.word	0x200001b8
 8000890:	0800cfe8 	.word	0x0800cfe8
 8000894:	200001bc 	.word	0x200001bc
 8000898:	0800cf60 	.word	0x0800cf60
 800089c:	200001a4 	.word	0x200001a4
 80008a0:	0800cf78 	.word	0x0800cf78
 80008a4:	200001a8 	.word	0x200001a8
 80008a8:	0800cf90 	.word	0x0800cf90
 80008ac:	200001ac 	.word	0x200001ac
 80008b0:	0800cfa8 	.word	0x0800cfa8
 80008b4:	200001b0 	.word	0x200001b0
 80008b8:	0800cfc0 	.word	0x0800cfc0
 80008bc:	200001b4 	.word	0x200001b4
 80008c0:	0800ce88 	.word	0x0800ce88
 80008c4:	08000f35 	.word	0x08000f35
 80008c8:	2000018c 	.word	0x2000018c
 80008cc:	0800ceac 	.word	0x0800ceac
 80008d0:	08000f45 	.word	0x08000f45
 80008d4:	20000190 	.word	0x20000190
 80008d8:	0800ced0 	.word	0x0800ced0
 80008dc:	08000fb5 	.word	0x08000fb5
 80008e0:	20000194 	.word	0x20000194
 80008e4:	0800cef4 	.word	0x0800cef4
 80008e8:	080013f5 	.word	0x080013f5
 80008ec:	20000198 	.word	0x20000198
 80008f0:	0800cf18 	.word	0x0800cf18
 80008f4:	0800183d 	.word	0x0800183d
 80008f8:	2000019c 	.word	0x2000019c
 80008fc:	0800cf3c 	.word	0x0800cf3c
 8000900:	08001851 	.word	0x08001851
 8000904:	200001a0 	.word	0x200001a0
 8000908:	0800cff8 	.word	0x0800cff8
 800090c:	200001c0 	.word	0x200001c0
 8000910:	0800d008 	.word	0x0800d008
 8000914:	200001c4 	.word	0x200001c4

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	; 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0320 	add.w	r3, r7, #32
 8000922:	2230      	movs	r2, #48	; 0x30
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f00b fac4 	bl	800beb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800093c:	2300      	movs	r3, #0
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	4b28      	ldr	r3, [pc, #160]	; (80009e4 <SystemClock_Config+0xcc>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000944:	4a27      	ldr	r2, [pc, #156]	; (80009e4 <SystemClock_Config+0xcc>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	; 0x40
 800094c:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <SystemClock_Config+0xcc>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000958:	2300      	movs	r3, #0
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <SystemClock_Config+0xd0>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a21      	ldr	r2, [pc, #132]	; (80009e8 <SystemClock_Config+0xd0>)
 8000962:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000966:	6013      	str	r3, [r2, #0]
 8000968:	4b1f      	ldr	r3, [pc, #124]	; (80009e8 <SystemClock_Config+0xd0>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000974:	2301      	movs	r3, #1
 8000976:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000978:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097e:	2302      	movs	r3, #2
 8000980:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000982:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000986:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000988:	2304      	movs	r3, #4
 800098a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800098c:	23a8      	movs	r3, #168	; 0xa8
 800098e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000990:	2302      	movs	r3, #2
 8000992:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000994:	2304      	movs	r3, #4
 8000996:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000998:	f107 0320 	add.w	r3, r7, #32
 800099c:	4618      	mov	r0, r3
 800099e:	f005 f8bd 	bl	8005b1c <HAL_RCC_OscConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009a8:	f001 f8ae 	bl	8001b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ac:	230f      	movs	r3, #15
 80009ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b0:	2302      	movs	r3, #2
 80009b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	2105      	movs	r1, #5
 80009ca:	4618      	mov	r0, r3
 80009cc:	f005 fb1e 	bl	800600c <HAL_RCC_ClockConfig>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009d6:	f001 f897 	bl	8001b08 <Error_Handler>
  }
}
 80009da:	bf00      	nop
 80009dc:	3750      	adds	r7, #80	; 0x50
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40007000 	.word	0x40007000

080009ec <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80009f0:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_CAN2_Init+0x64>)
 80009f2:	4a18      	ldr	r2, [pc, #96]	; (8000a54 <MX_CAN2_Init+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 80009f6:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <MX_CAN2_Init+0x64>)
 80009f8:	2202      	movs	r2, #2
 80009fa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80009fc:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_CAN2_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a02:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000a08:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a0a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a0e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a12:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000a16:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000a30:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000a3c:	4804      	ldr	r0, [pc, #16]	; (8000a50 <MX_CAN2_Init+0x64>)
 8000a3e:	f001 fdb9 	bl	80025b4 <HAL_CAN_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000a48:	f001 f85e 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000088 	.word	0x20000088
 8000a54:	40006800 	.word	0x40006800

08000a58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a5c:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a5e:	4a13      	ldr	r2, [pc, #76]	; (8000aac <MX_I2C1_Init+0x54>)
 8000a60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a62:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a64:	4a12      	ldr	r2, [pc, #72]	; (8000ab0 <MX_I2C1_Init+0x58>)
 8000a66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a68:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a7a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a82:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a8e:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a94:	4804      	ldr	r0, [pc, #16]	; (8000aa8 <MX_I2C1_Init+0x50>)
 8000a96:	f002 fc1b 	bl	80032d0 <HAL_I2C_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000aa0:	f001 f832 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	200000b0 	.word	0x200000b0
 8000aac:	40005400 	.word	0x40005400
 8000ab0:	000186a0 	.word	0x000186a0

08000ab4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ab8:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000aba:	4a12      	ldr	r2, [pc, #72]	; (8000b04 <MX_USART2_UART_Init+0x50>)
 8000abc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000abe:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ac0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ac4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ada:	220c      	movs	r2, #12
 8000adc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ade:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_USART2_UART_Init+0x4c>)
 8000aec:	f005 ff8e 	bl	8006a0c <HAL_UART_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000af6:	f001 f807 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000104 	.word	0x20000104
 8000b04:	40004400 	.word	0x40004400

08000b08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b0e:	4a12      	ldr	r2, [pc, #72]	; (8000b58 <MX_USART3_UART_Init+0x50>)
 8000b10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b26:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b32:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8000b3e:	4805      	ldr	r0, [pc, #20]	; (8000b54 <MX_USART3_UART_Init+0x4c>)
 8000b40:	f005 ffb1 	bl	8006aa6 <HAL_HalfDuplex_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b4a:	f000 ffdd 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000148 	.word	0x20000148
 8000b58:	40004800 	.word	0x40004800

08000b5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]
 8000b70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	4b27      	ldr	r3, [pc, #156]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a26      	ldr	r2, [pc, #152]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b24      	ldr	r3, [pc, #144]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	4b20      	ldr	r3, [pc, #128]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	4a1f      	ldr	r2, [pc, #124]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	4b19      	ldr	r3, [pc, #100]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a18      	ldr	r2, [pc, #96]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bb4:	f043 0302 	orr.w	r3, r3, #2
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b16      	ldr	r3, [pc, #88]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bd0:	f043 0308 	orr.w	r3, r3, #8
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	; (8000c14 <MX_GPIO_Init+0xb8>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0308 	and.w	r3, r3, #8
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Green_LED_Pin|Orange_LED_Pin|Red_LED_Pin|Blue_LED_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000be8:	480b      	ldr	r0, [pc, #44]	; (8000c18 <MX_GPIO_Init+0xbc>)
 8000bea:	f002 fb57 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Green_LED_Pin Orange_LED_Pin Red_LED_Pin Blue_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin|Orange_LED_Pin|Red_LED_Pin|Blue_LED_Pin;
 8000bee:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	4804      	ldr	r0, [pc, #16]	; (8000c18 <MX_GPIO_Init+0xbc>)
 8000c08:	f002 f9ac 	bl	8002f64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c0c:	bf00      	nop
 8000c0e:	3728      	adds	r7, #40	; 0x28
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40023800 	.word	0x40023800
 8000c18:	40020c00 	.word	0x40020c00

08000c1c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Bluetooth data Receive
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <HAL_UART_RxCpltCallback+0x24>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d104      	bne.n	8000c38 <HAL_UART_RxCpltCallback+0x1c>
		osSemaphoreRelease(bSem_BLEHandle);
 8000c2e:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <HAL_UART_RxCpltCallback+0x28>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f007 faa2 	bl	800817c <osSemaphoreRelease>
	}
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40004400 	.word	0x40004400
 8000c44:	200001b8 	.word	0x200001b8

08000c48 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <HAL_I2C_MemRxCpltCallback+0x24>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d104      	bne.n	8000c64 <HAL_I2C_MemRxCpltCallback+0x1c>
		osSemaphoreRelease(bSem_VoiceHandle);
 8000c5a:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <HAL_I2C_MemRxCpltCallback+0x28>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f007 fa8c 	bl	800817c <osSemaphoreRelease>
	}
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40005400 	.word	0x40005400
 8000c70:	200001bc 	.word	0x200001bc

08000c74 <PosSetDataParsing>:

void PosSetDataParsing(bleData *p, posData *data) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	data->pos1 = (int32_t) (strtoul(p->pos1, NULL, 10) - MG4005_ID1_OFFSET);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	3305      	adds	r3, #5
 8000c82:	220a      	movs	r2, #10
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f00a ff02 	bl	800ba90 <strtoul>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	3bb4      	subs	r3, #180	; 0xb4
 8000c90:	461a      	mov	r2, r3
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	605a      	str	r2, [r3, #4]
	data->pos2 = (int32_t) strtoul(p->pos2, NULL, 10);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3309      	adds	r3, #9
 8000c9a:	220a      	movs	r2, #10
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f00a fef6 	bl	800ba90 <strtoul>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	609a      	str	r2, [r3, #8]
	data->pos3 = (int32_t) strtoul(p->pos3, NULL, 10);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	330d      	adds	r3, #13
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f00a feeb 	bl	800ba90 <strtoul>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	60da      	str	r2, [r3, #12]
	data->pos4 = (int32_t) strtoul(p->pos4, NULL, 10);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	3311      	adds	r3, #17
 8000cc6:	220a      	movs	r2, #10
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f00a fee0 	bl	800ba90 <strtoul>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	611a      	str	r2, [r3, #16]
	data->pos5 = (int32_t) strtoul(p->pos5, NULL, 10);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3315      	adds	r3, #21
 8000cdc:	220a      	movs	r2, #10
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f00a fed5 	bl	800ba90 <strtoul>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	461a      	mov	r2, r3
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	615a      	str	r2, [r3, #20]
	data->pos6 = (int32_t) strtoul(p->pos6, NULL, 10);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3319      	adds	r3, #25
 8000cf2:	220a      	movs	r2, #10
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f00a feca 	bl	800ba90 <strtoul>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	619a      	str	r2, [r3, #24]
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <posSingleDataParsing>:

void posSingleDataParsing(bleData *p, posSingleData *data, uint8_t id) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	4613      	mov	r3, r2
 8000d18:	71fb      	strb	r3, [r7, #7]
	data->id = id;
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	79fa      	ldrb	r2, [r7, #7]
 8000d1e:	701a      	strb	r2, [r3, #0]
	data->pos = (int16_t) strtoul(p->pos1, NULL, 10);
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	3305      	adds	r3, #5
 8000d24:	220a      	movs	r2, #10
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f00a feb1 	bl	800ba90 <strtoul>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	b21a      	sxth	r2, r3
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	805a      	strh	r2, [r3, #2]
}
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <PosSaveDataParsing>:

void PosSaveDataParsing(bleData *p, uint8_t *save_arr) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]

	int16_t pos1 = (int16_t) strtoul(p->pos1, NULL, 10);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3305      	adds	r3, #5
 8000d4e:	220a      	movs	r2, #10
 8000d50:	2100      	movs	r1, #0
 8000d52:	4618      	mov	r0, r3
 8000d54:	f00a fe9c 	bl	800ba90 <strtoul>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	82fb      	strh	r3, [r7, #22]
	int16_t pos2 = (int16_t) strtoul(p->pos2, NULL, 10);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3309      	adds	r3, #9
 8000d62:	220a      	movs	r2, #10
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f00a fe92 	bl	800ba90 <strtoul>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	82bb      	strh	r3, [r7, #20]
	int16_t pos3 = (int16_t) strtoul(p->pos3, NULL, 10);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	330d      	adds	r3, #13
 8000d76:	220a      	movs	r2, #10
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f00a fe88 	bl	800ba90 <strtoul>
 8000d80:	4603      	mov	r3, r0
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	827b      	strh	r3, [r7, #18]
	int16_t pos4 = (int16_t) strtoul(p->pos4, NULL, 10);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3311      	adds	r3, #17
 8000d8a:	220a      	movs	r2, #10
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f00a fe7e 	bl	800ba90 <strtoul>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b21b      	sxth	r3, r3
 8000d98:	823b      	strh	r3, [r7, #16]
	int16_t pos5 = (int16_t) strtoul(p->pos5, NULL, 10);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3315      	adds	r3, #21
 8000d9e:	220a      	movs	r2, #10
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f00a fe74 	bl	800ba90 <strtoul>
 8000da8:	4603      	mov	r3, r0
 8000daa:	b21b      	sxth	r3, r3
 8000dac:	81fb      	strh	r3, [r7, #14]
	int16_t pos6 = (int16_t) strtoul(p->pos6, NULL, 10);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3319      	adds	r3, #25
 8000db2:	220a      	movs	r2, #10
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f00a fe6a 	bl	800ba90 <strtoul>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	81bb      	strh	r3, [r7, #12]

	save_arr[0] = *((uint8_t*) (&pos1));
 8000dc2:	f107 0316 	add.w	r3, r7, #22
 8000dc6:	781a      	ldrb	r2, [r3, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	701a      	strb	r2, [r3, #0]
	save_arr[1] = *((uint8_t*) (&pos1) + 1);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	7dfa      	ldrb	r2, [r7, #23]
 8000dd2:	701a      	strb	r2, [r3, #0]
	save_arr[2] = *((uint8_t*) (&pos2));
 8000dd4:	f107 0214 	add.w	r2, r7, #20
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	3302      	adds	r3, #2
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	701a      	strb	r2, [r3, #0]
	save_arr[3] = *((uint8_t*) (&pos2) + 1);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	3303      	adds	r3, #3
 8000de4:	7d7a      	ldrb	r2, [r7, #21]
 8000de6:	701a      	strb	r2, [r3, #0]
	save_arr[4] = *((uint8_t*) (&pos3));
 8000de8:	f107 0212 	add.w	r2, r7, #18
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	3304      	adds	r3, #4
 8000df0:	7812      	ldrb	r2, [r2, #0]
 8000df2:	701a      	strb	r2, [r3, #0]
	save_arr[5] = *((uint8_t*) (&pos3) + 1);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	3305      	adds	r3, #5
 8000df8:	7cfa      	ldrb	r2, [r7, #19]
 8000dfa:	701a      	strb	r2, [r3, #0]
	save_arr[6] = *((uint8_t*) (&pos4));
 8000dfc:	f107 0210 	add.w	r2, r7, #16
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	3306      	adds	r3, #6
 8000e04:	7812      	ldrb	r2, [r2, #0]
 8000e06:	701a      	strb	r2, [r3, #0]
	save_arr[7] = *((uint8_t*) (&pos4) + 1);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	3307      	adds	r3, #7
 8000e0c:	7c7a      	ldrb	r2, [r7, #17]
 8000e0e:	701a      	strb	r2, [r3, #0]
	save_arr[8] = *((uint8_t*) (&pos5));
 8000e10:	f107 020e 	add.w	r2, r7, #14
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	3308      	adds	r3, #8
 8000e18:	7812      	ldrb	r2, [r2, #0]
 8000e1a:	701a      	strb	r2, [r3, #0]
	save_arr[9] = *((uint8_t*) (&pos5) + 1);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	3309      	adds	r3, #9
 8000e20:	7bfa      	ldrb	r2, [r7, #15]
 8000e22:	701a      	strb	r2, [r3, #0]
	save_arr[10] = *((uint8_t*) (&pos6));
 8000e24:	f107 020c 	add.w	r2, r7, #12
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	330a      	adds	r3, #10
 8000e2c:	7812      	ldrb	r2, [r2, #0]
 8000e2e:	701a      	strb	r2, [r3, #0]
	save_arr[11] = *((uint8_t*) (&pos6) + 1);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	330b      	adds	r3, #11
 8000e34:	7b7a      	ldrb	r2, [r7, #13]
 8000e36:	701a      	strb	r2, [r3, #0]

	printf("idx: %d\r\n", p->idx - 48);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	791b      	ldrb	r3, [r3, #4]
 8000e3c:	3b30      	subs	r3, #48	; 0x30
 8000e3e:	4619      	mov	r1, r3
 8000e40:	480b      	ldr	r0, [pc, #44]	; (8000e70 <PosSaveDataParsing+0x130>)
 8000e42:	f00a fef1 	bl	800bc28 <iprintf>
	printf("pos2: %d\r\n", pos2);
 8000e46:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4809      	ldr	r0, [pc, #36]	; (8000e74 <PosSaveDataParsing+0x134>)
 8000e4e:	f00a feeb 	bl	800bc28 <iprintf>
	printf("SaveArr2: 0x%x, 0x%x\r\n", save_arr[2], save_arr[3]);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	3302      	adds	r3, #2
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4619      	mov	r1, r3
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	3303      	adds	r3, #3
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4805      	ldr	r0, [pc, #20]	; (8000e78 <PosSaveDataParsing+0x138>)
 8000e64:	f00a fee0 	bl	800bc28 <iprintf>
}
 8000e68:	bf00      	nop
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0800cb70 	.word	0x0800cb70
 8000e74:	0800cb7c 	.word	0x0800cb7c
 8000e78:	0800cb88 	.word	0x0800cb88

08000e7c <PosSaveDataDecode>:

void PosSaveDataDecode(uint8_t *save_arr, posData *data) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
	data->pos1 = ((int32_t) (((uint16_t) save_arr[1] << 8)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[0])) - MG4005_ID1_OFFSET;
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	7812      	ldrb	r2, [r2, #0]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	f1a3 02b4 	sub.w	r2, r3, #180	; 0xb4
	data->pos1 = ((int32_t) (((uint16_t) save_arr[1] << 8)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
	data->pos2 = (int32_t) (((uint16_t) save_arr[3] << 8)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3303      	adds	r3, #3
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[2]);
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	3202      	adds	r2, #2
 8000ea8:	7812      	ldrb	r2, [r2, #0]
 8000eaa:	431a      	orrs	r2, r3
	data->pos2 = (int32_t) (((uint16_t) save_arr[3] << 8)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	609a      	str	r2, [r3, #8]
	data->pos3 = (int32_t) (((uint16_t) save_arr[5] << 8)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3305      	adds	r3, #5
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[4]);
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	3204      	adds	r2, #4
 8000ebc:	7812      	ldrb	r2, [r2, #0]
 8000ebe:	431a      	orrs	r2, r3
	data->pos3 = (int32_t) (((uint16_t) save_arr[5] << 8)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	60da      	str	r2, [r3, #12]
	data->pos4 = (int32_t) (((uint16_t) save_arr[7] << 8)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3307      	adds	r3, #7
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[6]);
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	3206      	adds	r2, #6
 8000ed0:	7812      	ldrb	r2, [r2, #0]
 8000ed2:	431a      	orrs	r2, r3
	data->pos4 = (int32_t) (((uint16_t) save_arr[7] << 8)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	611a      	str	r2, [r3, #16]
	data->pos5 = (int32_t) (((uint16_t) save_arr[9] << 8)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3309      	adds	r3, #9
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[8]);
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	3208      	adds	r2, #8
 8000ee4:	7812      	ldrb	r2, [r2, #0]
 8000ee6:	431a      	orrs	r2, r3
	data->pos5 = (int32_t) (((uint16_t) save_arr[9] << 8)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	615a      	str	r2, [r3, #20]
	data->pos6 = (int32_t) (((uint16_t) save_arr[11] << 8)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	330b      	adds	r3, #11
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	021b      	lsls	r3, r3, #8
			| (uint16_t) save_arr[10]);
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	320a      	adds	r2, #10
 8000ef8:	7812      	ldrb	r2, [r2, #0]
 8000efa:	431a      	orrs	r2, r3
	data->pos6 = (int32_t) (((uint16_t) save_arr[11] << 8)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	619a      	str	r2, [r3, #24]

	printf("Decode SaveArr2: 0x%x, 0x%x\r\n", save_arr[2], save_arr[3]);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3302      	adds	r3, #2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	4619      	mov	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3303      	adds	r3, #3
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4806      	ldr	r0, [pc, #24]	; (8000f2c <PosSaveDataDecode+0xb0>)
 8000f12:	f00a fe89 	bl	800bc28 <iprintf>
	printf("Decode pos2: %d", data->pos2);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4804      	ldr	r0, [pc, #16]	; (8000f30 <PosSaveDataDecode+0xb4>)
 8000f1e:	f00a fe83 	bl	800bc28 <iprintf>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	0800cba0 	.word	0x0800cba0
 8000f30:	0800cbc0 	.word	0x0800cbc0

08000f34 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f006 ff51 	bl	8007de4 <osDelay>
 8000f42:	e7fb      	b.n	8000f3c <StartDefaultTask+0x8>

08000f44 <VoiceInterrupt>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_VoiceInterrupt */
void VoiceInterrupt(void *argument)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VoiceInterrupt */
	uint8_t voice_cmd = 0;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	73fb      	strb	r3, [r7, #15]
	/* Infinite loop */
	for (;;) {
		if (bSem_VoiceHandle != NULL) {
 8000f50:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <VoiceInterrupt+0x60>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0fb      	beq.n	8000f50 <VoiceInterrupt+0xc>
			if (osSemaphoreAcquire(bSem_VoiceHandle, osWaitForever) == osOK) {
 8000f58:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <VoiceInterrupt+0x60>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	4618      	mov	r0, r3
 8000f62:	f007 f8b9 	bl	80080d8 <osSemaphoreAcquire>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1f1      	bne.n	8000f50 <VoiceInterrupt+0xc>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	480d      	ldr	r0, [pc, #52]	; (8000fa8 <VoiceInterrupt+0x64>)
 8000f74:	f002 f992 	bl	800329c <HAL_GPIO_WritePin>

				if (i2c1_rx != 0) {
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <VoiceInterrupt+0x68>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d0e7      	beq.n	8000f50 <VoiceInterrupt+0xc>
					voice_cmd = i2c1_rx;
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <VoiceInterrupt+0x68>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	73fb      	strb	r3, [r7, #15]
					osMessageQueuePut(voice_ITHandle, &voice_cmd, 1U, 0U);
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <VoiceInterrupt+0x6c>)
 8000f88:	6818      	ldr	r0, [r3, #0]
 8000f8a:	f107 010f 	add.w	r1, r7, #15
 8000f8e:	2300      	movs	r3, #0
 8000f90:	2201      	movs	r2, #1
 8000f92:	f007 f9ab 	bl	80082ec <osMessageQueuePut>

					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f9c:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <VoiceInterrupt+0x64>)
 8000f9e:	f002 f97d 	bl	800329c <HAL_GPIO_WritePin>
		if (bSem_VoiceHandle != NULL) {
 8000fa2:	e7d5      	b.n	8000f50 <VoiceInterrupt+0xc>
 8000fa4:	200001bc 	.word	0x200001bc
 8000fa8:	40020c00 	.word	0x40020c00
 8000fac:	200001c9 	.word	0x200001c9
 8000fb0:	200001a8 	.word	0x200001a8

08000fb4 <Motor>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Motor */
void Motor(void *argument)
{
 8000fb4:	b5b0      	push	{r4, r5, r7, lr}
 8000fb6:	b09e      	sub	sp, #120	; 0x78
 8000fb8:	af04      	add	r7, sp, #16
 8000fba:	6078      	str	r0, [r7, #4]
	posSingleData single_data;
	uint8_t voice_data;
	uint32_t event_flags;

	posData decode_data;
	uint8_t addr = 0x00;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint8_t eeprom_data[12] = { 0x00 };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]

	/* Infinite loop */
	for (;;) {
		pos_data_event = osMessageQueueGet(pos_dataHandle, &pos_data, 2U, 10);
 8000fd0:	4bce      	ldr	r3, [pc, #824]	; (800130c <Motor+0x358>)
 8000fd2:	6818      	ldr	r0, [r3, #0]
 8000fd4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000fd8:	230a      	movs	r3, #10
 8000fda:	2202      	movs	r2, #2
 8000fdc:	f007 f9e6 	bl	80083ac <osMessageQueueGet>
 8000fe0:	6638      	str	r0, [r7, #96]	; 0x60
		pos_single_event = osMessageQueueGet(pos_singleHandle, &single_data, 2U,
 8000fe2:	4bcb      	ldr	r3, [pc, #812]	; (8001310 <Motor+0x35c>)
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000fea:	230a      	movs	r3, #10
 8000fec:	2202      	movs	r2, #2
 8000fee:	f007 f9dd 	bl	80083ac <osMessageQueueGet>
 8000ff2:	65f8      	str	r0, [r7, #92]	; 0x5c
				10);
		voice_data_event = osMessageQueueGet(voice_dataHandle, &voice_data, 3U,
 8000ff4:	4bc7      	ldr	r3, [pc, #796]	; (8001314 <Motor+0x360>)
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8000ffc:	230a      	movs	r3, #10
 8000ffe:	2203      	movs	r2, #3
 8001000:	f007 f9d4 	bl	80083ac <osMessageQueueGet>
 8001004:	65b8      	str	r0, [r7, #88]	; 0x58
				10);

		event_flags = osEventFlagsGet(cmdFlagHandle);
 8001006:	4bc4      	ldr	r3, [pc, #784]	; (8001318 <Motor+0x364>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4618      	mov	r0, r3
 800100c:	f006 ffba 	bl	8007f84 <osEventFlagsGet>
 8001010:	6578      	str	r0, [r7, #84]	; 0x54

		if ((event_flags & ROBOT_INIT_FLAG)
 8001012:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	2b00      	cmp	r3, #0
 800101a:	d049      	beq.n	80010b0 <Motor+0xfc>
				&& !(event_flags & ROBOT_INITCOMP_FLAG)) {
 800101c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	2b00      	cmp	r3, #0
 8001024:	d144      	bne.n	80010b0 <Motor+0xfc>
			// Robot initialize for motor zero position
			printf("Robot initialize\r\n");
 8001026:	48bd      	ldr	r0, [pc, #756]	; (800131c <Motor+0x368>)
 8001028:	f00a fe64 	bl	800bcf4 <puts>
			// Motor ON
//			MG4005On(0x01);
//			MG4005On(0x02);
//			MG4005On(0x03);

			xl430TorqueEnable(0x04, TORQUE_MODE_ON);
 800102c:	2101      	movs	r1, #1
 800102e:	2004      	movs	r0, #4
 8001030:	f001 f9ba 	bl	80023a8 <xl430TorqueEnable>
			xl430TorqueEnable(0x05, TORQUE_MODE_ON);
 8001034:	2101      	movs	r1, #1
 8001036:	2005      	movs	r0, #5
 8001038:	f001 f9b6 	bl	80023a8 <xl430TorqueEnable>
			xl430TorqueEnable(0x06, TORQUE_MODE_ON);
 800103c:	2101      	movs	r1, #1
 800103e:	2006      	movs	r0, #6
 8001040:	f001 f9b2 	bl	80023a8 <xl430TorqueEnable>

			xl430ProfVelo(0x04, XL430_SPEED);
 8001044:	21da      	movs	r1, #218	; 0xda
 8001046:	2004      	movs	r0, #4
 8001048:	f001 fa02 	bl	8002450 <xl430ProfVelo>
			xl430ProfVelo(0x05, XL430_SPEED);
 800104c:	21da      	movs	r1, #218	; 0xda
 800104e:	2005      	movs	r0, #5
 8001050:	f001 f9fe 	bl	8002450 <xl430ProfVelo>
			xl430ProfVelo(0x06, XL430_SPEED);
 8001054:	21da      	movs	r1, #218	; 0xda
 8001056:	2006      	movs	r0, #6
 8001058:	f001 f9fa 	bl	8002450 <xl430ProfVelo>

			// Motor zero position init
			MG4005MultiLoop2(0x01, MG4005_SPEED, MG4005_ID1_INIT);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001062:	2001      	movs	r0, #1
 8001064:	f000 fdda 	bl	8001c1c <MG4005MultiLoop2>
			MG4005MultiLoop2(0x02, MG4005_SPEED, MG4005_ID2_INIT);
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800106e:	2002      	movs	r0, #2
 8001070:	f000 fdd4 	bl	8001c1c <MG4005MultiLoop2>
			MG4005MultiLoop2(0x03, MG4005_SPEED, MG4005_ID3_INIT);
 8001074:	2200      	movs	r2, #0
 8001076:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800107a:	2003      	movs	r0, #3
 800107c:	f000 fdce 	bl	8001c1c <MG4005MultiLoop2>

			xl430GoalPos(0x04, XL430_ID4_INIT);
 8001080:	2111      	movs	r1, #17
 8001082:	2004      	movs	r0, #4
 8001084:	f001 f9b0 	bl	80023e8 <xl430GoalPos>
			xl430GoalPos(0x05, XL430_ID5_INIT);
 8001088:	21b4      	movs	r1, #180	; 0xb4
 800108a:	2005      	movs	r0, #5
 800108c:	f001 f9ac 	bl	80023e8 <xl430GoalPos>
			xl430GoalPos(0x06, XL430_ID6_INIT);
 8001090:	21b4      	movs	r1, #180	; 0xb4
 8001092:	2006      	movs	r0, #6
 8001094:	f001 f9a8 	bl	80023e8 <xl430GoalPos>

			osEventFlagsSet(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 8001098:	4b9f      	ldr	r3, [pc, #636]	; (8001318 <Motor+0x364>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2102      	movs	r1, #2
 800109e:	4618      	mov	r0, r3
 80010a0:	f006 fefa 	bl	8007e98 <osEventFlagsSet>
			osEventFlagsClear(cmdFlagHandle, ROBOT_INIT_FLAG);
 80010a4:	4b9c      	ldr	r3, [pc, #624]	; (8001318 <Motor+0x364>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2101      	movs	r1, #1
 80010aa:	4618      	mov	r0, r3
 80010ac:	f006 ff38 	bl	8007f20 <osEventFlagsClear>
		}

		if ((event_flags & ROBOT_STOP_FLAG)
 80010b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d013      	beq.n	80010e2 <Motor+0x12e>
				&& !(event_flags & ROBOT_STOPCOMP_FLAG)) {
 80010ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80010bc:	f003 0308 	and.w	r3, r3, #8
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10e      	bne.n	80010e2 <Motor+0x12e>
			// Robot motor stop
			printf("Robot stop\r\n");
 80010c4:	4896      	ldr	r0, [pc, #600]	; (8001320 <Motor+0x36c>)
 80010c6:	f00a fe15 	bl	800bcf4 <puts>

			osEventFlagsSet(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80010ca:	4b93      	ldr	r3, [pc, #588]	; (8001318 <Motor+0x364>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2108      	movs	r1, #8
 80010d0:	4618      	mov	r0, r3
 80010d2:	f006 fee1 	bl	8007e98 <osEventFlagsSet>
			osEventFlagsClear(cmdFlagHandle, ROBOT_STOP_FLAG);
 80010d6:	4b90      	ldr	r3, [pc, #576]	; (8001318 <Motor+0x364>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2104      	movs	r1, #4
 80010dc:	4618      	mov	r0, r3
 80010de:	f006 ff1f 	bl	8007f20 <osEventFlagsClear>
		}

		if (pos_data_event == osOK) {
 80010e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d132      	bne.n	800114e <Motor+0x19a>
			// Robot motor commend
			printf("Robot set motor: %d. %d. %d. %d. %d. %d\r\n", pos_data.pos1,
 80010e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010ea:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 80010ec:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 80010ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80010f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80010f4:	9102      	str	r1, [sp, #8]
 80010f6:	9201      	str	r2, [sp, #4]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	462b      	mov	r3, r5
 80010fc:	4622      	mov	r2, r4
 80010fe:	4601      	mov	r1, r0
 8001100:	4888      	ldr	r0, [pc, #544]	; (8001324 <Motor+0x370>)
 8001102:	f00a fd91 	bl	800bc28 <iprintf>
					pos_data.pos2, pos_data.pos3, pos_data.pos4, pos_data.pos5,
					pos_data.pos6);

			// Motor angle set
			MG4005MultiLoop2(0x01, MG4005_SPEED, (int) pos_data.pos1);
 8001106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001108:	461a      	mov	r2, r3
 800110a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800110e:	2001      	movs	r0, #1
 8001110:	f000 fd84 	bl	8001c1c <MG4005MultiLoop2>
			MG4005MultiLoop2(0x02, MG4005_SPEED, (int) pos_data.pos2);
 8001114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001116:	461a      	mov	r2, r3
 8001118:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800111c:	2002      	movs	r0, #2
 800111e:	f000 fd7d 	bl	8001c1c <MG4005MultiLoop2>
			MG4005MultiLoop2(0x03, MG4005_SPEED, (int) pos_data.pos3);
 8001122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001124:	461a      	mov	r2, r3
 8001126:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800112a:	2003      	movs	r0, #3
 800112c:	f000 fd76 	bl	8001c1c <MG4005MultiLoop2>

			xl430GoalPos(0x04, (uint32_t) pos_data.pos4);
 8001130:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001132:	4619      	mov	r1, r3
 8001134:	2004      	movs	r0, #4
 8001136:	f001 f957 	bl	80023e8 <xl430GoalPos>
			xl430GoalPos(0x05, (uint32_t) pos_data.pos5);
 800113a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800113c:	4619      	mov	r1, r3
 800113e:	2005      	movs	r0, #5
 8001140:	f001 f952 	bl	80023e8 <xl430GoalPos>
			xl430GoalPos(0x06, (uint32_t) pos_data.pos6);
 8001144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001146:	4619      	mov	r1, r3
 8001148:	2006      	movs	r0, #6
 800114a:	f001 f94d 	bl	80023e8 <xl430GoalPos>
		}

		if (pos_single_event == osOK) {
 800114e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001150:	2b00      	cmp	r3, #0
 8001152:	d151      	bne.n	80011f8 <Motor+0x244>
			// Robot realtime motor commend
			printf("Robot S: 0x%02x, %d\r\n", single_data.id, single_data.pos);
 8001154:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001158:	4619      	mov	r1, r3
 800115a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800115e:	461a      	mov	r2, r3
 8001160:	4871      	ldr	r0, [pc, #452]	; (8001328 <Motor+0x374>)
 8001162:	f00a fd61 	bl	800bc28 <iprintf>

			switch (single_data.id) {
 8001166:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800116a:	3b01      	subs	r3, #1
 800116c:	2b05      	cmp	r3, #5
 800116e:	d843      	bhi.n	80011f8 <Motor+0x244>
 8001170:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <Motor+0x1c4>)
 8001172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001176:	bf00      	nop
 8001178:	08001191 	.word	0x08001191
 800117c:	080011ab 	.word	0x080011ab
 8001180:	080011bd 	.word	0x080011bd
 8001184:	080011cf 	.word	0x080011cf
 8001188:	080011dd 	.word	0x080011dd
 800118c:	080011eb 	.word	0x080011eb
			case 0x01:
				MG4005MultiLoop2(0x01, MG4005_SPEED,
						(int16_t) (single_data.pos - MG4005_ID1_OFFSET));
 8001190:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001194:	b29b      	uxth	r3, r3
 8001196:	3bb4      	subs	r3, #180	; 0xb4
 8001198:	b29b      	uxth	r3, r3
 800119a:	b21b      	sxth	r3, r3
				MG4005MultiLoop2(0x01, MG4005_SPEED,
 800119c:	461a      	mov	r2, r3
 800119e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80011a2:	2001      	movs	r0, #1
 80011a4:	f000 fd3a 	bl	8001c1c <MG4005MultiLoop2>
				break;
 80011a8:	e026      	b.n	80011f8 <Motor+0x244>
			case 0x02:
				MG4005MultiLoop2(0x02, MG4005_SPEED, (int) single_data.pos);
 80011aa:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80011ae:	461a      	mov	r2, r3
 80011b0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80011b4:	2002      	movs	r0, #2
 80011b6:	f000 fd31 	bl	8001c1c <MG4005MultiLoop2>
				break;
 80011ba:	e01d      	b.n	80011f8 <Motor+0x244>
			case 0x03:
				MG4005MultiLoop2(0x03, MG4005_SPEED, (int) single_data.pos);
 80011bc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80011c0:	461a      	mov	r2, r3
 80011c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80011c6:	2003      	movs	r0, #3
 80011c8:	f000 fd28 	bl	8001c1c <MG4005MultiLoop2>
				break;
 80011cc:	e014      	b.n	80011f8 <Motor+0x244>
			case 0x04:
				xl430GoalPos(0x04, (uint32_t) single_data.pos);
 80011ce:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80011d2:	4619      	mov	r1, r3
 80011d4:	2004      	movs	r0, #4
 80011d6:	f001 f907 	bl	80023e8 <xl430GoalPos>
				break;
 80011da:	e00d      	b.n	80011f8 <Motor+0x244>
			case 0x05:
				xl430GoalPos(0x05, (uint32_t) single_data.pos);
 80011dc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80011e0:	4619      	mov	r1, r3
 80011e2:	2005      	movs	r0, #5
 80011e4:	f001 f900 	bl	80023e8 <xl430GoalPos>
				break;
 80011e8:	e006      	b.n	80011f8 <Motor+0x244>
			case 0x06:
				xl430GoalPos(0x06, (uint32_t) single_data.pos);
 80011ea:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80011ee:	4619      	mov	r1, r3
 80011f0:	2006      	movs	r0, #6
 80011f2:	f001 f8f9 	bl	80023e8 <xl430GoalPos>
				break;
 80011f6:	bf00      	nop
			}
		}

		if (voice_data_event == osOK) {
 80011f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f040 80f2 	bne.w	80013e4 <Motor+0x430>
			// Voice commend
			printf("Voice input: %02x\r\n", voice_data);
 8001200:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001204:	4619      	mov	r1, r3
 8001206:	4849      	ldr	r0, [pc, #292]	; (800132c <Motor+0x378>)
 8001208:	f00a fd0e 	bl	800bc28 <iprintf>

			switch (voice_data) {
 800120c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001210:	2b17      	cmp	r3, #23
 8001212:	dc2f      	bgt.n	8001274 <Motor+0x2c0>
 8001214:	2b05      	cmp	r3, #5
 8001216:	f2c0 80e5 	blt.w	80013e4 <Motor+0x430>
 800121a:	3b05      	subs	r3, #5
 800121c:	2b12      	cmp	r3, #18
 800121e:	f200 80e1 	bhi.w	80013e4 <Motor+0x430>
 8001222:	a201      	add	r2, pc, #4	; (adr r2, 8001228 <Motor+0x274>)
 8001224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001228:	0800127d 	.word	0x0800127d
 800122c:	0800127d 	.word	0x0800127d
 8001230:	0800127d 	.word	0x0800127d
 8001234:	0800127d 	.word	0x0800127d
 8001238:	0800127d 	.word	0x0800127d
 800123c:	080012fb 	.word	0x080012fb
 8001240:	08001303 	.word	0x08001303
 8001244:	080013e5 	.word	0x080013e5
 8001248:	080013e5 	.word	0x080013e5
 800124c:	080013e5 	.word	0x080013e5
 8001250:	080013e5 	.word	0x080013e5
 8001254:	080013e5 	.word	0x080013e5
 8001258:	080013e5 	.word	0x080013e5
 800125c:	080013e5 	.word	0x080013e5
 8001260:	080013e5 	.word	0x080013e5
 8001264:	080013e5 	.word	0x080013e5
 8001268:	080013e5 	.word	0x080013e5
 800126c:	080013e5 	.word	0x080013e5
 8001270:	08001331 	.word	0x08001331
 8001274:	2b52      	cmp	r3, #82	; 0x52
 8001276:	f000 80a2 	beq.w	80013be <Motor+0x40a>
 800127a:	e0b3      	b.n	80013e4 <Motor+0x430>
			case 0x06:
			case 0x07:
			case 0x08:
			case 0x09:
				// Read save data (EEPROM)
				addr = (voice_data - 0x05) * 12;
 800127c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001280:	461a      	mov	r2, r3
 8001282:	0052      	lsls	r2, r2, #1
 8001284:	4413      	add	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	b2db      	uxtb	r3, r3
 800128a:	3b3c      	subs	r3, #60	; 0x3c
 800128c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

				AT24Read(addr, eeprom_data, 12);
 8001290:	f107 0108 	add.w	r1, r7, #8
 8001294:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001298:	220c      	movs	r2, #12
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f9ea 	bl	8000674 <AT24Read>
				PosSaveDataDecode(eeprom_data, &decode_data);
 80012a0:	f107 0214 	add.w	r2, r7, #20
 80012a4:	f107 0308 	add.w	r3, r7, #8
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fde6 	bl	8000e7c <PosSaveDataDecode>

				// Motor angle set
				MG4005MultiLoop2(0x01, MG4005_SPEED,
						(int32_t) decode_data.pos1);
 80012b0:	69bb      	ldr	r3, [r7, #24]
				MG4005MultiLoop2(0x01, MG4005_SPEED,
 80012b2:	461a      	mov	r2, r3
 80012b4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80012b8:	2001      	movs	r0, #1
 80012ba:	f000 fcaf 	bl	8001c1c <MG4005MultiLoop2>
				MG4005MultiLoop2(0x02, MG4005_SPEED,
						(int32_t) decode_data.pos2);
 80012be:	69fb      	ldr	r3, [r7, #28]
				MG4005MultiLoop2(0x02, MG4005_SPEED,
 80012c0:	461a      	mov	r2, r3
 80012c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80012c6:	2002      	movs	r0, #2
 80012c8:	f000 fca8 	bl	8001c1c <MG4005MultiLoop2>
				MG4005MultiLoop2(0x03, MG4005_SPEED,
						(int32_t) decode_data.pos3);
 80012cc:	6a3b      	ldr	r3, [r7, #32]
				MG4005MultiLoop2(0x03, MG4005_SPEED,
 80012ce:	461a      	mov	r2, r3
 80012d0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80012d4:	2003      	movs	r0, #3
 80012d6:	f000 fca1 	bl	8001c1c <MG4005MultiLoop2>

				xl430GoalPos(0x04, (uint32_t) decode_data.pos4);
 80012da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	2004      	movs	r0, #4
 80012e0:	f001 f882 	bl	80023e8 <xl430GoalPos>
				xl430GoalPos(0x05, (uint32_t) decode_data.pos5);
 80012e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e6:	4619      	mov	r1, r3
 80012e8:	2005      	movs	r0, #5
 80012ea:	f001 f87d 	bl	80023e8 <xl430GoalPos>
				xl430GoalPos(0x06, (uint32_t) decode_data.pos6);
 80012ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f0:	4619      	mov	r1, r3
 80012f2:	2006      	movs	r0, #6
 80012f4:	f001 f878 	bl	80023e8 <xl430GoalPos>
				break;
 80012f8:	e074      	b.n	80013e4 <Motor+0x430>
			case 0x0A:
				// Guidance voice ON
				DF2301QSetMuteMode(DF2301Q_MUTE_OFF);
 80012fa:	2000      	movs	r0, #0
 80012fc:	f7ff fa04 	bl	8000708 <DF2301QSetMuteMode>
				break;
 8001300:	e070      	b.n	80013e4 <Motor+0x430>
			case 0x0B:
				// Guidance voice OFF
				DF2301QSetMuteMode(DF2301Q_MUTE_ON);
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff fa00 	bl	8000708 <DF2301QSetMuteMode>
				break;
 8001308:	e06c      	b.n	80013e4 <Motor+0x430>
 800130a:	bf00      	nop
 800130c:	200001ac 	.word	0x200001ac
 8001310:	200001b4 	.word	0x200001b4
 8001314:	200001b0 	.word	0x200001b0
 8001318:	200001c0 	.word	0x200001c0
 800131c:	0800cbd0 	.word	0x0800cbd0
 8001320:	0800cbe4 	.word	0x0800cbe4
 8001324:	0800cbf0 	.word	0x0800cbf0
 8001328:	0800cc1c 	.word	0x0800cc1c
 800132c:	0800cc34 	.word	0x0800cc34
			case 0x17:
				// Test code
				addr = 0x00;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

				AT24Read(addr, eeprom_data, 12);
 8001336:	f107 0108 	add.w	r1, r7, #8
 800133a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800133e:	220c      	movs	r2, #12
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f997 	bl	8000674 <AT24Read>
				PosSaveDataDecode(eeprom_data, &decode_data);
 8001346:	f107 0214 	add.w	r2, r7, #20
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fd93 	bl	8000e7c <PosSaveDataDecode>

				printf("Robot set motor: %d. %d. %d. %d. %d. %d\r\n",
 8001356:	69b8      	ldr	r0, [r7, #24]
 8001358:	69fc      	ldr	r4, [r7, #28]
 800135a:	6a3d      	ldr	r5, [r7, #32]
 800135c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001360:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001362:	9102      	str	r1, [sp, #8]
 8001364:	9201      	str	r2, [sp, #4]
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	462b      	mov	r3, r5
 800136a:	4622      	mov	r2, r4
 800136c:	4601      	mov	r1, r0
 800136e:	481f      	ldr	r0, [pc, #124]	; (80013ec <Motor+0x438>)
 8001370:	f00a fc5a 	bl	800bc28 <iprintf>
						decode_data.pos1, decode_data.pos2, decode_data.pos3,
						decode_data.pos4, decode_data.pos5, decode_data.pos6);

				// Motor angle set
				MG4005MultiLoop2(0x01, MG4005_SPEED,
						(int32_t) decode_data.pos1);
 8001374:	69bb      	ldr	r3, [r7, #24]
				MG4005MultiLoop2(0x01, MG4005_SPEED,
 8001376:	461a      	mov	r2, r3
 8001378:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800137c:	2001      	movs	r0, #1
 800137e:	f000 fc4d 	bl	8001c1c <MG4005MultiLoop2>
				MG4005MultiLoop2(0x02, MG4005_SPEED,
						(int32_t) decode_data.pos2);
 8001382:	69fb      	ldr	r3, [r7, #28]
				MG4005MultiLoop2(0x02, MG4005_SPEED,
 8001384:	461a      	mov	r2, r3
 8001386:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800138a:	2002      	movs	r0, #2
 800138c:	f000 fc46 	bl	8001c1c <MG4005MultiLoop2>
				MG4005MultiLoop2(0x03, MG4005_SPEED,
						(int32_t) decode_data.pos3);
 8001390:	6a3b      	ldr	r3, [r7, #32]
				MG4005MultiLoop2(0x03, MG4005_SPEED,
 8001392:	461a      	mov	r2, r3
 8001394:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001398:	2003      	movs	r0, #3
 800139a:	f000 fc3f 	bl	8001c1c <MG4005MultiLoop2>

				xl430GoalPos(0x04, (uint32_t) decode_data.pos4);
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	2004      	movs	r0, #4
 80013a4:	f001 f820 	bl	80023e8 <xl430GoalPos>
				xl430GoalPos(0x05, (uint32_t) decode_data.pos5);
 80013a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013aa:	4619      	mov	r1, r3
 80013ac:	2005      	movs	r0, #5
 80013ae:	f001 f81b 	bl	80023e8 <xl430GoalPos>
				xl430GoalPos(0x06, (uint32_t) decode_data.pos6);
 80013b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b4:	4619      	mov	r1, r3
 80013b6:	2006      	movs	r0, #6
 80013b8:	f001 f816 	bl	80023e8 <xl430GoalPos>
				break;
 80013bc:	e012      	b.n	80013e4 <Motor+0x430>
			case 0x52:
				// Reset
				osEventFlagsSet(cmdFlagHandle, ROBOT_INIT_FLAG);
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <Motor+0x43c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2101      	movs	r1, #1
 80013c4:	4618      	mov	r0, r3
 80013c6:	f006 fd67 	bl	8007e98 <osEventFlagsSet>

				osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <Motor+0x43c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2102      	movs	r1, #2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f006 fda5 	bl	8007f20 <osEventFlagsClear>
				osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <Motor+0x43c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2108      	movs	r1, #8
 80013dc:	4618      	mov	r0, r3
 80013de:	f006 fd9f 	bl	8007f20 <osEventFlagsClear>
				break;
 80013e2:	bf00      	nop
			}
		}

		osDelay(1);
 80013e4:	2001      	movs	r0, #1
 80013e6:	f006 fcfd 	bl	8007de4 <osDelay>
		pos_data_event = osMessageQueueGet(pos_dataHandle, &pos_data, 2U, 10);
 80013ea:	e5f1      	b.n	8000fd0 <Motor+0x1c>
 80013ec:	0800cbf0 	.word	0x0800cbf0
 80013f0:	200001c0 	.word	0x200001c0

080013f4 <DataParse>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DataParse */
void DataParse(void *argument)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b09e      	sub	sp, #120	; 0x78
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	posSingleData single_parse_data;
	uint8_t voice_it;

	/* Infinite loop */
	for (;;) {
		ble_it_event = osMessageQueueGet(ble_ITHandle, &ble_it, 0U, 10);
 80013fc:	4bba      	ldr	r3, [pc, #744]	; (80016e8 <DataParse+0x2f4>)
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001404:	230a      	movs	r3, #10
 8001406:	2200      	movs	r2, #0
 8001408:	f006 ffd0 	bl	80083ac <osMessageQueueGet>
 800140c:	6738      	str	r0, [r7, #112]	; 0x70
		voice_it_event = osMessageQueueGet(voice_ITHandle, &voice_it, 1U, 10);
 800140e:	4bb7      	ldr	r3, [pc, #732]	; (80016ec <DataParse+0x2f8>)
 8001410:	6818      	ldr	r0, [r3, #0]
 8001412:	f107 0127 	add.w	r1, r7, #39	; 0x27
 8001416:	230a      	movs	r3, #10
 8001418:	2201      	movs	r2, #1
 800141a:	f006 ffc7 	bl	80083ac <osMessageQueueGet>
 800141e:	66f8      	str	r0, [r7, #108]	; 0x6c

		if (ble_it_event == osOK) {
 8001420:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001422:	2b00      	cmp	r3, #0
 8001424:	f040 81ce 	bne.w	80017c4 <DataParse+0x3d0>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, SET);
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800142e:	48b0      	ldr	r0, [pc, #704]	; (80016f0 <DataParse+0x2fc>)
 8001430:	f001 ff34 	bl	800329c <HAL_GPIO_WritePin>

			printf("%s\r\n", ble_it.cmd);
 8001434:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001438:	4619      	mov	r1, r3
 800143a:	48ae      	ldr	r0, [pc, #696]	; (80016f4 <DataParse+0x300>)
 800143c:	f00a fbf4 	bl	800bc28 <iprintf>
			if (ble_it.cmd[0] == 'P') {
 8001440:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001444:	2b50      	cmp	r3, #80	; 0x50
 8001446:	f040 80c3 	bne.w	80015d0 <DataParse+0x1dc>
				switch (ble_it.cmd[1]) {
 800144a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800144e:	3b31      	subs	r3, #49	; 0x31
 8001450:	2b05      	cmp	r3, #5
 8001452:	f200 81b1 	bhi.w	80017b8 <DataParse+0x3c4>
 8001456:	a201      	add	r2, pc, #4	; (adr r2, 800145c <DataParse+0x68>)
 8001458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145c:	08001475 	.word	0x08001475
 8001460:	080014af 	.word	0x080014af
 8001464:	080014e9 	.word	0x080014e9
 8001468:	08001523 	.word	0x08001523
 800146c:	0800155d 	.word	0x0800155d
 8001470:	08001597 	.word	0x08001597
				case '1':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 8001474:	4ba0      	ldr	r3, [pc, #640]	; (80016f8 <DataParse+0x304>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2102      	movs	r1, #2
 800147a:	4618      	mov	r0, r3
 800147c:	f006 fd50 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 8001480:	4b9d      	ldr	r3, [pc, #628]	; (80016f8 <DataParse+0x304>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2108      	movs	r1, #8
 8001486:	4618      	mov	r0, r3
 8001488:	f006 fd4a 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x01);
 800148c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001490:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001494:	2201      	movs	r2, #1
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fc38 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 800149c:	4b97      	ldr	r3, [pc, #604]	; (80016fc <DataParse+0x308>)
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80014a4:	2300      	movs	r3, #0
 80014a6:	2202      	movs	r2, #2
 80014a8:	f006 ff20 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 80014ac:	e184      	b.n	80017b8 <DataParse+0x3c4>
				case '2':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80014ae:	4b92      	ldr	r3, [pc, #584]	; (80016f8 <DataParse+0x304>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2102      	movs	r1, #2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f006 fd33 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80014ba:	4b8f      	ldr	r3, [pc, #572]	; (80016f8 <DataParse+0x304>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2108      	movs	r1, #8
 80014c0:	4618      	mov	r0, r3
 80014c2:	f006 fd2d 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x02);
 80014c6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80014ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014ce:	2202      	movs	r2, #2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fc1b 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 80014d6:	4b89      	ldr	r3, [pc, #548]	; (80016fc <DataParse+0x308>)
 80014d8:	6818      	ldr	r0, [r3, #0]
 80014da:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80014de:	2300      	movs	r3, #0
 80014e0:	2202      	movs	r2, #2
 80014e2:	f006 ff03 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 80014e6:	e167      	b.n	80017b8 <DataParse+0x3c4>
				case '3':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80014e8:	4b83      	ldr	r3, [pc, #524]	; (80016f8 <DataParse+0x304>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f006 fd16 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80014f4:	4b80      	ldr	r3, [pc, #512]	; (80016f8 <DataParse+0x304>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2108      	movs	r1, #8
 80014fa:	4618      	mov	r0, r3
 80014fc:	f006 fd10 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x03);
 8001500:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001504:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001508:	2203      	movs	r2, #3
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fbfe 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 8001510:	4b7a      	ldr	r3, [pc, #488]	; (80016fc <DataParse+0x308>)
 8001512:	6818      	ldr	r0, [r3, #0]
 8001514:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001518:	2300      	movs	r3, #0
 800151a:	2202      	movs	r2, #2
 800151c:	f006 fee6 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 8001520:	e14a      	b.n	80017b8 <DataParse+0x3c4>
				case '4':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 8001522:	4b75      	ldr	r3, [pc, #468]	; (80016f8 <DataParse+0x304>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2102      	movs	r1, #2
 8001528:	4618      	mov	r0, r3
 800152a:	f006 fcf9 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 800152e:	4b72      	ldr	r3, [pc, #456]	; (80016f8 <DataParse+0x304>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2108      	movs	r1, #8
 8001534:	4618      	mov	r0, r3
 8001536:	f006 fcf3 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x04);
 800153a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800153e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001542:	2204      	movs	r2, #4
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fbe1 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 800154a:	4b6c      	ldr	r3, [pc, #432]	; (80016fc <DataParse+0x308>)
 800154c:	6818      	ldr	r0, [r3, #0]
 800154e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001552:	2300      	movs	r3, #0
 8001554:	2202      	movs	r2, #2
 8001556:	f006 fec9 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 800155a:	e12d      	b.n	80017b8 <DataParse+0x3c4>
				case '5':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 800155c:	4b66      	ldr	r3, [pc, #408]	; (80016f8 <DataParse+0x304>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2102      	movs	r1, #2
 8001562:	4618      	mov	r0, r3
 8001564:	f006 fcdc 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 8001568:	4b63      	ldr	r3, [pc, #396]	; (80016f8 <DataParse+0x304>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2108      	movs	r1, #8
 800156e:	4618      	mov	r0, r3
 8001570:	f006 fcd6 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x05);
 8001574:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001578:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800157c:	2205      	movs	r2, #5
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fbc4 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 8001584:	4b5d      	ldr	r3, [pc, #372]	; (80016fc <DataParse+0x308>)
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800158c:	2300      	movs	r3, #0
 800158e:	2202      	movs	r2, #2
 8001590:	f006 feac 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 8001594:	e110      	b.n	80017b8 <DataParse+0x3c4>
				case '6':
					osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 8001596:	4b58      	ldr	r3, [pc, #352]	; (80016f8 <DataParse+0x304>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2102      	movs	r1, #2
 800159c:	4618      	mov	r0, r3
 800159e:	f006 fcbf 	bl	8007f20 <osEventFlagsClear>
					osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80015a2:	4b55      	ldr	r3, [pc, #340]	; (80016f8 <DataParse+0x304>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2108      	movs	r1, #8
 80015a8:	4618      	mov	r0, r3
 80015aa:	f006 fcb9 	bl	8007f20 <osEventFlagsClear>

					posSingleDataParsing(&ble_it, &single_parse_data, 0x06);
 80015ae:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80015b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015b6:	2206      	movs	r2, #6
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fba7 	bl	8000d0c <posSingleDataParsing>
					osMessageQueuePut(pos_singleHandle, &single_parse_data, 2U,
 80015be:	4b4f      	ldr	r3, [pc, #316]	; (80016fc <DataParse+0x308>)
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80015c6:	2300      	movs	r3, #0
 80015c8:	2202      	movs	r2, #2
 80015ca:	f006 fe8f 	bl	80082ec <osMessageQueuePut>
							0U);
					break;
 80015ce:	e0f3      	b.n	80017b8 <DataParse+0x3c4>
				}
			} else if (!(strcmp(ble_it.cmd, "STOP"))) {
 80015d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015d4:	494a      	ldr	r1, [pc, #296]	; (8001700 <DataParse+0x30c>)
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe fdfa 	bl	80001d0 <strcmp>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d112      	bne.n	8001608 <DataParse+0x214>
				// stop flag on
				osEventFlagsSet(cmdFlagHandle, ROBOT_STOP_FLAG);
 80015e2:	4b45      	ldr	r3, [pc, #276]	; (80016f8 <DataParse+0x304>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2104      	movs	r1, #4
 80015e8:	4618      	mov	r0, r3
 80015ea:	f006 fc55 	bl	8007e98 <osEventFlagsSet>
				osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80015ee:	4b42      	ldr	r3, [pc, #264]	; (80016f8 <DataParse+0x304>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2102      	movs	r1, #2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f006 fc93 	bl	8007f20 <osEventFlagsClear>
				osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80015fa:	4b3f      	ldr	r3, [pc, #252]	; (80016f8 <DataParse+0x304>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2108      	movs	r1, #8
 8001600:	4618      	mov	r0, r3
 8001602:	f006 fc8d 	bl	8007f20 <osEventFlagsClear>
 8001606:	e0d7      	b.n	80017b8 <DataParse+0x3c4>

			} else if (!(strcmp(ble_it.cmd, "SET"))) {
 8001608:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800160c:	493d      	ldr	r1, [pc, #244]	; (8001704 <DataParse+0x310>)
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe fdde 	bl	80001d0 <strcmp>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d11c      	bne.n	8001654 <DataParse+0x260>
				// stop flag off & put pos data
				osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 800161a:	4b37      	ldr	r3, [pc, #220]	; (80016f8 <DataParse+0x304>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2102      	movs	r1, #2
 8001620:	4618      	mov	r0, r3
 8001622:	f006 fc7d 	bl	8007f20 <osEventFlagsClear>
				osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 8001626:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <DataParse+0x304>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2108      	movs	r1, #8
 800162c:	4618      	mov	r0, r3
 800162e:	f006 fc77 	bl	8007f20 <osEventFlagsClear>

				PosSetDataParsing(&ble_it, &parse_data);
 8001632:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001636:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800163a:	4611      	mov	r1, r2
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fb19 	bl	8000c74 <PosSetDataParsing>
				osMessageQueuePut(pos_dataHandle, &parse_data, 2U, 0U);
 8001642:	4b31      	ldr	r3, [pc, #196]	; (8001708 <DataParse+0x314>)
 8001644:	6818      	ldr	r0, [r3, #0]
 8001646:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800164a:	2300      	movs	r3, #0
 800164c:	2202      	movs	r2, #2
 800164e:	f006 fe4d 	bl	80082ec <osMessageQueuePut>
 8001652:	e0b1      	b.n	80017b8 <DataParse+0x3c4>

			} else if (!(strcmp(ble_it.cmd, "SAV"))) {
 8001654:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001658:	492c      	ldr	r1, [pc, #176]	; (800170c <DataParse+0x318>)
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe fdb8 	bl	80001d0 <strcmp>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d126      	bne.n	80016b4 <DataParse+0x2c0>
				// eeprom write
				uint8_t parse_idx = ble_it.idx - 48;
 8001666:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800166a:	3b30      	subs	r3, #48	; 0x30
 800166c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
				uint8_t addr = (parse_idx - 0x05) * 12;
 8001670:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8001674:	461a      	mov	r2, r3
 8001676:	0052      	lsls	r2, r2, #1
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	b2db      	uxtb	r3, r3
 800167e:	3b3c      	subs	r3, #60	; 0x3c
 8001680:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				uint8_t data[12] = {0x00};
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]

				PosSaveDataParsing(&ble_it, data);
 8001692:	f107 0218 	add.w	r2, r7, #24
 8001696:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fb4f 	bl	8000d40 <PosSaveDataParsing>
				AT24Write(addr, data, 12);
 80016a2:	f107 0118 	add.w	r1, r7, #24
 80016a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016aa:	220c      	movs	r2, #12
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ffb1 	bl	8000614 <AT24Write>
 80016b2:	e081      	b.n	80017b8 <DataParse+0x3c4>

			} else if (!(strcmp(ble_it.cmd, "DEL"))) {
 80016b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016b8:	4915      	ldr	r1, [pc, #84]	; (8001710 <DataParse+0x31c>)
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe fd88 	bl	80001d0 <strcmp>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d15d      	bne.n	8001782 <DataParse+0x38e>
				// eeprom delete
				uint8_t parse_idx = ble_it.idx - 48;
 80016c6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80016ca:	3b30      	subs	r3, #48	; 0x30
 80016cc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
				uint8_t addr;
				uint8_t next_addr;
				uint8_t data[12] = {0x00};
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]

				for (int i = parse_idx; i < 4; i++) {
 80016de:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80016e2:	677b      	str	r3, [r7, #116]	; 0x74
 80016e4:	e037      	b.n	8001756 <DataParse+0x362>
 80016e6:	bf00      	nop
 80016e8:	200001a4 	.word	0x200001a4
 80016ec:	200001a8 	.word	0x200001a8
 80016f0:	40020c00 	.word	0x40020c00
 80016f4:	0800cc48 	.word	0x0800cc48
 80016f8:	200001c0 	.word	0x200001c0
 80016fc:	200001b4 	.word	0x200001b4
 8001700:	0800cc50 	.word	0x0800cc50
 8001704:	0800cc58 	.word	0x0800cc58
 8001708:	200001ac 	.word	0x200001ac
 800170c:	0800cc5c 	.word	0x0800cc5c
 8001710:	0800cc60 	.word	0x0800cc60
					addr = (i - 0x05) * 12;
 8001714:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001716:	3b05      	subs	r3, #5
 8001718:	b2db      	uxtb	r3, r3
 800171a:	461a      	mov	r2, r3
 800171c:	0052      	lsls	r2, r2, #1
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
					next_addr = addr + 12;
 8001726:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 800172a:	330c      	adds	r3, #12
 800172c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69

					AT24Read(next_addr, data, 12);
 8001730:	f107 010c 	add.w	r1, r7, #12
 8001734:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8001738:	220c      	movs	r2, #12
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff9a 	bl	8000674 <AT24Read>

					AT24Write(addr, data, 12);
 8001740:	f107 010c 	add.w	r1, r7, #12
 8001744:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8001748:	220c      	movs	r2, #12
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe ff62 	bl	8000614 <AT24Write>
				for (int i = parse_idx; i < 4; i++) {
 8001750:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001752:	3301      	adds	r3, #1
 8001754:	677b      	str	r3, [r7, #116]	; 0x74
 8001756:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001758:	2b03      	cmp	r3, #3
 800175a:	dddb      	ble.n	8001714 <DataParse+0x320>
				}

				memset(data, 0x00, 12);
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	220c      	movs	r2, #12
 8001762:	2100      	movs	r1, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f00a fba5 	bl	800beb4 <memset>
				addr = 0x30; // 5th address
 800176a:	2330      	movs	r3, #48	; 0x30
 800176c:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
				AT24Write(addr, data, 12);
 8001770:	f107 010c 	add.w	r1, r7, #12
 8001774:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8001778:	220c      	movs	r2, #12
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe ff4a 	bl	8000614 <AT24Write>
 8001780:	e01a      	b.n	80017b8 <DataParse+0x3c4>

			} else if (!(strcmp(ble_it.cmd, "RSET"))) {
 8001782:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001786:	4929      	ldr	r1, [pc, #164]	; (800182c <DataParse+0x438>)
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fd21 	bl	80001d0 <strcmp>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d111      	bne.n	80017b8 <DataParse+0x3c4>
				// connect or reset flag on
				osEventFlagsSet(cmdFlagHandle, ROBOT_INIT_FLAG);
 8001794:	4b26      	ldr	r3, [pc, #152]	; (8001830 <DataParse+0x43c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2101      	movs	r1, #1
 800179a:	4618      	mov	r0, r3
 800179c:	f006 fb7c 	bl	8007e98 <osEventFlagsSet>

				osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80017a0:	4b23      	ldr	r3, [pc, #140]	; (8001830 <DataParse+0x43c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2102      	movs	r1, #2
 80017a6:	4618      	mov	r0, r3
 80017a8:	f006 fbba 	bl	8007f20 <osEventFlagsClear>
				osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80017ac:	4b20      	ldr	r3, [pc, #128]	; (8001830 <DataParse+0x43c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2108      	movs	r1, #8
 80017b2:	4618      	mov	r0, r3
 80017b4:	f006 fbb4 	bl	8007f20 <osEventFlagsClear>

			}

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017be:	481d      	ldr	r0, [pc, #116]	; (8001834 <DataParse+0x440>)
 80017c0:	f001 fd6c 	bl	800329c <HAL_GPIO_WritePin>
		}

		if (voice_it_event == osOK) {
 80017c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d12b      	bne.n	8001822 <DataParse+0x42e>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d0:	4818      	ldr	r0, [pc, #96]	; (8001834 <DataParse+0x440>)
 80017d2:	f001 fd63 	bl	800329c <HAL_GPIO_WritePin>

			osEventFlagsClear(cmdFlagHandle, ROBOT_INIT_FLAG);
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <DataParse+0x43c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2101      	movs	r1, #1
 80017dc:	4618      	mov	r0, r3
 80017de:	f006 fb9f 	bl	8007f20 <osEventFlagsClear>
			osEventFlagsClear(cmdFlagHandle, ROBOT_INITCOMP_FLAG);
 80017e2:	4b13      	ldr	r3, [pc, #76]	; (8001830 <DataParse+0x43c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2102      	movs	r1, #2
 80017e8:	4618      	mov	r0, r3
 80017ea:	f006 fb99 	bl	8007f20 <osEventFlagsClear>
			osEventFlagsClear(cmdFlagHandle, ROBOT_STOP_FLAG);
 80017ee:	4b10      	ldr	r3, [pc, #64]	; (8001830 <DataParse+0x43c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2104      	movs	r1, #4
 80017f4:	4618      	mov	r0, r3
 80017f6:	f006 fb93 	bl	8007f20 <osEventFlagsClear>
			osEventFlagsClear(cmdFlagHandle, ROBOT_STOPCOMP_FLAG);
 80017fa:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <DataParse+0x43c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2108      	movs	r1, #8
 8001800:	4618      	mov	r0, r3
 8001802:	f006 fb8d 	bl	8007f20 <osEventFlagsClear>

			osMessageQueuePut(voice_dataHandle, &voice_it, 3U, 0U);
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <DataParse+0x444>)
 8001808:	6818      	ldr	r0, [r3, #0]
 800180a:	f107 0127 	add.w	r1, r7, #39	; 0x27
 800180e:	2300      	movs	r3, #0
 8001810:	2203      	movs	r2, #3
 8001812:	f006 fd6b 	bl	80082ec <osMessageQueuePut>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800181c:	4805      	ldr	r0, [pc, #20]	; (8001834 <DataParse+0x440>)
 800181e:	f001 fd3d 	bl	800329c <HAL_GPIO_WritePin>
		}
		osDelay(1);
 8001822:	2001      	movs	r0, #1
 8001824:	f006 fade 	bl	8007de4 <osDelay>
		ble_it_event = osMessageQueueGet(ble_ITHandle, &ble_it, 0U, 10);
 8001828:	e5e8      	b.n	80013fc <DataParse+0x8>
 800182a:	bf00      	nop
 800182c:	0800cc64 	.word	0x0800cc64
 8001830:	200001c0 	.word	0x200001c0
 8001834:	40020c00 	.word	0x40020c00
 8001838:	200001b0 	.word	0x200001b0

0800183c <GetVoiceCmd>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GetVoiceCmd */
void GetVoiceCmd(void *argument)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetVoiceCmd */

	/* Infinite loop */
	for (;;) {
		DF2301QGetCMDID();
 8001844:	f7fe ff46 	bl	80006d4 <DF2301QGetCMDID>

		osDelay(100);
 8001848:	2064      	movs	r0, #100	; 0x64
 800184a:	f006 facb 	bl	8007de4 <osDelay>
		DF2301QGetCMDID();
 800184e:	e7f9      	b.n	8001844 <GetVoiceCmd+0x8>

08001850 <BLEInterrupt>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_BLEInterrupt */
void BLEInterrupt(void *argument)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	; 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BLEInterrupt */
	bleData ble_data;

	memset(ble_data.cmd, 0x00, 4);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	2204      	movs	r2, #4
 800185e:	2100      	movs	r1, #0
 8001860:	4618      	mov	r0, r3
 8001862:	f00a fb27 	bl	800beb4 <memset>
	ble_data.idx = 0x00;
 8001866:	2300      	movs	r3, #0
 8001868:	733b      	strb	r3, [r7, #12]
	memset(ble_data.pos1, 0x00, 3);
 800186a:	f107 0308 	add.w	r3, r7, #8
 800186e:	3305      	adds	r3, #5
 8001870:	2203      	movs	r2, #3
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f00a fb1d 	bl	800beb4 <memset>
	memset(ble_data.pos2, 0x00, 3);
 800187a:	f107 0308 	add.w	r3, r7, #8
 800187e:	3309      	adds	r3, #9
 8001880:	2203      	movs	r2, #3
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f00a fb15 	bl	800beb4 <memset>
	memset(ble_data.pos3, 0x00, 3);
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	330d      	adds	r3, #13
 8001890:	2203      	movs	r2, #3
 8001892:	2100      	movs	r1, #0
 8001894:	4618      	mov	r0, r3
 8001896:	f00a fb0d 	bl	800beb4 <memset>
	memset(ble_data.pos4, 0x00, 3);
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	3311      	adds	r3, #17
 80018a0:	2203      	movs	r2, #3
 80018a2:	2100      	movs	r1, #0
 80018a4:	4618      	mov	r0, r3
 80018a6:	f00a fb05 	bl	800beb4 <memset>
	memset(ble_data.pos5, 0x00, 3);
 80018aa:	f107 0308 	add.w	r3, r7, #8
 80018ae:	3315      	adds	r3, #21
 80018b0:	2203      	movs	r2, #3
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f00a fafd 	bl	800beb4 <memset>
	memset(ble_data.pos6, 0x00, 3);
 80018ba:	f107 0308 	add.w	r3, r7, #8
 80018be:	3319      	adds	r3, #25
 80018c0:	2203      	movs	r2, #3
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f00a faf5 	bl	800beb4 <memset>

	uint8_t i = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t uart2_count = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Infinite loop */
	for (;;) {
		if (bSem_BLEHandle != NULL) {
 80018d6:	4b7e      	ldr	r3, [pc, #504]	; (8001ad0 <BLEInterrupt+0x280>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0fb      	beq.n	80018d6 <BLEInterrupt+0x86>
			if (osSemaphoreAcquire(bSem_BLEHandle, osWaitForever) == osOK) {
 80018de:	4b7c      	ldr	r3, [pc, #496]	; (8001ad0 <BLEInterrupt+0x280>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f04f 31ff 	mov.w	r1, #4294967295
 80018e6:	4618      	mov	r0, r3
 80018e8:	f006 fbf6 	bl	80080d8 <osSemaphoreAcquire>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f1      	bne.n	80018d6 <BLEInterrupt+0x86>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f8:	4876      	ldr	r0, [pc, #472]	; (8001ad4 <BLEInterrupt+0x284>)
 80018fa:	f001 fccf 	bl	800329c <HAL_GPIO_WritePin>

				switch (uart2_rx) {
 80018fe:	4b76      	ldr	r3, [pc, #472]	; (8001ad8 <BLEInterrupt+0x288>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b2e      	cmp	r3, #46	; 0x2e
 8001904:	d006      	beq.n	8001914 <BLEInterrupt+0xc4>
 8001906:	2b2e      	cmp	r3, #46	; 0x2e
 8001908:	dc5c      	bgt.n	80019c4 <BLEInterrupt+0x174>
 800190a:	2b0a      	cmp	r3, #10
 800190c:	d014      	beq.n	8001938 <BLEInterrupt+0xe8>
 800190e:	2b0d      	cmp	r3, #13
 8001910:	d009      	beq.n	8001926 <BLEInterrupt+0xd6>
 8001912:	e057      	b.n	80019c4 <BLEInterrupt+0x174>
				case '.':
					i = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					++uart2_count;
 800191a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800191e:	3301      	adds	r3, #1
 8001920:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					break;
 8001924:	e0cd      	b.n	8001ac2 <BLEInterrupt+0x272>
				case '\r':
					osMessageQueuePut(ble_ITHandle, &ble_data, 0U, 0U);
 8001926:	4b6d      	ldr	r3, [pc, #436]	; (8001adc <BLEInterrupt+0x28c>)
 8001928:	6818      	ldr	r0, [r3, #0]
 800192a:	f107 0108 	add.w	r1, r7, #8
 800192e:	2300      	movs	r3, #0
 8001930:	2200      	movs	r2, #0
 8001932:	f006 fcdb 	bl	80082ec <osMessageQueuePut>
					break;
 8001936:	e0c4      	b.n	8001ac2 <BLEInterrupt+0x272>
				case '\n':
					memset(ble_data.cmd, 0x00, 4);
 8001938:	f107 0308 	add.w	r3, r7, #8
 800193c:	2204      	movs	r2, #4
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f00a fab7 	bl	800beb4 <memset>
					ble_data.idx = 0x00;
 8001946:	2300      	movs	r3, #0
 8001948:	733b      	strb	r3, [r7, #12]
					memset(ble_data.pos1, 0x00, 3);
 800194a:	f107 0308 	add.w	r3, r7, #8
 800194e:	3305      	adds	r3, #5
 8001950:	2203      	movs	r2, #3
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f00a faad 	bl	800beb4 <memset>
					memset(ble_data.pos2, 0x00, 3);
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	3309      	adds	r3, #9
 8001960:	2203      	movs	r2, #3
 8001962:	2100      	movs	r1, #0
 8001964:	4618      	mov	r0, r3
 8001966:	f00a faa5 	bl	800beb4 <memset>
					memset(ble_data.pos3, 0x00, 3);
 800196a:	f107 0308 	add.w	r3, r7, #8
 800196e:	330d      	adds	r3, #13
 8001970:	2203      	movs	r2, #3
 8001972:	2100      	movs	r1, #0
 8001974:	4618      	mov	r0, r3
 8001976:	f00a fa9d 	bl	800beb4 <memset>
					memset(ble_data.pos4, 0x00, 3);
 800197a:	f107 0308 	add.w	r3, r7, #8
 800197e:	3311      	adds	r3, #17
 8001980:	2203      	movs	r2, #3
 8001982:	2100      	movs	r1, #0
 8001984:	4618      	mov	r0, r3
 8001986:	f00a fa95 	bl	800beb4 <memset>
					memset(ble_data.pos5, 0x00, 3);
 800198a:	f107 0308 	add.w	r3, r7, #8
 800198e:	3315      	adds	r3, #21
 8001990:	2203      	movs	r2, #3
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f00a fa8d 	bl	800beb4 <memset>
					memset(ble_data.pos6, 0x00, 3);
 800199a:	f107 0308 	add.w	r3, r7, #8
 800199e:	3319      	adds	r3, #25
 80019a0:	2203      	movs	r2, #3
 80019a2:	2100      	movs	r1, #0
 80019a4:	4618      	mov	r0, r3
 80019a6:	f00a fa85 	bl	800beb4 <memset>

					i = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					uart2_count = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, RESET);
 80019b6:	2200      	movs	r2, #0
 80019b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019bc:	4845      	ldr	r0, [pc, #276]	; (8001ad4 <BLEInterrupt+0x284>)
 80019be:	f001 fc6d 	bl	800329c <HAL_GPIO_WritePin>
					break;
 80019c2:	e07e      	b.n	8001ac2 <BLEInterrupt+0x272>
				default:
					switch (uart2_count) {
 80019c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80019c8:	2b07      	cmp	r3, #7
 80019ca:	d879      	bhi.n	8001ac0 <BLEInterrupt+0x270>
 80019cc:	a201      	add	r2, pc, #4	; (adr r2, 80019d4 <BLEInterrupt+0x184>)
 80019ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d2:	bf00      	nop
 80019d4:	080019f5 	.word	0x080019f5
 80019d8:	08001a11 	.word	0x08001a11
 80019dc:	08001a19 	.word	0x08001a19
 80019e0:	08001a35 	.word	0x08001a35
 80019e4:	08001a51 	.word	0x08001a51
 80019e8:	08001a6d 	.word	0x08001a6d
 80019ec:	08001a89 	.word	0x08001a89
 80019f0:	08001aa5 	.word	0x08001aa5
					case 0:
						ble_data.cmd[i++] = uart2_rx;
 80019f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80019fe:	4619      	mov	r1, r3
 8001a00:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a02:	781a      	ldrb	r2, [r3, #0]
 8001a04:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a08:	443b      	add	r3, r7
 8001a0a:	f803 2c20 	strb.w	r2, [r3, #-32]
						break;
 8001a0e:	e057      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 1:
						ble_data.idx = uart2_rx;
 8001a10:	4b31      	ldr	r3, [pc, #196]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	733b      	strb	r3, [r7, #12]
						break;
 8001a16:	e053      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 2:
						ble_data.pos1[i++] = uart2_rx;
 8001a18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001a22:	4619      	mov	r1, r3
 8001a24:	4b2c      	ldr	r3, [pc, #176]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a26:	781a      	ldrb	r2, [r3, #0]
 8001a28:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a2c:	443b      	add	r3, r7
 8001a2e:	f803 2c1b 	strb.w	r2, [r3, #-27]
						break;
 8001a32:	e045      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 3:
						ble_data.pos2[i++] = uart2_rx;
 8001a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4b25      	ldr	r3, [pc, #148]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a48:	443b      	add	r3, r7
 8001a4a:	f803 2c17 	strb.w	r2, [r3, #-23]
						break;
 8001a4e:	e037      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 4:
						ble_data.pos3[i++] = uart2_rx;
 8001a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a64:	443b      	add	r3, r7
 8001a66:	f803 2c13 	strb.w	r2, [r3, #-19]
						break;
 8001a6a:	e029      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 5:
						ble_data.pos4[i++] = uart2_rx;
 8001a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001a76:	4619      	mov	r1, r3
 8001a78:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a7a:	781a      	ldrb	r2, [r3, #0]
 8001a7c:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a80:	443b      	add	r3, r7
 8001a82:	f803 2c0f 	strb.w	r2, [r3, #-15]
						break;
 8001a86:	e01b      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 6:
						ble_data.pos5[i++] = uart2_rx;
 8001a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001a92:	4619      	mov	r1, r3
 8001a94:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <BLEInterrupt+0x288>)
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001a9c:	443b      	add	r3, r7
 8001a9e:	f803 2c0b 	strb.w	r2, [r3, #-11]
						break;
 8001aa2:	e00d      	b.n	8001ac0 <BLEInterrupt+0x270>
					case 7:
						ble_data.pos6[i++] = uart2_rx;
 8001aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <BLEInterrupt+0x288>)
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001ab8:	443b      	add	r3, r7
 8001aba:	f803 2c07 	strb.w	r2, [r3, #-7]
						break;
 8001abe:	bf00      	nop
					}
					break;
 8001ac0:	bf00      	nop
				}

				HAL_UART_Receive_IT(&huart2, &uart2_rx, 1);
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4904      	ldr	r1, [pc, #16]	; (8001ad8 <BLEInterrupt+0x288>)
 8001ac6:	4806      	ldr	r0, [pc, #24]	; (8001ae0 <BLEInterrupt+0x290>)
 8001ac8:	f005 f8d4 	bl	8006c74 <HAL_UART_Receive_IT>
		if (bSem_BLEHandle != NULL) {
 8001acc:	e703      	b.n	80018d6 <BLEInterrupt+0x86>
 8001ace:	bf00      	nop
 8001ad0:	200001b8 	.word	0x200001b8
 8001ad4:	40020c00 	.word	0x40020c00
 8001ad8:	200001c8 	.word	0x200001c8
 8001adc:	200001a4 	.word	0x200001a4
 8001ae0:	20000104 	.word	0x20000104

08001ae4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d101      	bne.n	8001afa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001af6:	f000 fd19 	bl	800252c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40001000 	.word	0x40001000

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
}
 8001b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b10:	e7fe      	b.n	8001b10 <Error_Handler+0x8>
	...

08001b14 <InitCANFilter>:
 *      Author: KkangJun
 */

#include "mg4005.h"

void InitCANFilter(void) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	canFilter.FilterMaskIdHigh = 0x7F0 << 5;
 8001b18:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <InitCANFilter+0x5c>)
 8001b1a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8001b1e:	609a      	str	r2, [r3, #8]
	canFilter.FilterIdHigh = 0x140 << 5;
 8001b20:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <InitCANFilter+0x5c>)
 8001b22:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8001b26:	601a      	str	r2, [r3, #0]
	canFilter.FilterMaskIdLow = 0x7F0 << 5;
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <InitCANFilter+0x5c>)
 8001b2a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8001b2e:	60da      	str	r2, [r3, #12]
	canFilter.FilterIdLow = 0x140 << 5;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <InitCANFilter+0x5c>)
 8001b32:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8001b36:	605a      	str	r2, [r3, #4]
	canFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <InitCANFilter+0x5c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	619a      	str	r2, [r3, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <InitCANFilter+0x5c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	61da      	str	r2, [r3, #28]
	canFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <InitCANFilter+0x5c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
	canFilter.FilterBank = 0;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <InitCANFilter+0x5c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	615a      	str	r2, [r3, #20]
	canFilter.FilterActivation = ENABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <InitCANFilter+0x5c>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan2, &canFilter);
 8001b56:	4906      	ldr	r1, [pc, #24]	; (8001b70 <InitCANFilter+0x5c>)
 8001b58:	4806      	ldr	r0, [pc, #24]	; (8001b74 <InitCANFilter+0x60>)
 8001b5a:	f000 fe27 	bl	80027ac <HAL_CAN_ConfigFilter>

	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001b5e:	2102      	movs	r1, #2
 8001b60:	4804      	ldr	r0, [pc, #16]	; (8001b74 <InitCANFilter+0x60>)
 8001b62:	f001 f857 	bl	8002c14 <HAL_CAN_ActivateNotification>

	HAL_CAN_Start(&hcan2);
 8001b66:	4803      	ldr	r0, [pc, #12]	; (8001b74 <InitCANFilter+0x60>)
 8001b68:	f000 ff00 	bl	800296c <HAL_CAN_Start>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200001cc 	.word	0x200001cc
 8001b74:	20000088 	.word	0x20000088

08001b78 <MG4005Commend>:

void MG4005Commend(uint8_t id, uint8_t cmd, uint8_t *data) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	603a      	str	r2, [r7, #0]
 8001b82:	71fb      	strb	r3, [r7, #7]
 8001b84:	460b      	mov	r3, r1
 8001b86:	71bb      	strb	r3, [r7, #6]
	canTxHeader.StdId = 0x140 + id;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <MG4005Commend+0x94>)
 8001b92:	601a      	str	r2, [r3, #0]
	canTxHeader.RTR = CAN_RTR_DATA;
 8001b94:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <MG4005Commend+0x94>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
	canTxHeader.IDE = CAN_ID_STD;
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <MG4005Commend+0x94>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
	canTxHeader.DLC = 8;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <MG4005Commend+0x94>)
 8001ba2:	2208      	movs	r2, #8
 8001ba4:	611a      	str	r2, [r3, #16]

	canTxData[0] = cmd;
 8001ba6:	4a1a      	ldr	r2, [pc, #104]	; (8001c10 <MG4005Commend+0x98>)
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	7013      	strb	r3, [r2, #0]
	canTxData[1] = data[0];
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	781a      	ldrb	r2, [r3, #0]
 8001bb0:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <MG4005Commend+0x98>)
 8001bb2:	705a      	strb	r2, [r3, #1]
	canTxData[2] = data[1];
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	785a      	ldrb	r2, [r3, #1]
 8001bb8:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <MG4005Commend+0x98>)
 8001bba:	709a      	strb	r2, [r3, #2]
	canTxData[3] = data[2];
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	789a      	ldrb	r2, [r3, #2]
 8001bc0:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <MG4005Commend+0x98>)
 8001bc2:	70da      	strb	r2, [r3, #3]
	canTxData[4] = data[3];
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	78da      	ldrb	r2, [r3, #3]
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <MG4005Commend+0x98>)
 8001bca:	711a      	strb	r2, [r3, #4]
	canTxData[5] = data[4];
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	791a      	ldrb	r2, [r3, #4]
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <MG4005Commend+0x98>)
 8001bd2:	715a      	strb	r2, [r3, #5]
	canTxData[6] = data[5];
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	795a      	ldrb	r2, [r3, #5]
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <MG4005Commend+0x98>)
 8001bda:	719a      	strb	r2, [r3, #6]
	canTxData[7] = data[6];
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	799a      	ldrb	r2, [r3, #6]
 8001be0:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <MG4005Commend+0x98>)
 8001be2:	71da      	strb	r2, [r3, #7]

	canTxMailbox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan2);
 8001be4:	480b      	ldr	r0, [pc, #44]	; (8001c14 <MG4005Commend+0x9c>)
 8001be6:	f000 ffe0 	bl	8002baa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001bea:	4603      	mov	r3, r0
 8001bec:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <MG4005Commend+0xa0>)
 8001bee:	6013      	str	r3, [r2, #0]
	HAL_CAN_AddTxMessage(&hcan2, &canTxHeader, canTxData, &canTxMailbox);
 8001bf0:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <MG4005Commend+0xa0>)
 8001bf2:	4a07      	ldr	r2, [pc, #28]	; (8001c10 <MG4005Commend+0x98>)
 8001bf4:	4905      	ldr	r1, [pc, #20]	; (8001c0c <MG4005Commend+0x94>)
 8001bf6:	4807      	ldr	r0, [pc, #28]	; (8001c14 <MG4005Commend+0x9c>)
 8001bf8:	f000 fefc 	bl	80029f4 <HAL_CAN_AddTxMessage>

	osDelay(10);
 8001bfc:	200a      	movs	r0, #10
 8001bfe:	f006 f8f1 	bl	8007de4 <osDelay>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200001f4 	.word	0x200001f4
 8001c10:	20000210 	.word	0x20000210
 8001c14:	20000088 	.word	0x20000088
 8001c18:	2000020c 	.word	0x2000020c

08001c1c <MG4005MultiLoop2>:
	uint8_t data[7] = { 0x00 };
	data[0] = 0x01;
	MG4005Commend(id, 0x8C, data);
}

void MG4005MultiLoop2(uint8_t id, uint16_t speed, int32_t angle) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	603a      	str	r2, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	80bb      	strh	r3, [r7, #4]
	 * 1 = 1 [deg], counter clockwise
	 *
	 * angle Range(Recommended): 0 ~ 1000
	 * 1 = 1 [dps]
	 * */
	uint8_t data[7] = { 0x00 };
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	2100      	movs	r1, #0
 8001c36:	460a      	mov	r2, r1
 8001c38:	801a      	strh	r2, [r3, #0]
 8001c3a:	460a      	mov	r2, r1
 8001c3c:	709a      	strb	r2, [r3, #2]
	angle *= 1000;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c44:	fb02 f303 	mul.w	r3, r2, r3
 8001c48:	603b      	str	r3, [r7, #0]

	data[0] = 0x00;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	723b      	strb	r3, [r7, #8]
	data[1] = *((uint8_t*) (&speed));
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	727b      	strb	r3, [r7, #9]
	data[2] = *((uint8_t*) (&speed) + 1);
 8001c54:	797b      	ldrb	r3, [r7, #5]
 8001c56:	72bb      	strb	r3, [r7, #10]
	data[3] = *((uint8_t*) (&angle));
 8001c58:	463b      	mov	r3, r7
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	72fb      	strb	r3, [r7, #11]
	data[4] = *((uint8_t*) (&angle) + 1);
 8001c5e:	787b      	ldrb	r3, [r7, #1]
 8001c60:	733b      	strb	r3, [r7, #12]
	data[5] = *((uint8_t*) (&angle) + 2);
 8001c62:	78bb      	ldrb	r3, [r7, #2]
 8001c64:	737b      	strb	r3, [r7, #13]
	data[6] = *((uint8_t*) (&angle) + 3);
 8001c66:	78fb      	ldrb	r3, [r7, #3]
 8001c68:	73bb      	strb	r3, [r7, #14]

	MG4005Commend(id, 0xA4, data);
 8001c6a:	f107 0208 	add.w	r2, r7, #8
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	21a4      	movs	r1, #164	; 0xa4
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff80 	bl	8001b78 <MG4005Commend>
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_MspInit+0x54>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	4a11      	ldr	r2, [pc, #68]	; (8001cd4 <HAL_MspInit+0x54>)
 8001c90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c94:	6453      	str	r3, [r2, #68]	; 0x44
 8001c96:	4b0f      	ldr	r3, [pc, #60]	; (8001cd4 <HAL_MspInit+0x54>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <HAL_MspInit+0x54>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <HAL_MspInit+0x54>)
 8001cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <HAL_MspInit+0x54>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	210f      	movs	r1, #15
 8001cc2:	f06f 0001 	mvn.w	r0, #1
 8001cc6:	f001 f883 	bl	8002dd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	; 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a20      	ldr	r2, [pc, #128]	; (8001d78 <HAL_CAN_MspInit+0xa0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d13a      	bne.n	8001d70 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	4a1e      	ldr	r2, [pc, #120]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d08:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	4a17      	ldr	r2, [pc, #92]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d24:	6413      	str	r3, [r2, #64]	; 0x40
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	4a10      	ldr	r2, [pc, #64]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6313      	str	r3, [r2, #48]	; 0x30
 8001d42:	4b0e      	ldr	r3, [pc, #56]	; (8001d7c <HAL_CAN_MspInit+0xa4>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	60bb      	str	r3, [r7, #8]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001d4e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001d60:	2309      	movs	r3, #9
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4805      	ldr	r0, [pc, #20]	; (8001d80 <HAL_CAN_MspInit+0xa8>)
 8001d6c:	f001 f8fa 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001d70:	bf00      	nop
 8001d72:	3728      	adds	r7, #40	; 0x28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40006800 	.word	0x40006800
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020400 	.word	0x40020400

08001d84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08a      	sub	sp, #40	; 0x28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1d      	ldr	r2, [pc, #116]	; (8001e18 <HAL_I2C_MspInit+0x94>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d134      	bne.n	8001e10 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	4b1c      	ldr	r3, [pc, #112]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a1b      	ldr	r2, [pc, #108]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = I2C1_SDA_Pin|I2C1_SCL_Pin;
 8001dc2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dc8:	2312      	movs	r3, #18
 8001dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dd4:	2304      	movs	r3, #4
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4810      	ldr	r0, [pc, #64]	; (8001e20 <HAL_I2C_MspInit+0x9c>)
 8001de0:	f001 f8c0 	bl	8002f64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dec:	4a0b      	ldr	r2, [pc, #44]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001dee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001df2:	6413      	str	r3, [r2, #64]	; 0x40
 8001df4:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_I2C_MspInit+0x98>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 0);
 8001e00:	2200      	movs	r2, #0
 8001e02:	2106      	movs	r1, #6
 8001e04:	201f      	movs	r0, #31
 8001e06:	f000 ffe3 	bl	8002dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001e0a:	201f      	movs	r0, #31
 8001e0c:	f000 fffc 	bl	8002e08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	; 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40005400 	.word	0x40005400
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40020400 	.word	0x40020400

08001e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08c      	sub	sp, #48	; 0x30
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 031c 	add.w	r3, r7, #28
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a36      	ldr	r2, [pc, #216]	; (8001f1c <HAL_UART_MspInit+0xf8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d134      	bne.n	8001eb0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	4a34      	ldr	r2, [pc, #208]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e54:	6413      	str	r3, [r2, #64]	; 0x40
 8001e56:	4b32      	ldr	r3, [pc, #200]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	61bb      	str	r3, [r7, #24]
 8001e60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	4b2e      	ldr	r3, [pc, #184]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a2d      	ldr	r2, [pc, #180]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b2b      	ldr	r3, [pc, #172]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001e7e:	230c      	movs	r3, #12
 8001e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e8e:	2307      	movs	r3, #7
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	f107 031c 	add.w	r3, r7, #28
 8001e96:	4619      	mov	r1, r3
 8001e98:	4822      	ldr	r0, [pc, #136]	; (8001f24 <HAL_UART_MspInit+0x100>)
 8001e9a:	f001 f863 	bl	8002f64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2106      	movs	r1, #6
 8001ea2:	2026      	movs	r0, #38	; 0x26
 8001ea4:	f000 ff94 	bl	8002dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ea8:	2026      	movs	r0, #38	; 0x26
 8001eaa:	f000 ffad 	bl	8002e08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001eae:	e031      	b.n	8001f14 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a1c      	ldr	r2, [pc, #112]	; (8001f28 <HAL_UART_MspInit+0x104>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d12c      	bne.n	8001f14 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a10      	ldr	r2, [pc, #64]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <HAL_UART_MspInit+0xfc>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_TX_Pin;
 8001ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef8:	2312      	movs	r3, #18
 8001efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f04:	2307      	movs	r3, #7
 8001f06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f107 031c 	add.w	r3, r7, #28
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4807      	ldr	r0, [pc, #28]	; (8001f2c <HAL_UART_MspInit+0x108>)
 8001f10:	f001 f828 	bl	8002f64 <HAL_GPIO_Init>
}
 8001f14:	bf00      	nop
 8001f16:	3730      	adds	r7, #48	; 0x30
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40004400 	.word	0x40004400
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000
 8001f28:	40004800 	.word	0x40004800
 8001f2c:	40020400 	.word	0x40020400

08001f30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08e      	sub	sp, #56	; 0x38
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	4b33      	ldr	r3, [pc, #204]	; (8002014 <HAL_InitTick+0xe4>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	4a32      	ldr	r2, [pc, #200]	; (8002014 <HAL_InitTick+0xe4>)
 8001f4a:	f043 0310 	orr.w	r3, r3, #16
 8001f4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f50:	4b30      	ldr	r3, [pc, #192]	; (8002014 <HAL_InitTick+0xe4>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	f003 0310 	and.w	r3, r3, #16
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f5c:	f107 0210 	add.w	r2, r7, #16
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f004 fa70 	bl	800644c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f6c:	6a3b      	ldr	r3, [r7, #32]
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d103      	bne.n	8001f7e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f76:	f004 fa41 	bl	80063fc <HAL_RCC_GetPCLK1Freq>
 8001f7a:	6378      	str	r0, [r7, #52]	; 0x34
 8001f7c:	e004      	b.n	8001f88 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f7e:	f004 fa3d 	bl	80063fc <HAL_RCC_GetPCLK1Freq>
 8001f82:	4603      	mov	r3, r0
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f8a:	4a23      	ldr	r2, [pc, #140]	; (8002018 <HAL_InitTick+0xe8>)
 8001f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f90:	0c9b      	lsrs	r3, r3, #18
 8001f92:	3b01      	subs	r3, #1
 8001f94:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f96:	4b21      	ldr	r3, [pc, #132]	; (800201c <HAL_InitTick+0xec>)
 8001f98:	4a21      	ldr	r2, [pc, #132]	; (8002020 <HAL_InitTick+0xf0>)
 8001f9a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f9c:	4b1f      	ldr	r3, [pc, #124]	; (800201c <HAL_InitTick+0xec>)
 8001f9e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fa2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001fa4:	4a1d      	ldr	r2, [pc, #116]	; (800201c <HAL_InitTick+0xec>)
 8001fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001faa:	4b1c      	ldr	r3, [pc, #112]	; (800201c <HAL_InitTick+0xec>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb0:	4b1a      	ldr	r3, [pc, #104]	; (800201c <HAL_InitTick+0xec>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb6:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_InitTick+0xec>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001fbc:	4817      	ldr	r0, [pc, #92]	; (800201c <HAL_InitTick+0xec>)
 8001fbe:	f004 fa77 	bl	80064b0 <HAL_TIM_Base_Init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001fc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d11b      	bne.n	8002008 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001fd0:	4812      	ldr	r0, [pc, #72]	; (800201c <HAL_InitTick+0xec>)
 8001fd2:	f004 fac7 	bl	8006564 <HAL_TIM_Base_Start_IT>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001fdc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d111      	bne.n	8002008 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fe4:	2036      	movs	r0, #54	; 0x36
 8001fe6:	f000 ff0f 	bl	8002e08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b0f      	cmp	r3, #15
 8001fee:	d808      	bhi.n	8002002 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	2036      	movs	r0, #54	; 0x36
 8001ff6:	f000 feeb 	bl	8002dd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <HAL_InitTick+0xf4>)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	e002      	b.n	8002008 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002008:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800200c:	4618      	mov	r0, r3
 800200e:	3738      	adds	r7, #56	; 0x38
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40023800 	.word	0x40023800
 8002018:	431bde83 	.word	0x431bde83
 800201c:	20000258 	.word	0x20000258
 8002020:	40001000 	.word	0x40001000
 8002024:	20000004 	.word	0x20000004

08002028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800202c:	e7fe      	b.n	800202c <NMI_Handler+0x4>

0800202e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002032:	e7fe      	b.n	8002032 <HardFault_Handler+0x4>

08002034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002038:	e7fe      	b.n	8002038 <MemManage_Handler+0x4>

0800203a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203e:	e7fe      	b.n	800203e <BusFault_Handler+0x4>

08002040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002044:	e7fe      	b.n	8002044 <UsageFault_Handler+0x4>

08002046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002058:	4802      	ldr	r0, [pc, #8]	; (8002064 <I2C1_EV_IRQHandler+0x10>)
 800205a:	f001 fe5b 	bl	8003d14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	200000b0 	.word	0x200000b0

08002068 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <USART2_IRQHandler+0x10>)
 800206e:	f004 fe31 	bl	8006cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000104 	.word	0x20000104

0800207c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002080:	4802      	ldr	r0, [pc, #8]	; (800208c <TIM6_DAC_IRQHandler+0x10>)
 8002082:	f004 fadf 	bl	8006644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000258 	.word	0x20000258

08002090 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	e00a      	b.n	80020b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020a2:	f3af 8000 	nop.w
 80020a6:	4601      	mov	r1, r0
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	1c5a      	adds	r2, r3, #1
 80020ac:	60ba      	str	r2, [r7, #8]
 80020ae:	b2ca      	uxtb	r2, r1
 80020b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	3301      	adds	r3, #1
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	697a      	ldr	r2, [r7, #20]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	429a      	cmp	r2, r3
 80020be:	dbf0      	blt.n	80020a2 <_read+0x12>
  }

  return len;
 80020c0:	687b      	ldr	r3, [r7, #4]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3718      	adds	r7, #24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <_close>:
  }
  return len;
}

int _close(int file)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
 80020ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020f2:	605a      	str	r2, [r3, #4]
  return 0;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <_isatty>:

int _isatty(int file)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800213c:	4a14      	ldr	r2, [pc, #80]	; (8002190 <_sbrk+0x5c>)
 800213e:	4b15      	ldr	r3, [pc, #84]	; (8002194 <_sbrk+0x60>)
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002150:	4b11      	ldr	r3, [pc, #68]	; (8002198 <_sbrk+0x64>)
 8002152:	4a12      	ldr	r2, [pc, #72]	; (800219c <_sbrk+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	429a      	cmp	r2, r3
 8002162:	d207      	bcs.n	8002174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002164:	f009 ff4a 	bl	800bffc <__errno>
 8002168:	4603      	mov	r3, r0
 800216a:	220c      	movs	r2, #12
 800216c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800216e:	f04f 33ff 	mov.w	r3, #4294967295
 8002172:	e009      	b.n	8002188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002174:	4b08      	ldr	r3, [pc, #32]	; (8002198 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800217a:	4b07      	ldr	r3, [pc, #28]	; (8002198 <_sbrk+0x64>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <_sbrk+0x64>)
 8002184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002186:	68fb      	ldr	r3, [r7, #12]
}
 8002188:	4618      	mov	r0, r3
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20020000 	.word	0x20020000
 8002194:	00000400 	.word	0x00000400
 8002198:	200002a0 	.word	0x200002a0
 800219c:	20004de0 	.word	0x20004de0

080021a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <SystemInit+0x20>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021aa:	4a05      	ldr	r2, [pc, #20]	; (80021c0 <SystemInit+0x20>)
 80021ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <update_crc>:
 */

#include <xl430.h>

void update_crc(uint16_t crc_accum, uint8_t *data_blk_ptr,
		uint16_t data_blk_size) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80021d0:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80021d4:	6019      	str	r1, [r3, #0]
 80021d6:	4611      	mov	r1, r2
 80021d8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80021dc:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80021e0:	4602      	mov	r2, r0
 80021e2:	801a      	strh	r2, [r3, #0]
 80021e4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80021e8:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80021ec:	460a      	mov	r2, r1
 80021ee:	801a      	strh	r2, [r3, #0]
	uint16_t i, j;
	uint16_t crc_table[256] = { 0x0000, 0x8005, 0x800F, 0x000A, 0x801B, 0x001E,
 80021f0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80021f4:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 80021f8:	4a3c      	ldr	r2, [pc, #240]	; (80022ec <update_crc+0x128>)
 80021fa:	4618      	mov	r0, r3
 80021fc:	4611      	mov	r1, r2
 80021fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002202:	461a      	mov	r2, r3
 8002204:	f009 ff27 	bl	800c056 <memcpy>
			0x8257, 0x0252, 0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E,
			0x0264, 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
			0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D,
			0x8207, 0x0202 };

	for (j = 0; j < data_blk_size; j++) {
 8002208:	2300      	movs	r3, #0
 800220a:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 800220e:	e031      	b.n	8002274 <update_crc+0xb0>
		i = ((uint16_t) (crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8002210:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002214:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	b29a      	uxth	r2, r3
 800221e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8002222:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8002226:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 800222a:	6809      	ldr	r1, [r1, #0]
 800222c:	440b      	add	r3, r1
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b29b      	uxth	r3, r3
 8002232:	4053      	eors	r3, r2
 8002234:	b29b      	uxth	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	f8a7 320a 	strh.w	r3, [r7, #522]	; 0x20a
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 800223c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002240:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	021b      	lsls	r3, r3, #8
 8002248:	b21a      	sxth	r2, r3
 800224a:	f8b7 120a 	ldrh.w	r1, [r7, #522]	; 0x20a
 800224e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002252:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8002256:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800225a:	b21b      	sxth	r3, r3
 800225c:	4053      	eors	r3, r2
 800225e:	b21a      	sxth	r2, r3
 8002260:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002264:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8002268:	801a      	strh	r2, [r3, #0]
	for (j = 0; j < data_blk_size; j++) {
 800226a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800226e:	3301      	adds	r3, #1
 8002270:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8002274:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002278:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800227c:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	429a      	cmp	r2, r3
 8002284:	d3c4      	bcc.n	8002210 <update_crc+0x4c>
	}

	uint8_t crc_l = (uint8_t) (crc_accum & 0x00FF);
 8002286:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800228a:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
	uint8_t crc_h = (uint8_t) ((crc_accum >> 8) & 0x00FF);
 8002294:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8002298:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c

	data_blk_ptr[data_blk_size] = crc_l;
 80022a6:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80022aa:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	f507 7204 	add.w	r2, r7, #528	; 0x210
 80022b4:	f5a2 7204 	sub.w	r2, r2, #528	; 0x210
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	4413      	add	r3, r2
 80022bc:	f897 220d 	ldrb.w	r2, [r7, #525]	; 0x20d
 80022c0:	701a      	strb	r2, [r3, #0]
	data_blk_ptr[data_blk_size + 1] = crc_h;
 80022c2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80022c6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	f507 7204 	add.w	r2, r7, #528	; 0x210
 80022d2:	f5a2 7204 	sub.w	r2, r2, #528	; 0x210
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	4413      	add	r3, r2
 80022da:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80022de:	701a      	strb	r2, [r3, #0]
}
 80022e0:	bf00      	nop
 80022e2:	f507 7704 	add.w	r7, r7, #528	; 0x210
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	0800cc6c 	.word	0x0800cc6c

080022f0 <xl430Cmd>:

void xl430Cmd(uint8_t id, uint8_t instruction, uint8_t *param, uint16_t param_len) {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	603a      	str	r2, [r7, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
 80022fe:	460b      	mov	r3, r1
 8002300:	71bb      	strb	r3, [r7, #6]
 8002302:	4613      	mov	r3, r2
 8002304:	80bb      	strh	r3, [r7, #4]
	uint16_t total_len = param_len + 10;
 8002306:	88bb      	ldrh	r3, [r7, #4]
 8002308:	330a      	adds	r3, #10
 800230a:	81bb      	strh	r3, [r7, #12]
	uint8_t len_l = (uint8_t) ((param_len + 3) & 0x00FF);
 800230c:	88bb      	ldrh	r3, [r7, #4]
 800230e:	b2db      	uxtb	r3, r3
 8002310:	3303      	adds	r3, #3
 8002312:	72fb      	strb	r3, [r7, #11]
	uint8_t len_h = (uint8_t) (((param_len + 3) >> 8) & 0x00FF);
 8002314:	88bb      	ldrh	r3, [r7, #4]
 8002316:	3303      	adds	r3, #3
 8002318:	121b      	asrs	r3, r3, #8
 800231a:	72bb      	strb	r3, [r7, #10]

	tx_packet[0] = 0xFF;
 800231c:	4b20      	ldr	r3, [pc, #128]	; (80023a0 <xl430Cmd+0xb0>)
 800231e:	22ff      	movs	r2, #255	; 0xff
 8002320:	701a      	strb	r2, [r3, #0]
	tx_packet[1] = 0xFF;
 8002322:	4b1f      	ldr	r3, [pc, #124]	; (80023a0 <xl430Cmd+0xb0>)
 8002324:	22ff      	movs	r2, #255	; 0xff
 8002326:	705a      	strb	r2, [r3, #1]
	tx_packet[2] = 0xFD;
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <xl430Cmd+0xb0>)
 800232a:	22fd      	movs	r2, #253	; 0xfd
 800232c:	709a      	strb	r2, [r3, #2]
	tx_packet[3] = 0x00;
 800232e:	4b1c      	ldr	r3, [pc, #112]	; (80023a0 <xl430Cmd+0xb0>)
 8002330:	2200      	movs	r2, #0
 8002332:	70da      	strb	r2, [r3, #3]
	tx_packet[4] = id;
 8002334:	4a1a      	ldr	r2, [pc, #104]	; (80023a0 <xl430Cmd+0xb0>)
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	7113      	strb	r3, [r2, #4]
	tx_packet[5] = len_l;
 800233a:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <xl430Cmd+0xb0>)
 800233c:	7afb      	ldrb	r3, [r7, #11]
 800233e:	7153      	strb	r3, [r2, #5]
	tx_packet[6] = len_h;
 8002340:	4a17      	ldr	r2, [pc, #92]	; (80023a0 <xl430Cmd+0xb0>)
 8002342:	7abb      	ldrb	r3, [r7, #10]
 8002344:	7193      	strb	r3, [r2, #6]
	tx_packet[7] = instruction;
 8002346:	4a16      	ldr	r2, [pc, #88]	; (80023a0 <xl430Cmd+0xb0>)
 8002348:	79bb      	ldrb	r3, [r7, #6]
 800234a:	71d3      	strb	r3, [r2, #7]

	for (uint8_t i = 0; i < param_len; i++) {
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	e00a      	b.n	8002368 <xl430Cmd+0x78>
		tx_packet[8 + i] = param[i];
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	441a      	add	r2, r3
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	3308      	adds	r3, #8
 800235c:	7811      	ldrb	r1, [r2, #0]
 800235e:	4a10      	ldr	r2, [pc, #64]	; (80023a0 <xl430Cmd+0xb0>)
 8002360:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < param_len; i++) {
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	3301      	adds	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	b29b      	uxth	r3, r3
 800236c:	88ba      	ldrh	r2, [r7, #4]
 800236e:	429a      	cmp	r2, r3
 8002370:	d8ef      	bhi.n	8002352 <xl430Cmd+0x62>
	}

	update_crc(0, tx_packet, (total_len - 2));
 8002372:	89bb      	ldrh	r3, [r7, #12]
 8002374:	3b02      	subs	r3, #2
 8002376:	b29b      	uxth	r3, r3
 8002378:	461a      	mov	r2, r3
 800237a:	4909      	ldr	r1, [pc, #36]	; (80023a0 <xl430Cmd+0xb0>)
 800237c:	2000      	movs	r0, #0
 800237e:	f7ff ff21 	bl	80021c4 <update_crc>

//	HAL_HalfDuplex_EnableTransmitter(&huart3);

	HAL_UART_Transmit(&huart3, tx_packet, total_len, HAL_MAX_DELAY);
 8002382:	89ba      	ldrh	r2, [r7, #12]
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
 8002388:	4905      	ldr	r1, [pc, #20]	; (80023a0 <xl430Cmd+0xb0>)
 800238a:	4806      	ldr	r0, [pc, #24]	; (80023a4 <xl430Cmd+0xb4>)
 800238c:	f004 fbe0 	bl	8006b50 <HAL_UART_Transmit>

//	HAL_HalfDuplex_EnableReceiver(&huart3);

	osDelay(10);
 8002390:	200a      	movs	r0, #10
 8002392:	f005 fd27 	bl	8007de4 <osDelay>
}
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000218 	.word	0x20000218
 80023a4:	20000148 	.word	0x20000148

080023a8 <xl430TorqueEnable>:
	data[2] = baudrate_mode;

	xl430Cmd(id, 0x03, data, 3);
}

void xl430TorqueEnable(uint8_t id, uint8_t Torque_mode) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	460a      	mov	r2, r1
 80023b2:	71fb      	strb	r3, [r7, #7]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71bb      	strb	r3, [r7, #6]
	uint8_t data[3] = { 0x00 };
 80023b8:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <xl430TorqueEnable+0x3c>)
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	81bb      	strh	r3, [r7, #12]
 80023be:	2300      	movs	r3, #0
 80023c0:	73bb      	strb	r3, [r7, #14]
	data[0] = 0x40;
 80023c2:	2340      	movs	r3, #64	; 0x40
 80023c4:	733b      	strb	r3, [r7, #12]
	data[1] = 0x00;
 80023c6:	2300      	movs	r3, #0
 80023c8:	737b      	strb	r3, [r7, #13]
	data[2] = Torque_mode;
 80023ca:	79bb      	ldrb	r3, [r7, #6]
 80023cc:	73bb      	strb	r3, [r7, #14]

	xl430Cmd(id, 0x03, data, 3);
 80023ce:	f107 020c 	add.w	r2, r7, #12
 80023d2:	79f8      	ldrb	r0, [r7, #7]
 80023d4:	2303      	movs	r3, #3
 80023d6:	2103      	movs	r1, #3
 80023d8:	f7ff ff8a 	bl	80022f0 <xl430Cmd>
}
 80023dc:	bf00      	nop
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	0800ce6c 	.word	0x0800ce6c

080023e8 <xl430GoalPos>:

void xl430GoalPos(uint8_t id, uint32_t angle) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	6039      	str	r1, [r7, #0]
 80023f2:	71fb      	strb	r3, [r7, #7]
	/* Angle Range : 0 ~ 360*/
	uint8_t data[6] = { 0x00 };
 80023f4:	2300      	movs	r3, #0
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	2300      	movs	r3, #0
 80023fa:	82bb      	strh	r3, [r7, #20]
	uint32_t pos = (uint32_t)(((float)4096 / (float)360) * (float)angle);
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	ee07 3a90 	vmov	s15, r3
 8002402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002406:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800244c <xl430GoalPos+0x64>
 800240a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800240e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002412:	ee17 3a90 	vmov	r3, s15
 8002416:	60fb      	str	r3, [r7, #12]

	data[0] = 0x74;
 8002418:	2374      	movs	r3, #116	; 0x74
 800241a:	743b      	strb	r3, [r7, #16]
	data[1] = 0x00;
 800241c:	2300      	movs	r3, #0
 800241e:	747b      	strb	r3, [r7, #17]
	data[2] = *((uint8_t*) (&pos));
 8002420:	f107 030c 	add.w	r3, r7, #12
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	74bb      	strb	r3, [r7, #18]
	data[3] = *((uint8_t*) (&pos) + 1);
 8002428:	7b7b      	ldrb	r3, [r7, #13]
 800242a:	74fb      	strb	r3, [r7, #19]
	data[4] = *((uint8_t*) (&pos) + 2);
 800242c:	7bbb      	ldrb	r3, [r7, #14]
 800242e:	753b      	strb	r3, [r7, #20]
	data[5] = *((uint8_t*) (&pos) + 3);
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	757b      	strb	r3, [r7, #21]

	xl430Cmd(id, 0x03, data, 6);
 8002434:	f107 0210 	add.w	r2, r7, #16
 8002438:	79f8      	ldrb	r0, [r7, #7]
 800243a:	2306      	movs	r3, #6
 800243c:	2103      	movs	r1, #3
 800243e:	f7ff ff57 	bl	80022f0 <xl430Cmd>
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	41360b61 	.word	0x41360b61

08002450 <xl430ProfVelo>:
	HAL_UART_Transmit(&huart3, tx_packet, 10, HAL_MAX_DELAY);

	HAL_HalfDuplex_EnableReceiver(&huart3);
}

void xl430ProfVelo(uint8_t id, uint32_t value) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	6039      	str	r1, [r7, #0]
 800245a:	71fb      	strb	r3, [r7, #7]
	/* value: 0 ~ 32767
	 * 1 = 0.229 [rev/min]
	 * */
	uint8_t data[6] = { 0x00 };
 800245c:	2300      	movs	r3, #0
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	2300      	movs	r3, #0
 8002462:	81bb      	strh	r3, [r7, #12]
	data[0] = 0x70;
 8002464:	2370      	movs	r3, #112	; 0x70
 8002466:	723b      	strb	r3, [r7, #8]
	data[1] = 0x00;
 8002468:	2300      	movs	r3, #0
 800246a:	727b      	strb	r3, [r7, #9]
	data[2] = *((uint8_t*) (&value));
 800246c:	463b      	mov	r3, r7
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	72bb      	strb	r3, [r7, #10]
	data[3] = *((uint8_t*) (&value) + 1);
 8002472:	787b      	ldrb	r3, [r7, #1]
 8002474:	72fb      	strb	r3, [r7, #11]
	data[4] = *((uint8_t*) (&value) + 2);
 8002476:	78bb      	ldrb	r3, [r7, #2]
 8002478:	733b      	strb	r3, [r7, #12]
	data[5] = *((uint8_t*) (&value) + 3);
 800247a:	78fb      	ldrb	r3, [r7, #3]
 800247c:	737b      	strb	r3, [r7, #13]

	xl430Cmd(id, 0x03, data, 6);
 800247e:	f107 0208 	add.w	r2, r7, #8
 8002482:	79f8      	ldrb	r0, [r7, #7]
 8002484:	2306      	movs	r3, #6
 8002486:	2103      	movs	r1, #3
 8002488:	f7ff ff32 	bl	80022f0 <xl430Cmd>
}
 800248c:	bf00      	nop
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002494:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002498:	480d      	ldr	r0, [pc, #52]	; (80024d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800249a:	490e      	ldr	r1, [pc, #56]	; (80024d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800249c:	4a0e      	ldr	r2, [pc, #56]	; (80024d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024a0:	e002      	b.n	80024a8 <LoopCopyDataInit>

080024a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a6:	3304      	adds	r3, #4

080024a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024ac:	d3f9      	bcc.n	80024a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ae:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024b0:	4c0b      	ldr	r4, [pc, #44]	; (80024e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b4:	e001      	b.n	80024ba <LoopFillZerobss>

080024b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b8:	3204      	adds	r2, #4

080024ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024bc:	d3fb      	bcc.n	80024b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024be:	f7ff fe6f 	bl	80021a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024c2:	f009 fda1 	bl	800c008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024c6:	f7fe f941 	bl	800074c <main>
  bx  lr    
 80024ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024d4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80024d8:	0800d174 	.word	0x0800d174
  ldr r2, =_sbss
 80024dc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80024e0:	20004ddc 	.word	0x20004ddc

080024e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e4:	e7fe      	b.n	80024e4 <ADC_IRQHandler>
	...

080024e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024ec:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <HAL_Init+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a0d      	ldr	r2, [pc, #52]	; (8002528 <HAL_Init+0x40>)
 80024f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_Init+0x40>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a0a      	ldr	r2, [pc, #40]	; (8002528 <HAL_Init+0x40>)
 80024fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002504:	4b08      	ldr	r3, [pc, #32]	; (8002528 <HAL_Init+0x40>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a07      	ldr	r2, [pc, #28]	; (8002528 <HAL_Init+0x40>)
 800250a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002510:	2003      	movs	r0, #3
 8002512:	f000 fc52 	bl	8002dba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002516:	200f      	movs	r0, #15
 8002518:	f7ff fd0a 	bl	8001f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800251c:	f7ff fbb0 	bl	8001c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40023c00 	.word	0x40023c00

0800252c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_IncTick+0x20>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x24>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4413      	add	r3, r2
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <HAL_IncTick+0x24>)
 800253e:	6013      	str	r3, [r2, #0]
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000008 	.word	0x20000008
 8002550:	200002a4 	.word	0x200002a4

08002554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return uwTick;
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <HAL_GetTick+0x14>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	200002a4 	.word	0x200002a4

0800256c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002574:	f7ff ffee 	bl	8002554 <HAL_GetTick>
 8002578:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002584:	d005      	beq.n	8002592 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002586:	4b0a      	ldr	r3, [pc, #40]	; (80025b0 <HAL_Delay+0x44>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4413      	add	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002592:	bf00      	nop
 8002594:	f7ff ffde 	bl	8002554 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d8f7      	bhi.n	8002594 <HAL_Delay+0x28>
  {
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000008 	.word	0x20000008

080025b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e0ed      	b.n	80027a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d102      	bne.n	80025d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff fb80 	bl	8001cd8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025e8:	f7ff ffb4 	bl	8002554 <HAL_GetTick>
 80025ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025ee:	e012      	b.n	8002616 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025f0:	f7ff ffb0 	bl	8002554 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b0a      	cmp	r3, #10
 80025fc:	d90b      	bls.n	8002616 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002602:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2205      	movs	r2, #5
 800260e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e0c5      	b.n	80027a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0e5      	beq.n	80025f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0202 	bic.w	r2, r2, #2
 8002632:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002634:	f7ff ff8e 	bl	8002554 <HAL_GetTick>
 8002638:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800263a:	e012      	b.n	8002662 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800263c:	f7ff ff8a 	bl	8002554 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b0a      	cmp	r3, #10
 8002648:	d90b      	bls.n	8002662 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2205      	movs	r2, #5
 800265a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e09f      	b.n	80027a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1e5      	bne.n	800263c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7e1b      	ldrb	r3, [r3, #24]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d108      	bne.n	800268a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	e007      	b.n	800269a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002698:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7e5b      	ldrb	r3, [r3, #25]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d108      	bne.n	80026b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	e007      	b.n	80026c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7e9b      	ldrb	r3, [r3, #26]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d108      	bne.n	80026de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0220 	orr.w	r2, r2, #32
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	e007      	b.n	80026ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0220 	bic.w	r2, r2, #32
 80026ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	7edb      	ldrb	r3, [r3, #27]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d108      	bne.n	8002708 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0210 	bic.w	r2, r2, #16
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	e007      	b.n	8002718 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0210 	orr.w	r2, r2, #16
 8002716:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	7f1b      	ldrb	r3, [r3, #28]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d108      	bne.n	8002732 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0208 	orr.w	r2, r2, #8
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e007      	b.n	8002742 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0208 	bic.w	r2, r2, #8
 8002740:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	7f5b      	ldrb	r3, [r3, #29]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d108      	bne.n	800275c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0204 	orr.w	r2, r2, #4
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	e007      	b.n	800276c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0204 	bic.w	r2, r2, #4
 800276a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	431a      	orrs	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	431a      	orrs	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	ea42 0103 	orr.w	r1, r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	1e5a      	subs	r2, r3, #1
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80027c4:	7cfb      	ldrb	r3, [r7, #19]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d003      	beq.n	80027d2 <HAL_CAN_ConfigFilter+0x26>
 80027ca:	7cfb      	ldrb	r3, [r7, #19]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	f040 80be 	bne.w	800294e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80027d2:	4b65      	ldr	r3, [pc, #404]	; (8002968 <HAL_CAN_ConfigFilter+0x1bc>)
 80027d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027dc:	f043 0201 	orr.w	r2, r3, #1
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027ec:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002800:	021b      	lsls	r3, r3, #8
 8002802:	431a      	orrs	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	2201      	movs	r2, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	43db      	mvns	r3, r3
 8002824:	401a      	ands	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d123      	bne.n	800287c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	43db      	mvns	r3, r3
 800283e:	401a      	ands	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002856:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	3248      	adds	r2, #72	; 0x48
 800285c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002870:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002872:	6979      	ldr	r1, [r7, #20]
 8002874:	3348      	adds	r3, #72	; 0x48
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	440b      	add	r3, r1
 800287a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d122      	bne.n	80028ca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	431a      	orrs	r2, r3
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	3248      	adds	r2, #72	; 0x48
 80028aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028c0:	6979      	ldr	r1, [r7, #20]
 80028c2:	3348      	adds	r3, #72	; 0x48
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	440b      	add	r3, r1
 80028c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d109      	bne.n	80028e6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	43db      	mvns	r3, r3
 80028dc:	401a      	ands	r2, r3
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80028e4:	e007      	b.n	80028f6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d109      	bne.n	8002912 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	43db      	mvns	r3, r3
 8002908:	401a      	ands	r2, r3
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002910:	e007      	b.n	8002922 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	431a      	orrs	r2, r3
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	431a      	orrs	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002940:	f023 0201 	bic.w	r2, r3, #1
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	e006      	b.n	800295c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002952:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
  }
}
 800295c:	4618      	mov	r0, r3
 800295e:	371c      	adds	r7, #28
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	40006400 	.word	0x40006400

0800296c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3020 	ldrb.w	r3, [r3, #32]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b01      	cmp	r3, #1
 800297e:	d12e      	bne.n	80029de <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0201 	bic.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002998:	f7ff fddc 	bl	8002554 <HAL_GetTick>
 800299c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800299e:	e012      	b.n	80029c6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029a0:	f7ff fdd8 	bl	8002554 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b0a      	cmp	r3, #10
 80029ac:	d90b      	bls.n	80029c6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2205      	movs	r2, #5
 80029be:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e012      	b.n	80029ec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e5      	bne.n	80029a0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80029da:	2300      	movs	r3, #0
 80029dc:	e006      	b.n	80029ec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
  }
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b089      	sub	sp, #36	; 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
 8002a00:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a08:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a12:	7ffb      	ldrb	r3, [r7, #31]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d003      	beq.n	8002a20 <HAL_CAN_AddTxMessage+0x2c>
 8002a18:	7ffb      	ldrb	r3, [r7, #31]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	f040 80b8 	bne.w	8002b90 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10a      	bne.n	8002a40 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d105      	bne.n	8002a40 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 80a0 	beq.w	8002b80 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	0e1b      	lsrs	r3, r3, #24
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d907      	bls.n	8002a60 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e09e      	b.n	8002b9e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002a60:	2201      	movs	r2, #1
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	409a      	lsls	r2, r3
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10d      	bne.n	8002a8e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a7c:	68f9      	ldr	r1, [r7, #12]
 8002a7e:	6809      	ldr	r1, [r1, #0]
 8002a80:	431a      	orrs	r2, r3
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	3318      	adds	r3, #24
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	440b      	add	r3, r1
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	e00f      	b.n	8002aae <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a98:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a9e:	68f9      	ldr	r1, [r7, #12]
 8002aa0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002aa2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3318      	adds	r3, #24
 8002aa8:	011b      	lsls	r3, r3, #4
 8002aaa:	440b      	add	r3, r1
 8002aac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	691a      	ldr	r2, [r3, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	3318      	adds	r3, #24
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	440b      	add	r3, r1
 8002abe:	3304      	adds	r3, #4
 8002ac0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	7d1b      	ldrb	r3, [r3, #20]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d111      	bne.n	8002aee <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	3318      	adds	r3, #24
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	6811      	ldr	r1, [r2, #0]
 8002ade:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3318      	adds	r3, #24
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	440b      	add	r3, r1
 8002aea:	3304      	adds	r3, #4
 8002aec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3307      	adds	r3, #7
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	061a      	lsls	r2, r3, #24
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3306      	adds	r3, #6
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	041b      	lsls	r3, r3, #16
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3305      	adds	r3, #5
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	021b      	lsls	r3, r3, #8
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	3204      	adds	r2, #4
 8002b0e:	7812      	ldrb	r2, [r2, #0]
 8002b10:	4610      	mov	r0, r2
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	6811      	ldr	r1, [r2, #0]
 8002b16:	ea43 0200 	orr.w	r2, r3, r0
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	011b      	lsls	r3, r3, #4
 8002b1e:	440b      	add	r3, r1
 8002b20:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002b24:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3303      	adds	r3, #3
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	061a      	lsls	r2, r3, #24
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3302      	adds	r3, #2
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	041b      	lsls	r3, r3, #16
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	4313      	orrs	r3, r2
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	7812      	ldrb	r2, [r2, #0]
 8002b46:	4610      	mov	r0, r2
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	6811      	ldr	r1, [r2, #0]
 8002b4c:	ea43 0200 	orr.w	r2, r3, r0
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	440b      	add	r3, r1
 8002b56:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002b5a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	3318      	adds	r3, #24
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	4413      	add	r3, r2
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	6811      	ldr	r1, [r2, #0]
 8002b6e:	f043 0201 	orr.w	r2, r3, #1
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	3318      	adds	r3, #24
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	440b      	add	r3, r1
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	e00e      	b.n	8002b9e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e006      	b.n	8002b9e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
  }
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3724      	adds	r7, #36	; 0x24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b085      	sub	sp, #20
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bbc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002bbe:	7afb      	ldrb	r3, [r7, #11]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d002      	beq.n	8002bca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002bc4:	7afb      	ldrb	r3, [r7, #11]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d11d      	bne.n	8002c06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	3301      	adds	r3, #1
 8002c04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002c06:	68fb      	ldr	r3, [r7, #12]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c24:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d002      	beq.n	8002c32 <HAL_CAN_ActivateNotification+0x1e>
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d109      	bne.n	8002c46 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6959      	ldr	r1, [r3, #20]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c42:	2300      	movs	r3, #0
 8002c44:	e006      	b.n	8002c54 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
  }
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <__NVIC_SetPriorityGrouping>:
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c92:	4a04      	ldr	r2, [pc, #16]	; (8002ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	60d3      	str	r3, [r2, #12]
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <__NVIC_GetPriorityGrouping>:
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cac:	4b04      	ldr	r3, [pc, #16]	; (8002cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	0a1b      	lsrs	r3, r3, #8
 8002cb2:	f003 0307 	and.w	r3, r3, #7
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <__NVIC_EnableIRQ>:
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	db0b      	blt.n	8002cee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	f003 021f 	and.w	r2, r3, #31
 8002cdc:	4907      	ldr	r1, [pc, #28]	; (8002cfc <__NVIC_EnableIRQ+0x38>)
 8002cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce2:	095b      	lsrs	r3, r3, #5
 8002ce4:	2001      	movs	r0, #1
 8002ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8002cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	e000e100 	.word	0xe000e100

08002d00 <__NVIC_SetPriority>:
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	db0a      	blt.n	8002d2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	490c      	ldr	r1, [pc, #48]	; (8002d4c <__NVIC_SetPriority+0x4c>)
 8002d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1e:	0112      	lsls	r2, r2, #4
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	440b      	add	r3, r1
 8002d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d28:	e00a      	b.n	8002d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	4908      	ldr	r1, [pc, #32]	; (8002d50 <__NVIC_SetPriority+0x50>)
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	3b04      	subs	r3, #4
 8002d38:	0112      	lsls	r2, r2, #4
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	761a      	strb	r2, [r3, #24]
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000e100 	.word	0xe000e100
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <NVIC_EncodePriority>:
{
 8002d54:	b480      	push	{r7}
 8002d56:	b089      	sub	sp, #36	; 0x24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f1c3 0307 	rsb	r3, r3, #7
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	bf28      	it	cs
 8002d72:	2304      	movcs	r3, #4
 8002d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3304      	adds	r3, #4
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d902      	bls.n	8002d84 <NVIC_EncodePriority+0x30>
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3b03      	subs	r3, #3
 8002d82:	e000      	b.n	8002d86 <NVIC_EncodePriority+0x32>
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d88:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	401a      	ands	r2, r3
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	fa01 f303 	lsl.w	r3, r1, r3
 8002da6:	43d9      	mvns	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dac:	4313      	orrs	r3, r2
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3724      	adds	r7, #36	; 0x24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ff4c 	bl	8002c60 <__NVIC_SetPriorityGrouping>
}
 8002dc8:	bf00      	nop
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de2:	f7ff ff61 	bl	8002ca8 <__NVIC_GetPriorityGrouping>
 8002de6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	68b9      	ldr	r1, [r7, #8]
 8002dec:	6978      	ldr	r0, [r7, #20]
 8002dee:	f7ff ffb1 	bl	8002d54 <NVIC_EncodePriority>
 8002df2:	4602      	mov	r2, r0
 8002df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df8:	4611      	mov	r1, r2
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff ff80 	bl	8002d00 <__NVIC_SetPriority>
}
 8002e00:	bf00      	nop
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff ff54 	bl	8002cc4 <__NVIC_EnableIRQ>
}
 8002e1c:	bf00      	nop
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e32:	f7ff fb8f 	bl	8002554 <HAL_GetTick>
 8002e36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d008      	beq.n	8002e56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2280      	movs	r2, #128	; 0x80
 8002e48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e052      	b.n	8002efc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0216 	bic.w	r2, r2, #22
 8002e64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <HAL_DMA_Abort+0x62>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d007      	beq.n	8002e96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0208 	bic.w	r2, r2, #8
 8002e94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 0201 	bic.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea6:	e013      	b.n	8002ed0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ea8:	f7ff fb54 	bl	8002554 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b05      	cmp	r3, #5
 8002eb4:	d90c      	bls.n	8002ed0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2220      	movs	r2, #32
 8002eba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2203      	movs	r2, #3
 8002ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e015      	b.n	8002efc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1e4      	bne.n	8002ea8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee2:	223f      	movs	r2, #63	; 0x3f
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d004      	beq.n	8002f22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2280      	movs	r2, #128	; 0x80
 8002f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e00c      	b.n	8002f3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2205      	movs	r2, #5
 8002f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0201 	bic.w	r2, r2, #1
 8002f38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f56:	b2db      	uxtb	r3, r3
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	; 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	e16b      	b.n	8003258 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f80:	2201      	movs	r2, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	f040 815a 	bne.w	8003252 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d005      	beq.n	8002fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d130      	bne.n	8003018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fec:	2201      	movs	r2, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 0201 	and.w	r2, r3, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	2b03      	cmp	r3, #3
 8003022:	d017      	beq.n	8003054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d123      	bne.n	80030a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	08da      	lsrs	r2, r3, #3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3208      	adds	r2, #8
 8003068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	220f      	movs	r2, #15
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	691a      	ldr	r2, [r3, #16]
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	08da      	lsrs	r2, r3, #3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3208      	adds	r2, #8
 80030a2:	69b9      	ldr	r1, [r7, #24]
 80030a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	2203      	movs	r2, #3
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0203 	and.w	r2, r3, #3
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 80b4 	beq.w	8003252 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	4b60      	ldr	r3, [pc, #384]	; (8003270 <HAL_GPIO_Init+0x30c>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f2:	4a5f      	ldr	r2, [pc, #380]	; (8003270 <HAL_GPIO_Init+0x30c>)
 80030f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030f8:	6453      	str	r3, [r2, #68]	; 0x44
 80030fa:	4b5d      	ldr	r3, [pc, #372]	; (8003270 <HAL_GPIO_Init+0x30c>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003106:	4a5b      	ldr	r2, [pc, #364]	; (8003274 <HAL_GPIO_Init+0x310>)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	089b      	lsrs	r3, r3, #2
 800310c:	3302      	adds	r3, #2
 800310e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	220f      	movs	r2, #15
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a52      	ldr	r2, [pc, #328]	; (8003278 <HAL_GPIO_Init+0x314>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d02b      	beq.n	800318a <HAL_GPIO_Init+0x226>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a51      	ldr	r2, [pc, #324]	; (800327c <HAL_GPIO_Init+0x318>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d025      	beq.n	8003186 <HAL_GPIO_Init+0x222>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a50      	ldr	r2, [pc, #320]	; (8003280 <HAL_GPIO_Init+0x31c>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01f      	beq.n	8003182 <HAL_GPIO_Init+0x21e>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a4f      	ldr	r2, [pc, #316]	; (8003284 <HAL_GPIO_Init+0x320>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d019      	beq.n	800317e <HAL_GPIO_Init+0x21a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a4e      	ldr	r2, [pc, #312]	; (8003288 <HAL_GPIO_Init+0x324>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d013      	beq.n	800317a <HAL_GPIO_Init+0x216>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a4d      	ldr	r2, [pc, #308]	; (800328c <HAL_GPIO_Init+0x328>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00d      	beq.n	8003176 <HAL_GPIO_Init+0x212>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a4c      	ldr	r2, [pc, #304]	; (8003290 <HAL_GPIO_Init+0x32c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <HAL_GPIO_Init+0x20e>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a4b      	ldr	r2, [pc, #300]	; (8003294 <HAL_GPIO_Init+0x330>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d101      	bne.n	800316e <HAL_GPIO_Init+0x20a>
 800316a:	2307      	movs	r3, #7
 800316c:	e00e      	b.n	800318c <HAL_GPIO_Init+0x228>
 800316e:	2308      	movs	r3, #8
 8003170:	e00c      	b.n	800318c <HAL_GPIO_Init+0x228>
 8003172:	2306      	movs	r3, #6
 8003174:	e00a      	b.n	800318c <HAL_GPIO_Init+0x228>
 8003176:	2305      	movs	r3, #5
 8003178:	e008      	b.n	800318c <HAL_GPIO_Init+0x228>
 800317a:	2304      	movs	r3, #4
 800317c:	e006      	b.n	800318c <HAL_GPIO_Init+0x228>
 800317e:	2303      	movs	r3, #3
 8003180:	e004      	b.n	800318c <HAL_GPIO_Init+0x228>
 8003182:	2302      	movs	r3, #2
 8003184:	e002      	b.n	800318c <HAL_GPIO_Init+0x228>
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <HAL_GPIO_Init+0x228>
 800318a:	2300      	movs	r3, #0
 800318c:	69fa      	ldr	r2, [r7, #28]
 800318e:	f002 0203 	and.w	r2, r2, #3
 8003192:	0092      	lsls	r2, r2, #2
 8003194:	4093      	lsls	r3, r2
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800319c:	4935      	ldr	r1, [pc, #212]	; (8003274 <HAL_GPIO_Init+0x310>)
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	089b      	lsrs	r3, r3, #2
 80031a2:	3302      	adds	r3, #2
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031aa:	4b3b      	ldr	r3, [pc, #236]	; (8003298 <HAL_GPIO_Init+0x334>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	43db      	mvns	r3, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4013      	ands	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ce:	4a32      	ldr	r2, [pc, #200]	; (8003298 <HAL_GPIO_Init+0x334>)
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031d4:	4b30      	ldr	r3, [pc, #192]	; (8003298 <HAL_GPIO_Init+0x334>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031f8:	4a27      	ldr	r2, [pc, #156]	; (8003298 <HAL_GPIO_Init+0x334>)
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031fe:	4b26      	ldr	r3, [pc, #152]	; (8003298 <HAL_GPIO_Init+0x334>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003222:	4a1d      	ldr	r2, [pc, #116]	; (8003298 <HAL_GPIO_Init+0x334>)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003228:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_GPIO_Init+0x334>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800324c:	4a12      	ldr	r2, [pc, #72]	; (8003298 <HAL_GPIO_Init+0x334>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3301      	adds	r3, #1
 8003256:	61fb      	str	r3, [r7, #28]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	2b0f      	cmp	r3, #15
 800325c:	f67f ae90 	bls.w	8002f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003260:	bf00      	nop
 8003262:	bf00      	nop
 8003264:	3724      	adds	r7, #36	; 0x24
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40023800 	.word	0x40023800
 8003274:	40013800 	.word	0x40013800
 8003278:	40020000 	.word	0x40020000
 800327c:	40020400 	.word	0x40020400
 8003280:	40020800 	.word	0x40020800
 8003284:	40020c00 	.word	0x40020c00
 8003288:	40021000 	.word	0x40021000
 800328c:	40021400 	.word	0x40021400
 8003290:	40021800 	.word	0x40021800
 8003294:	40021c00 	.word	0x40021c00
 8003298:	40013c00 	.word	0x40013c00

0800329c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	807b      	strh	r3, [r7, #2]
 80032a8:	4613      	mov	r3, r2
 80032aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032ac:	787b      	ldrb	r3, [r7, #1]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b2:	887a      	ldrh	r2, [r7, #2]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032b8:	e003      	b.n	80032c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032ba:	887b      	ldrh	r3, [r7, #2]
 80032bc:	041a      	lsls	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	619a      	str	r2, [r3, #24]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
	...

080032d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e12b      	b.n	800353a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d106      	bne.n	80032fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7fe fd44 	bl	8001d84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2224      	movs	r2, #36	; 0x24
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0201 	bic.w	r2, r2, #1
 8003312:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003322:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003332:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003334:	f003 f862 	bl	80063fc <HAL_RCC_GetPCLK1Freq>
 8003338:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	4a81      	ldr	r2, [pc, #516]	; (8003544 <HAL_I2C_Init+0x274>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d807      	bhi.n	8003354 <HAL_I2C_Init+0x84>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a80      	ldr	r2, [pc, #512]	; (8003548 <HAL_I2C_Init+0x278>)
 8003348:	4293      	cmp	r3, r2
 800334a:	bf94      	ite	ls
 800334c:	2301      	movls	r3, #1
 800334e:	2300      	movhi	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	e006      	b.n	8003362 <HAL_I2C_Init+0x92>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4a7d      	ldr	r2, [pc, #500]	; (800354c <HAL_I2C_Init+0x27c>)
 8003358:	4293      	cmp	r3, r2
 800335a:	bf94      	ite	ls
 800335c:	2301      	movls	r3, #1
 800335e:	2300      	movhi	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e0e7      	b.n	800353a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	4a78      	ldr	r2, [pc, #480]	; (8003550 <HAL_I2C_Init+0x280>)
 800336e:	fba2 2303 	umull	r2, r3, r2, r3
 8003372:	0c9b      	lsrs	r3, r3, #18
 8003374:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	430a      	orrs	r2, r1
 8003388:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	4a6a      	ldr	r2, [pc, #424]	; (8003544 <HAL_I2C_Init+0x274>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d802      	bhi.n	80033a4 <HAL_I2C_Init+0xd4>
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	3301      	adds	r3, #1
 80033a2:	e009      	b.n	80033b8 <HAL_I2C_Init+0xe8>
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033aa:	fb02 f303 	mul.w	r3, r2, r3
 80033ae:	4a69      	ldr	r2, [pc, #420]	; (8003554 <HAL_I2C_Init+0x284>)
 80033b0:	fba2 2303 	umull	r2, r3, r2, r3
 80033b4:	099b      	lsrs	r3, r3, #6
 80033b6:	3301      	adds	r3, #1
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	430b      	orrs	r3, r1
 80033be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	495c      	ldr	r1, [pc, #368]	; (8003544 <HAL_I2C_Init+0x274>)
 80033d4:	428b      	cmp	r3, r1
 80033d6:	d819      	bhi.n	800340c <HAL_I2C_Init+0x13c>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	1e59      	subs	r1, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80033e6:	1c59      	adds	r1, r3, #1
 80033e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033ec:	400b      	ands	r3, r1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00a      	beq.n	8003408 <HAL_I2C_Init+0x138>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1e59      	subs	r1, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003400:	3301      	adds	r3, #1
 8003402:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003406:	e051      	b.n	80034ac <HAL_I2C_Init+0x1dc>
 8003408:	2304      	movs	r3, #4
 800340a:	e04f      	b.n	80034ac <HAL_I2C_Init+0x1dc>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d111      	bne.n	8003438 <HAL_I2C_Init+0x168>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1e58      	subs	r0, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6859      	ldr	r1, [r3, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	440b      	add	r3, r1
 8003422:	fbb0 f3f3 	udiv	r3, r0, r3
 8003426:	3301      	adds	r3, #1
 8003428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800342c:	2b00      	cmp	r3, #0
 800342e:	bf0c      	ite	eq
 8003430:	2301      	moveq	r3, #1
 8003432:	2300      	movne	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	e012      	b.n	800345e <HAL_I2C_Init+0x18e>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	1e58      	subs	r0, r3, #1
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6859      	ldr	r1, [r3, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	0099      	lsls	r1, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	fbb0 f3f3 	udiv	r3, r0, r3
 800344e:	3301      	adds	r3, #1
 8003450:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003454:	2b00      	cmp	r3, #0
 8003456:	bf0c      	ite	eq
 8003458:	2301      	moveq	r3, #1
 800345a:	2300      	movne	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_I2C_Init+0x196>
 8003462:	2301      	movs	r3, #1
 8003464:	e022      	b.n	80034ac <HAL_I2C_Init+0x1dc>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10e      	bne.n	800348c <HAL_I2C_Init+0x1bc>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	1e58      	subs	r0, r3, #1
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6859      	ldr	r1, [r3, #4]
 8003476:	460b      	mov	r3, r1
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	440b      	add	r3, r1
 800347c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003480:	3301      	adds	r3, #1
 8003482:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800348a:	e00f      	b.n	80034ac <HAL_I2C_Init+0x1dc>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	1e58      	subs	r0, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6859      	ldr	r1, [r3, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	0099      	lsls	r1, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	fbb0 f3f3 	udiv	r3, r0, r3
 80034a2:	3301      	adds	r3, #1
 80034a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	6809      	ldr	r1, [r1, #0]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69da      	ldr	r2, [r3, #28]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6911      	ldr	r1, [r2, #16]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	4311      	orrs	r1, r2
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	430b      	orrs	r3, r1
 80034ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695a      	ldr	r2, [r3, #20]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0201 	orr.w	r2, r2, #1
 800351a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	000186a0 	.word	0x000186a0
 8003548:	001e847f 	.word	0x001e847f
 800354c:	003d08ff 	.word	0x003d08ff
 8003550:	431bde83 	.word	0x431bde83
 8003554:	10624dd3 	.word	0x10624dd3

08003558 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	4608      	mov	r0, r1
 8003562:	4611      	mov	r1, r2
 8003564:	461a      	mov	r2, r3
 8003566:	4603      	mov	r3, r0
 8003568:	817b      	strh	r3, [r7, #10]
 800356a:	460b      	mov	r3, r1
 800356c:	813b      	strh	r3, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003572:	f7fe ffef 	bl	8002554 <HAL_GetTick>
 8003576:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b20      	cmp	r3, #32
 8003582:	f040 80d9 	bne.w	8003738 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	2319      	movs	r3, #25
 800358c:	2201      	movs	r2, #1
 800358e:	496d      	ldr	r1, [pc, #436]	; (8003744 <HAL_I2C_Mem_Write+0x1ec>)
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f002 f899 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800359c:	2302      	movs	r3, #2
 800359e:	e0cc      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_I2C_Mem_Write+0x56>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e0c5      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d007      	beq.n	80035d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f042 0201 	orr.w	r2, r2, #1
 80035d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2221      	movs	r2, #33	; 0x21
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2240      	movs	r2, #64	; 0x40
 80035f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a3a      	ldr	r2, [r7, #32]
 80035fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003604:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4a4d      	ldr	r2, [pc, #308]	; (8003748 <HAL_I2C_Mem_Write+0x1f0>)
 8003614:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003616:	88f8      	ldrh	r0, [r7, #6]
 8003618:	893a      	ldrh	r2, [r7, #8]
 800361a:	8979      	ldrh	r1, [r7, #10]
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	9301      	str	r3, [sp, #4]
 8003620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	4603      	mov	r3, r0
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f001 fe28 	bl	800527c <I2C_RequestMemoryWrite>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d052      	beq.n	80036d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e081      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f002 f91a 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00d      	beq.n	8003662 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	2b04      	cmp	r3, #4
 800364c:	d107      	bne.n	800365e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800365c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e06b      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	781a      	ldrb	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b04      	cmp	r3, #4
 800369e:	d11b      	bne.n	80036d8 <HAL_I2C_Mem_Write+0x180>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d017      	beq.n	80036d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	781a      	ldrb	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	3b01      	subs	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1aa      	bne.n	8003636 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f002 f906 	bl	80058f6 <I2C_WaitOnBTFFlagUntilTimeout>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00d      	beq.n	800370c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d107      	bne.n	8003708 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003706:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e016      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800371a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2220      	movs	r2, #32
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003734:	2300      	movs	r3, #0
 8003736:	e000      	b.n	800373a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003738:	2302      	movs	r3, #2
  }
}
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	00100002 	.word	0x00100002
 8003748:	ffff0000 	.word	0xffff0000

0800374c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08c      	sub	sp, #48	; 0x30
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	4608      	mov	r0, r1
 8003756:	4611      	mov	r1, r2
 8003758:	461a      	mov	r2, r3
 800375a:	4603      	mov	r3, r0
 800375c:	817b      	strh	r3, [r7, #10]
 800375e:	460b      	mov	r3, r1
 8003760:	813b      	strh	r3, [r7, #8]
 8003762:	4613      	mov	r3, r2
 8003764:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003766:	f7fe fef5 	bl	8002554 <HAL_GetTick>
 800376a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b20      	cmp	r3, #32
 8003776:	f040 8208 	bne.w	8003b8a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800377a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	2319      	movs	r3, #25
 8003780:	2201      	movs	r2, #1
 8003782:	497b      	ldr	r1, [pc, #492]	; (8003970 <HAL_I2C_Mem_Read+0x224>)
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f001 ff9f 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003790:	2302      	movs	r3, #2
 8003792:	e1fb      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_I2C_Mem_Read+0x56>
 800379e:	2302      	movs	r3, #2
 80037a0:	e1f4      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d007      	beq.n	80037c8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0201 	orr.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2222      	movs	r2, #34	; 0x22
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2240      	movs	r2, #64	; 0x40
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80037f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4a5b      	ldr	r2, [pc, #364]	; (8003974 <HAL_I2C_Mem_Read+0x228>)
 8003808:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800380a:	88f8      	ldrh	r0, [r7, #6]
 800380c:	893a      	ldrh	r2, [r7, #8]
 800380e:	8979      	ldrh	r1, [r7, #10]
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	9301      	str	r3, [sp, #4]
 8003814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	4603      	mov	r3, r0
 800381a:	68f8      	ldr	r0, [r7, #12]
 800381c:	f001 fdc4 	bl	80053a8 <I2C_RequestMemoryRead>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1b0      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382e:	2b00      	cmp	r3, #0
 8003830:	d113      	bne.n	800385a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003832:	2300      	movs	r3, #0
 8003834:	623b      	str	r3, [r7, #32]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	623b      	str	r3, [r7, #32]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	623b      	str	r3, [r7, #32]
 8003846:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	e184      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385e:	2b01      	cmp	r3, #1
 8003860:	d11b      	bne.n	800389a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003870:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	e164      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d11b      	bne.n	80038da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c2:	2300      	movs	r3, #0
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	e144      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038f0:	e138      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f6:	2b03      	cmp	r3, #3
 80038f8:	f200 80f1 	bhi.w	8003ade <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003900:	2b01      	cmp	r3, #1
 8003902:	d123      	bne.n	800394c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003906:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f002 f867 	bl	80059dc <I2C_WaitOnRXNEFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e139      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691a      	ldr	r2, [r3, #16]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	855a      	strh	r2, [r3, #42]	; 0x2a
 800394a:	e10b      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	2b02      	cmp	r3, #2
 8003952:	d14e      	bne.n	80039f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800395a:	2200      	movs	r2, #0
 800395c:	4906      	ldr	r1, [pc, #24]	; (8003978 <HAL_I2C_Mem_Read+0x22c>)
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f001 feb2 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e10e      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
 800396e:	bf00      	nop
 8003970:	00100002 	.word	0x00100002
 8003974:	ffff0000 	.word	0xffff0000
 8003978:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800398a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	b2d2      	uxtb	r2, r2
 80039ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	1c5a      	adds	r2, r3, #1
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039da:	3b01      	subs	r3, #1
 80039dc:	b29a      	uxth	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039f0:	e0b8      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f8:	2200      	movs	r2, #0
 80039fa:	4966      	ldr	r1, [pc, #408]	; (8003b94 <HAL_I2C_Mem_Read+0x448>)
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f001 fe63 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0bf      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	691a      	ldr	r2, [r3, #16]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a54:	2200      	movs	r2, #0
 8003a56:	494f      	ldr	r1, [pc, #316]	; (8003b94 <HAL_I2C_Mem_Read+0x448>)
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f001 fe35 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e091      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691a      	ldr	r2, [r3, #16]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	1c5a      	adds	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003adc:	e042      	b.n	8003b64 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ae0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f001 ff7a 	bl	80059dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e04c      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d118      	bne.n	8003b64 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	691a      	ldr	r2, [r3, #16]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	1c5a      	adds	r2, r3, #1
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f47f aec2 	bne.w	80038f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b86:	2300      	movs	r3, #0
 8003b88:	e000      	b.n	8003b8c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003b8a:	2302      	movs	r3, #2
  }
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3728      	adds	r7, #40	; 0x28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	00010004 	.word	0x00010004

08003b98 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	4608      	mov	r0, r1
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	817b      	strh	r3, [r7, #10]
 8003baa:	460b      	mov	r3, r1
 8003bac:	813b      	strh	r3, [r7, #8]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	f040 809a 	bne.w	8003cf8 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003bc4:	4b50      	ldr	r3, [pc, #320]	; (8003d08 <HAL_I2C_Mem_Read_IT+0x170>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	08db      	lsrs	r3, r3, #3
 8003bca:	4a50      	ldr	r2, [pc, #320]	; (8003d0c <HAL_I2C_Mem_Read_IT+0x174>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	0a1a      	lsrs	r2, r3, #8
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009a      	lsls	r2, r3, #2
 8003bda:	4413      	add	r3, r2
 8003bdc:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d116      	bne.n	8003c18 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c04:	f043 0220 	orr.w	r2, r3, #32
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e070      	b.n	8003cfa <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d0db      	beq.n	8003bde <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_I2C_Mem_Read_IT+0x9c>
 8003c30:	2302      	movs	r3, #2
 8003c32:	e062      	b.n	8003cfa <HAL_I2C_Mem_Read_IT+0x162>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d007      	beq.n	8003c5a <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c68:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2222      	movs	r2, #34	; 0x22
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2240      	movs	r2, #64	; 0x40
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a3a      	ldr	r2, [r7, #32]
 8003c84:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	4a1d      	ldr	r2, [pc, #116]	; (8003d10 <HAL_I2C_Mem_Read_IT+0x178>)
 8003c9a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003c9c:	897a      	ldrh	r2, [r7, #10]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8003ca2:	893a      	ldrh	r2, [r7, #8]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003ca8:	88fa      	ldrh	r2, [r7, #6]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cc2:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cd2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d007      	beq.n	8003cf4 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003cf2:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	e000      	b.n	8003cfa <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8003cf8:	2302      	movs	r3, #2
  }
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	20000000 	.word	0x20000000
 8003d0c:	14f8b589 	.word	0x14f8b589
 8003d10:	ffff0000 	.word	0xffff0000

08003d14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d34:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d3c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d003      	beq.n	8003d4c <HAL_I2C_EV_IRQHandler+0x38>
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b40      	cmp	r3, #64	; 0x40
 8003d48:	f040 80b1 	bne.w	8003eae <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10d      	bne.n	8003d82 <HAL_I2C_EV_IRQHandler+0x6e>
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003d6c:	d003      	beq.n	8003d76 <HAL_I2C_EV_IRQHandler+0x62>
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003d74:	d101      	bne.n	8003d7a <HAL_I2C_EV_IRQHandler+0x66>
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <HAL_I2C_EV_IRQHandler+0x68>
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	f000 8114 	beq.w	8003faa <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00b      	beq.n	8003da4 <HAL_I2C_EV_IRQHandler+0x90>
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d006      	beq.n	8003da4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f001 fea5 	bl	8005ae6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 fcc3 	bl	8004728 <I2C_Master_SB>
 8003da2:	e083      	b.n	8003eac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d008      	beq.n	8003dc0 <HAL_I2C_EV_IRQHandler+0xac>
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f000 fd3b 	bl	8004834 <I2C_Master_ADD10>
 8003dbe:	e075      	b.n	8003eac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d008      	beq.n	8003ddc <HAL_I2C_EV_IRQHandler+0xc8>
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 fd57 	bl	8004888 <I2C_Master_ADDR>
 8003dda:	e067      	b.n	8003eac <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d036      	beq.n	8003e54 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003df0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003df4:	f000 80db 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00d      	beq.n	8003e1e <HAL_I2C_EV_IRQHandler+0x10a>
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d008      	beq.n	8003e1e <HAL_I2C_EV_IRQHandler+0x10a>
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d103      	bne.n	8003e1e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 f93b 	bl	8004092 <I2C_MasterTransmit_TXE>
 8003e1c:	e046      	b.n	8003eac <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 80c2 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80bc 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e36:	7bbb      	ldrb	r3, [r7, #14]
 8003e38:	2b21      	cmp	r3, #33	; 0x21
 8003e3a:	d103      	bne.n	8003e44 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f9c4 	bl	80041ca <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e42:	e0b4      	b.n	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b40      	cmp	r3, #64	; 0x40
 8003e48:	f040 80b1 	bne.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 fa32 	bl	80042b6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e52:	e0ac      	b.n	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e62:	f000 80a4 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00d      	beq.n	8003e8c <HAL_I2C_EV_IRQHandler+0x178>
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d008      	beq.n	8003e8c <HAL_I2C_EV_IRQHandler+0x178>
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d103      	bne.n	8003e8c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 faaa 	bl	80043de <I2C_MasterReceive_RXNE>
 8003e8a:	e00f      	b.n	8003eac <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 808b 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f000 8085 	beq.w	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 fb55 	bl	8004554 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003eaa:	e080      	b.n	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
 8003eac:	e07f      	b.n	8003fae <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d004      	beq.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	e007      	b.n	8003ed0 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d011      	beq.n	8003efe <HAL_I2C_EV_IRQHandler+0x1ea>
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00c      	beq.n	8003efe <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003ef4:	69b9      	ldr	r1, [r7, #24]
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 ff15 	bl	8004d26 <I2C_Slave_ADDR>
 8003efc:	e05a      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	f003 0310 	and.w	r3, r3, #16
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_I2C_EV_IRQHandler+0x206>
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 ff50 	bl	8004db8 <I2C_Slave_STOPF>
 8003f18:	e04c      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f1a:	7bbb      	ldrb	r3, [r7, #14]
 8003f1c:	2b21      	cmp	r3, #33	; 0x21
 8003f1e:	d002      	beq.n	8003f26 <HAL_I2C_EV_IRQHandler+0x212>
 8003f20:	7bbb      	ldrb	r3, [r7, #14]
 8003f22:	2b29      	cmp	r3, #41	; 0x29
 8003f24:	d120      	bne.n	8003f68 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00d      	beq.n	8003f4c <HAL_I2C_EV_IRQHandler+0x238>
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <HAL_I2C_EV_IRQHandler+0x238>
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d103      	bne.n	8003f4c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fe30 	bl	8004baa <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f4a:	e032      	b.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d02d      	beq.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x29e>
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d028      	beq.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fe5f 	bl	8004c24 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f66:	e024      	b.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00d      	beq.n	8003f8e <HAL_I2C_EV_IRQHandler+0x27a>
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_I2C_EV_IRQHandler+0x27a>
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f003 0304 	and.w	r3, r3, #4
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 fe6d 	bl	8004c66 <I2C_SlaveReceive_RXNE>
 8003f8c:	e012      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00d      	beq.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d008      	beq.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 fe9d 	bl	8004ce2 <I2C_SlaveReceive_BTF>
 8003fa8:	e004      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003faa:	bf00      	nop
 8003fac:	e002      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fae:	bf00      	nop
 8003fb0:	e000      	b.n	8003fb4 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fb2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003fb4:	3720      	adds	r7, #32
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b083      	sub	sp, #12
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003ffe:	bf00      	nop
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
 8004012:	460b      	mov	r3, r1
 8004014:	70fb      	strb	r3, [r7, #3]
 8004016:	4613      	mov	r3, r2
 8004018:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004084:	b2db      	uxtb	r3, r3
}
 8004086:	4618      	mov	r0, r3
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040a8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ae:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d150      	bne.n	800415a <I2C_MasterTransmit_TXE+0xc8>
 80040b8:	7bfb      	ldrb	r3, [r7, #15]
 80040ba:	2b21      	cmp	r3, #33	; 0x21
 80040bc:	d14d      	bne.n	800415a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d01d      	beq.n	8004100 <I2C_MasterTransmit_TXE+0x6e>
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b20      	cmp	r3, #32
 80040c8:	d01a      	beq.n	8004100 <I2C_MasterTransmit_TXE+0x6e>
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040d0:	d016      	beq.n	8004100 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040e0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2211      	movs	r2, #17
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2220      	movs	r2, #32
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff5e 	bl	8003fba <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040fe:	e060      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800410e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800411e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2220      	movs	r2, #32
 800412a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b40      	cmp	r3, #64	; 0x40
 8004138:	d107      	bne.n	800414a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff ff79 	bl	800403a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004148:	e03b      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff ff31 	bl	8003fba <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004158:	e033      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800415a:	7bfb      	ldrb	r3, [r7, #15]
 800415c:	2b21      	cmp	r3, #33	; 0x21
 800415e:	d005      	beq.n	800416c <I2C_MasterTransmit_TXE+0xda>
 8004160:	7bbb      	ldrb	r3, [r7, #14]
 8004162:	2b40      	cmp	r3, #64	; 0x40
 8004164:	d12d      	bne.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	2b22      	cmp	r3, #34	; 0x22
 800416a:	d12a      	bne.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004170:	b29b      	uxth	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d108      	bne.n	8004188 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004184:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004186:	e01c      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b40      	cmp	r3, #64	; 0x40
 8004192:	d103      	bne.n	800419c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f88e 	bl	80042b6 <I2C_MemoryTransmit_TXE_BTF>
}
 800419a:	e012      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	781a      	ldrb	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80041c0:	e7ff      	b.n	80041c2 <I2C_MasterTransmit_TXE+0x130>
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b21      	cmp	r3, #33	; 0x21
 80041e2:	d164      	bne.n	80042ae <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d012      	beq.n	8004214 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	781a      	ldrb	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004208:	b29b      	uxth	r3, r3
 800420a:	3b01      	subs	r3, #1
 800420c:	b29a      	uxth	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004212:	e04c      	b.n	80042ae <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2b08      	cmp	r3, #8
 8004218:	d01d      	beq.n	8004256 <I2C_MasterTransmit_BTF+0x8c>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2b20      	cmp	r3, #32
 800421e:	d01a      	beq.n	8004256 <I2C_MasterTransmit_BTF+0x8c>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004226:	d016      	beq.n	8004256 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004236:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2211      	movs	r2, #17
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2220      	movs	r2, #32
 800424a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff feb3 	bl	8003fba <HAL_I2C_MasterTxCpltCallback>
}
 8004254:	e02b      	b.n	80042ae <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004264:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004274:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b40      	cmp	r3, #64	; 0x40
 800428e:	d107      	bne.n	80042a0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7ff fece 	bl	800403a <HAL_I2C_MemTxCpltCallback>
}
 800429e:	e006      	b.n	80042ae <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff fe86 	bl	8003fba <HAL_I2C_MasterTxCpltCallback>
}
 80042ae:	bf00      	nop
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b084      	sub	sp, #16
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d11d      	bne.n	800430a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d10b      	bne.n	80042ee <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e6:	1c9a      	adds	r2, r3, #2
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80042ec:	e073      	b.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	121b      	asrs	r3, r3, #8
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004302:	1c5a      	adds	r2, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004308:	e065      	b.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800430e:	2b01      	cmp	r3, #1
 8004310:	d10b      	bne.n	800432a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004316:	b2da      	uxtb	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004328:	e055      	b.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432e:	2b02      	cmp	r3, #2
 8004330:	d151      	bne.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004332:	7bfb      	ldrb	r3, [r7, #15]
 8004334:	2b22      	cmp	r3, #34	; 0x22
 8004336:	d10d      	bne.n	8004354 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004346:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800434c:	1c5a      	adds	r2, r3, #1
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004352:	e040      	b.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d015      	beq.n	800438a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800435e:	7bfb      	ldrb	r3, [r7, #15]
 8004360:	2b21      	cmp	r3, #33	; 0x21
 8004362:	d112      	bne.n	800438a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004368:	781a      	ldrb	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004388:	e025      	b.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d120      	bne.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b21      	cmp	r3, #33	; 0x21
 8004398:	d11d      	bne.n	80043d6 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043a8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7ff fe32 	bl	800403a <HAL_I2C_MemTxCpltCallback>
}
 80043d6:	bf00      	nop
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b084      	sub	sp, #16
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b22      	cmp	r3, #34	; 0x22
 80043f0:	f040 80ac 	bne.w	800454c <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2b03      	cmp	r3, #3
 8004400:	d921      	bls.n	8004446 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	691a      	ldr	r2, [r3, #16]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440c:	b2d2      	uxtb	r2, r2
 800440e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800441e:	b29b      	uxth	r3, r3
 8004420:	3b01      	subs	r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442c:	b29b      	uxth	r3, r3
 800442e:	2b03      	cmp	r3, #3
 8004430:	f040 808c 	bne.w	800454c <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004442:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004444:	e082      	b.n	800454c <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444a:	2b02      	cmp	r3, #2
 800444c:	d075      	beq.n	800453a <I2C_MasterReceive_RXNE+0x15c>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d002      	beq.n	800445a <I2C_MasterReceive_RXNE+0x7c>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d16f      	bne.n	800453a <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f001 fa8c 	bl	8005978 <I2C_WaitOnSTOPRequestThroughIT>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d142      	bne.n	80044ec <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004474:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004484:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b40      	cmp	r3, #64	; 0x40
 80044be:	d10a      	bne.n	80044d6 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fc fbba 	bl	8000c48 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80044d4:	e03a      	b.n	800454c <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2212      	movs	r2, #18
 80044e2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff fd72 	bl	8003fce <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80044ea:	e02f      	b.n	800454c <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044fa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff fd8b 	bl	800404e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004538:	e008      	b.n	800454c <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004548:	605a      	str	r2, [r3, #4]
}
 800454a:	e7ff      	b.n	800454c <I2C_MasterReceive_RXNE+0x16e>
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004560:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b04      	cmp	r3, #4
 800456a:	d11b      	bne.n	80045a4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800457a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80045a2:	e0bd      	b.n	8004720 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d129      	bne.n	8004602 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045bc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d00a      	beq.n	80045da <I2C_MasterReceive_BTF+0x86>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d007      	beq.n	80045da <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045d8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004600:	e08e      	b.n	8004720 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d176      	bne.n	80046fa <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d002      	beq.n	8004618 <I2C_MasterReceive_BTF+0xc4>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2b10      	cmp	r3, #16
 8004616:	d108      	bne.n	800462a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	e019      	b.n	800465e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b04      	cmp	r3, #4
 800462e:	d002      	beq.n	8004636 <I2C_MasterReceive_BTF+0xe2>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d108      	bne.n	8004648 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	e00a      	b.n	800465e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b10      	cmp	r3, #16
 800464c:	d007      	beq.n	800465e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800465c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	b2d2      	uxtb	r2, r2
 800466a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	1c5a      	adds	r2, r3, #1
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80046b8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b40      	cmp	r3, #64	; 0x40
 80046cc:	d10a      	bne.n	80046e4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7fc fab3 	bl	8000c48 <HAL_I2C_MemRxCpltCallback>
}
 80046e2:	e01d      	b.n	8004720 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2212      	movs	r2, #18
 80046f0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7ff fc6b 	bl	8003fce <HAL_I2C_MasterRxCpltCallback>
}
 80046f8:	e012      	b.n	8004720 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004716:	b29b      	uxth	r3, r3
 8004718:	3b01      	subs	r3, #1
 800471a:	b29a      	uxth	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b40      	cmp	r3, #64	; 0x40
 800473a:	d117      	bne.n	800476c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004740:	2b00      	cmp	r3, #0
 8004742:	d109      	bne.n	8004758 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004748:	b2db      	uxtb	r3, r3
 800474a:	461a      	mov	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004754:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004756:	e067      	b.n	8004828 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	b2da      	uxtb	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	611a      	str	r2, [r3, #16]
}
 800476a:	e05d      	b.n	8004828 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004774:	d133      	bne.n	80047de <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b21      	cmp	r3, #33	; 0x21
 8004780:	d109      	bne.n	8004796 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004786:	b2db      	uxtb	r3, r3
 8004788:	461a      	mov	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004792:	611a      	str	r2, [r3, #16]
 8004794:	e008      	b.n	80047a8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479a:	b2db      	uxtb	r3, r3
 800479c:	f043 0301 	orr.w	r3, r3, #1
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d004      	beq.n	80047ba <I2C_Master_SB+0x92>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d108      	bne.n	80047cc <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d032      	beq.n	8004828 <I2C_Master_SB+0x100>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d02d      	beq.n	8004828 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047da:	605a      	str	r2, [r3, #4]
}
 80047dc:	e024      	b.n	8004828 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10e      	bne.n	8004804 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	11db      	asrs	r3, r3, #7
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	f003 0306 	and.w	r3, r3, #6
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	f063 030f 	orn	r3, r3, #15
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	611a      	str	r2, [r3, #16]
}
 8004802:	e011      	b.n	8004828 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004808:	2b01      	cmp	r3, #1
 800480a:	d10d      	bne.n	8004828 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004810:	b29b      	uxth	r3, r3
 8004812:	11db      	asrs	r3, r3, #7
 8004814:	b2db      	uxtb	r3, r3
 8004816:	f003 0306 	and.w	r3, r3, #6
 800481a:	b2db      	uxtb	r3, r3
 800481c:	f063 030e 	orn	r3, r3, #14
 8004820:	b2da      	uxtb	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	611a      	str	r2, [r3, #16]
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004840:	b2da      	uxtb	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484c:	2b00      	cmp	r3, #0
 800484e:	d004      	beq.n	800485a <I2C_Master_ADD10+0x26>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d108      	bne.n	800486c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00c      	beq.n	800487c <I2C_Master_ADD10+0x48>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d007      	beq.n	800487c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800487a:	605a      	str	r2, [r3, #4]
  }
}
 800487c:	bf00      	nop
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004888:	b480      	push	{r7}
 800488a:	b091      	sub	sp, #68	; 0x44
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004896:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b22      	cmp	r3, #34	; 0x22
 80048b0:	f040 8169 	bne.w	8004b86 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10f      	bne.n	80048dc <I2C_Master_ADDR+0x54>
 80048bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80048c0:	2b40      	cmp	r3, #64	; 0x40
 80048c2:	d10b      	bne.n	80048dc <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c4:	2300      	movs	r3, #0
 80048c6:	633b      	str	r3, [r7, #48]	; 0x30
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	633b      	str	r3, [r7, #48]	; 0x30
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	633b      	str	r3, [r7, #48]	; 0x30
 80048d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048da:	e160      	b.n	8004b9e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d11d      	bne.n	8004920 <I2C_Master_ADDR+0x98>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80048ec:	d118      	bne.n	8004920 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ee:	2300      	movs	r3, #0
 80048f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004902:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004912:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004918:	1c5a      	adds	r2, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	651a      	str	r2, [r3, #80]	; 0x50
 800491e:	e13e      	b.n	8004b9e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29b      	uxth	r3, r3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d113      	bne.n	8004952 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800492a:	2300      	movs	r3, #0
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	62bb      	str	r3, [r7, #40]	; 0x28
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	62bb      	str	r3, [r7, #40]	; 0x28
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	e115      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	f040 808a 	bne.w	8004a72 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800495e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004960:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004964:	d137      	bne.n	80049d6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004974:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004980:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004984:	d113      	bne.n	80049ae <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004994:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004996:	2300      	movs	r3, #0
 8004998:	627b      	str	r3, [r7, #36]	; 0x24
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	627b      	str	r3, [r7, #36]	; 0x24
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	627b      	str	r3, [r7, #36]	; 0x24
 80049aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ac:	e0e7      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ae:	2300      	movs	r3, #0
 80049b0:	623b      	str	r3, [r7, #32]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	623b      	str	r3, [r7, #32]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	623b      	str	r3, [r7, #32]
 80049c2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	e0d3      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80049d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d02e      	beq.n	8004a3a <I2C_Master_ADDR+0x1b2>
 80049dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d02b      	beq.n	8004a3a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80049e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e4:	2b12      	cmp	r3, #18
 80049e6:	d102      	bne.n	80049ee <I2C_Master_ADDR+0x166>
 80049e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d125      	bne.n	8004a3a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f0:	2b04      	cmp	r3, #4
 80049f2:	d00e      	beq.n	8004a12 <I2C_Master_ADDR+0x18a>
 80049f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d00b      	beq.n	8004a12 <I2C_Master_ADDR+0x18a>
 80049fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049fc:	2b10      	cmp	r3, #16
 80049fe:	d008      	beq.n	8004a12 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	e007      	b.n	8004a22 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a20:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	61fb      	str	r3, [r7, #28]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	61fb      	str	r3, [r7, #28]
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	e0a1      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a48:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	61bb      	str	r3, [r7, #24]
 8004a5e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	e085      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d14d      	bne.n	8004b18 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	d016      	beq.n	8004ab0 <I2C_Master_ADDR+0x228>
 8004a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d013      	beq.n	8004ab0 <I2C_Master_ADDR+0x228>
 8004a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8a:	2b10      	cmp	r3, #16
 8004a8c:	d010      	beq.n	8004ab0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a9c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	e007      	b.n	8004ac0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004abe:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ace:	d117      	bne.n	8004b00 <I2C_Master_ADDR+0x278>
 8004ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ad6:	d00b      	beq.n	8004af0 <I2C_Master_ADDR+0x268>
 8004ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d008      	beq.n	8004af0 <I2C_Master_ADDR+0x268>
 8004ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d005      	beq.n	8004af0 <I2C_Master_ADDR+0x268>
 8004ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae6:	2b10      	cmp	r3, #16
 8004ae8:	d002      	beq.n	8004af0 <I2C_Master_ADDR+0x268>
 8004aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d107      	bne.n	8004b00 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004afe:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	e032      	b.n	8004b7e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b26:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b36:	d117      	bne.n	8004b68 <I2C_Master_ADDR+0x2e0>
 8004b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b3e:	d00b      	beq.n	8004b58 <I2C_Master_ADDR+0x2d0>
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d008      	beq.n	8004b58 <I2C_Master_ADDR+0x2d0>
 8004b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d005      	beq.n	8004b58 <I2C_Master_ADDR+0x2d0>
 8004b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4e:	2b10      	cmp	r3, #16
 8004b50:	d002      	beq.n	8004b58 <I2C_Master_ADDR+0x2d0>
 8004b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d107      	bne.n	8004b68 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b66:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b68:	2300      	movs	r3, #0
 8004b6a:	613b      	str	r3, [r7, #16]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	613b      	str	r3, [r7, #16]
 8004b7c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004b84:	e00b      	b.n	8004b9e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b86:	2300      	movs	r3, #0
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
}
 8004b9c:	e7ff      	b.n	8004b9e <I2C_Master_ADDR+0x316>
 8004b9e:	bf00      	nop
 8004ba0:	3744      	adds	r7, #68	; 0x44
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b084      	sub	sp, #16
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d02b      	beq.n	8004c1c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	781a      	ldrb	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d114      	bne.n	8004c1c <I2C_SlaveTransmit_TXE+0x72>
 8004bf2:	7bfb      	ldrb	r3, [r7, #15]
 8004bf4:	2b29      	cmp	r3, #41	; 0x29
 8004bf6:	d111      	bne.n	8004c1c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c06:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2221      	movs	r2, #33	; 0x21
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2228      	movs	r2, #40	; 0x28
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff f9e3 	bl	8003fe2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d011      	beq.n	8004c5a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	781a      	ldrb	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004c5a:	bf00      	nop
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c74:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d02c      	beq.n	8004cda <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	691a      	ldr	r2, [r3, #16]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c92:	1c5a      	adds	r2, r3, #1
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b29a      	uxth	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d114      	bne.n	8004cda <I2C_SlaveReceive_RXNE+0x74>
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
 8004cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8004cb4:	d111      	bne.n	8004cda <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2222      	movs	r2, #34	; 0x22
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2228      	movs	r2, #40	; 0x28
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f7ff f98e 	bl	8003ff6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b083      	sub	sp, #12
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d012      	beq.n	8004d1a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	691a      	ldr	r2, [r3, #16]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfe:	b2d2      	uxtb	r2, r2
 8004d00:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	3b01      	subs	r3, #1
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b084      	sub	sp, #16
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004d30:	2300      	movs	r3, #0
 8004d32:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d40:	2b28      	cmp	r3, #40	; 0x28
 8004d42:	d125      	bne.n	8004d90 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d52:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d103      	bne.n	8004d74 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	81bb      	strh	r3, [r7, #12]
 8004d72:	e002      	b.n	8004d7a <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004d82:	89ba      	ldrh	r2, [r7, #12]
 8004d84:	7bfb      	ldrb	r3, [r7, #15]
 8004d86:	4619      	mov	r1, r3
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7ff f93e 	bl	800400a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d8e:	e00e      	b.n	8004dae <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d90:	2300      	movs	r3, #0
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	60bb      	str	r3, [r7, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	60bb      	str	r3, [r7, #8]
 8004da4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004dae:	bf00      	nop
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004dd6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004dd8:	2300      	movs	r3, #0
 8004dda:	60bb      	str	r3, [r7, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	60bb      	str	r3, [r7, #8]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0201 	orr.w	r2, r2, #1
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e04:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e14:	d172      	bne.n	8004efc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e16:	7bfb      	ldrb	r3, [r7, #15]
 8004e18:	2b22      	cmp	r3, #34	; 0x22
 8004e1a:	d002      	beq.n	8004e22 <I2C_Slave_STOPF+0x6a>
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	2b2a      	cmp	r3, #42	; 0x2a
 8004e20:	d135      	bne.n	8004e8e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d005      	beq.n	8004e46 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	f043 0204 	orr.w	r2, r3, #4
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e54:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fe f874 	bl	8002f48 <HAL_DMA_GetState>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d049      	beq.n	8004efa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6a:	4a69      	ldr	r2, [pc, #420]	; (8005010 <I2C_Slave_STOPF+0x258>)
 8004e6c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fe f846 	bl	8002f04 <HAL_DMA_Abort_IT>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d03d      	beq.n	8004efa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e88:	4610      	mov	r0, r2
 8004e8a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e8c:	e035      	b.n	8004efa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d005      	beq.n	8004eb2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	f043 0204 	orr.w	r2, r3, #4
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ec0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fe f83e 	bl	8002f48 <HAL_DMA_GetState>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d014      	beq.n	8004efc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed6:	4a4e      	ldr	r2, [pc, #312]	; (8005010 <I2C_Slave_STOPF+0x258>)
 8004ed8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7fe f810 	bl	8002f04 <HAL_DMA_Abort_IT>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d008      	beq.n	8004efc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	4798      	blx	r3
 8004ef8:	e000      	b.n	8004efc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004efa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d03e      	beq.n	8004f84 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d112      	bne.n	8004f3a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	691a      	ldr	r2, [r3, #16]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f26:	1c5a      	adds	r2, r3, #1
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f44:	2b40      	cmp	r3, #64	; 0x40
 8004f46:	d112      	bne.n	8004f6e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	691a      	ldr	r2, [r3, #16]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5a:	1c5a      	adds	r2, r3, #1
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	f043 0204 	orr.w	r2, r3, #4
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 f843 	bl	8005018 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004f92:	e039      	b.n	8005008 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f94:	7bfb      	ldrb	r3, [r7, #15]
 8004f96:	2b2a      	cmp	r3, #42	; 0x2a
 8004f98:	d109      	bne.n	8004fae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2228      	movs	r2, #40	; 0x28
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff f824 	bl	8003ff6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b28      	cmp	r3, #40	; 0x28
 8004fb8:	d111      	bne.n	8004fde <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a15      	ldr	r2, [pc, #84]	; (8005014 <I2C_Slave_STOPF+0x25c>)
 8004fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2220      	movs	r2, #32
 8004fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7ff f825 	bl	8004026 <HAL_I2C_ListenCpltCallback>
}
 8004fdc:	e014      	b.n	8005008 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe2:	2b22      	cmp	r3, #34	; 0x22
 8004fe4:	d002      	beq.n	8004fec <I2C_Slave_STOPF+0x234>
 8004fe6:	7bfb      	ldrb	r3, [r7, #15]
 8004fe8:	2b22      	cmp	r3, #34	; 0x22
 8004fea:	d10d      	bne.n	8005008 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fe fff7 	bl	8003ff6 <HAL_I2C_SlaveRxCpltCallback>
}
 8005008:	bf00      	nop
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	08005579 	.word	0x08005579
 8005014:	ffff0000 	.word	0xffff0000

08005018 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005026:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800502e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005030:	7bbb      	ldrb	r3, [r7, #14]
 8005032:	2b10      	cmp	r3, #16
 8005034:	d002      	beq.n	800503c <I2C_ITError+0x24>
 8005036:	7bbb      	ldrb	r3, [r7, #14]
 8005038:	2b40      	cmp	r3, #64	; 0x40
 800503a:	d10a      	bne.n	8005052 <I2C_ITError+0x3a>
 800503c:	7bfb      	ldrb	r3, [r7, #15]
 800503e:	2b22      	cmp	r3, #34	; 0x22
 8005040:	d107      	bne.n	8005052 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005050:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005052:	7bfb      	ldrb	r3, [r7, #15]
 8005054:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005058:	2b28      	cmp	r3, #40	; 0x28
 800505a:	d107      	bne.n	800506c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2228      	movs	r2, #40	; 0x28
 8005066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800506a:	e015      	b.n	8005098 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005076:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800507a:	d00a      	beq.n	8005092 <I2C_ITError+0x7a>
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b60      	cmp	r3, #96	; 0x60
 8005080:	d007      	beq.n	8005092 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2220      	movs	r2, #32
 8005086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050a6:	d162      	bne.n	800516e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050b6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d020      	beq.n	8005108 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ca:	4a6a      	ldr	r2, [pc, #424]	; (8005274 <I2C_ITError+0x25c>)
 80050cc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fd ff16 	bl	8002f04 <HAL_DMA_Abort_IT>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 8089 	beq.w	80051f2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0201 	bic.w	r2, r2, #1
 80050ee:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005102:	4610      	mov	r0, r2
 8005104:	4798      	blx	r3
 8005106:	e074      	b.n	80051f2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800510c:	4a59      	ldr	r2, [pc, #356]	; (8005274 <I2C_ITError+0x25c>)
 800510e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005114:	4618      	mov	r0, r3
 8005116:	f7fd fef5 	bl	8002f04 <HAL_DMA_Abort_IT>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d068      	beq.n	80051f2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512a:	2b40      	cmp	r3, #64	; 0x40
 800512c:	d10b      	bne.n	8005146 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	b2d2      	uxtb	r2, r2
 800513a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0201 	bic.w	r2, r2, #1
 8005154:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2220      	movs	r2, #32
 800515a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005168:	4610      	mov	r0, r2
 800516a:	4798      	blx	r3
 800516c:	e041      	b.n	80051f2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b60      	cmp	r3, #96	; 0x60
 8005178:	d125      	bne.n	80051c6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2220      	movs	r2, #32
 800517e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b40      	cmp	r3, #64	; 0x40
 8005194:	d10b      	bne.n	80051ae <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a0:	b2d2      	uxtb	r2, r2
 80051a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0201 	bic.w	r2, r2, #1
 80051bc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fe ff4f 	bl	8004062 <HAL_I2C_AbortCpltCallback>
 80051c4:	e015      	b.n	80051f2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d0:	2b40      	cmp	r3, #64	; 0x40
 80051d2:	d10b      	bne.n	80051ec <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691a      	ldr	r2, [r3, #16]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7fe ff2e 	bl	800404e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10e      	bne.n	8005220 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005208:	2b00      	cmp	r3, #0
 800520a:	d109      	bne.n	8005220 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005212:	2b00      	cmp	r3, #0
 8005214:	d104      	bne.n	8005220 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800521c:	2b00      	cmp	r3, #0
 800521e:	d007      	beq.n	8005230 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800522e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005236:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	2b04      	cmp	r3, #4
 8005242:	d113      	bne.n	800526c <I2C_ITError+0x254>
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	2b28      	cmp	r3, #40	; 0x28
 8005248:	d110      	bne.n	800526c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a0a      	ldr	r2, [pc, #40]	; (8005278 <I2C_ITError+0x260>)
 800524e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2220      	movs	r2, #32
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fe fedd 	bl	8004026 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800526c:	bf00      	nop
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	08005579 	.word	0x08005579
 8005278:	ffff0000 	.word	0xffff0000

0800527c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af02      	add	r7, sp, #8
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	4608      	mov	r0, r1
 8005286:	4611      	mov	r1, r2
 8005288:	461a      	mov	r2, r3
 800528a:	4603      	mov	r3, r0
 800528c:	817b      	strh	r3, [r7, #10]
 800528e:	460b      	mov	r3, r1
 8005290:	813b      	strh	r3, [r7, #8]
 8005292:	4613      	mov	r3, r2
 8005294:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f000 fa08 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00d      	beq.n	80052da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052cc:	d103      	bne.n	80052d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e05f      	b.n	800539a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052da:	897b      	ldrh	r3, [r7, #10]
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	461a      	mov	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ec:	6a3a      	ldr	r2, [r7, #32]
 80052ee:	492d      	ldr	r1, [pc, #180]	; (80053a4 <I2C_RequestMemoryWrite+0x128>)
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fa40 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e04c      	b.n	800539a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005318:	6a39      	ldr	r1, [r7, #32]
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 faaa 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00d      	beq.n	8005342 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	2b04      	cmp	r3, #4
 800532c:	d107      	bne.n	800533e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e02b      	b.n	800539a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005342:	88fb      	ldrh	r3, [r7, #6]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d105      	bne.n	8005354 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005348:	893b      	ldrh	r3, [r7, #8]
 800534a:	b2da      	uxtb	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	611a      	str	r2, [r3, #16]
 8005352:	e021      	b.n	8005398 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005354:	893b      	ldrh	r3, [r7, #8]
 8005356:	0a1b      	lsrs	r3, r3, #8
 8005358:	b29b      	uxth	r3, r3
 800535a:	b2da      	uxtb	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005364:	6a39      	ldr	r1, [r7, #32]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 fa84 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00d      	beq.n	800538e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	2b04      	cmp	r3, #4
 8005378:	d107      	bne.n	800538a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005388:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e005      	b.n	800539a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800538e:	893b      	ldrh	r3, [r7, #8]
 8005390:	b2da      	uxtb	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	00010002 	.word	0x00010002

080053a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b088      	sub	sp, #32
 80053ac:	af02      	add	r7, sp, #8
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	4608      	mov	r0, r1
 80053b2:	4611      	mov	r1, r2
 80053b4:	461a      	mov	r2, r3
 80053b6:	4603      	mov	r3, r0
 80053b8:	817b      	strh	r3, [r7, #10]
 80053ba:	460b      	mov	r3, r1
 80053bc:	813b      	strh	r3, [r7, #8]
 80053be:	4613      	mov	r3, r2
 80053c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f96a 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00d      	beq.n	8005416 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005408:	d103      	bne.n	8005412 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e0aa      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005416:	897b      	ldrh	r3, [r7, #10]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	461a      	mov	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005424:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	6a3a      	ldr	r2, [r7, #32]
 800542a:	4952      	ldr	r1, [pc, #328]	; (8005574 <I2C_RequestMemoryRead+0x1cc>)
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f9a2 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e097      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	617b      	str	r3, [r7, #20]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005454:	6a39      	ldr	r1, [r7, #32]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fa0c 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00d      	beq.n	800547e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	2b04      	cmp	r3, #4
 8005468:	d107      	bne.n	800547a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005478:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e076      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800547e:	88fb      	ldrh	r3, [r7, #6]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d105      	bne.n	8005490 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005484:	893b      	ldrh	r3, [r7, #8]
 8005486:	b2da      	uxtb	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	611a      	str	r2, [r3, #16]
 800548e:	e021      	b.n	80054d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005490:	893b      	ldrh	r3, [r7, #8]
 8005492:	0a1b      	lsrs	r3, r3, #8
 8005494:	b29b      	uxth	r3, r3
 8005496:	b2da      	uxtb	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800549e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a0:	6a39      	ldr	r1, [r7, #32]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f9e6 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00d      	beq.n	80054ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d107      	bne.n	80054c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e050      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054ca:	893b      	ldrh	r3, [r7, #8]
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054d6:	6a39      	ldr	r1, [r7, #32]
 80054d8:	68f8      	ldr	r0, [r7, #12]
 80054da:	f000 f9cb 	bl	8005874 <I2C_WaitOnTXEFlagUntilTimeout>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00d      	beq.n	8005500 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d107      	bne.n	80054fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e035      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800550e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	2200      	movs	r2, #0
 8005518:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 f8d3 	bl	80056c8 <I2C_WaitOnFlagUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00d      	beq.n	8005544 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005536:	d103      	bne.n	8005540 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800553e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e013      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005544:	897b      	ldrh	r3, [r7, #10]
 8005546:	b2db      	uxtb	r3, r3
 8005548:	f043 0301 	orr.w	r3, r3, #1
 800554c:	b2da      	uxtb	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005556:	6a3a      	ldr	r2, [r7, #32]
 8005558:	4906      	ldr	r1, [pc, #24]	; (8005574 <I2C_RequestMemoryRead+0x1cc>)
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f000 f90b 	bl	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e000      	b.n	800556c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	00010002 	.word	0x00010002

08005578 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005588:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005590:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005592:	4b4b      	ldr	r3, [pc, #300]	; (80056c0 <I2C_DMAAbort+0x148>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	08db      	lsrs	r3, r3, #3
 8005598:	4a4a      	ldr	r2, [pc, #296]	; (80056c4 <I2C_DMAAbort+0x14c>)
 800559a:	fba2 2303 	umull	r2, r3, r2, r3
 800559e:	0a1a      	lsrs	r2, r3, #8
 80055a0:	4613      	mov	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	00da      	lsls	r2, r3, #3
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d106      	bne.n	80055c0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	f043 0220 	orr.w	r2, r3, #32
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80055be:	e00a      	b.n	80055d6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055d4:	d0ea      	beq.n	80055ac <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e2:	2200      	movs	r2, #0
 80055e4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f2:	2200      	movs	r2, #0
 80055f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005604:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2200      	movs	r2, #0
 800560a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005618:	2200      	movs	r2, #0
 800561a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	2200      	movs	r2, #0
 800562a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0201 	bic.w	r2, r2, #1
 800563a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b60      	cmp	r3, #96	; 0x60
 8005646:	d10e      	bne.n	8005666 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	2200      	movs	r2, #0
 800565c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800565e:	6978      	ldr	r0, [r7, #20]
 8005660:	f7fe fcff 	bl	8004062 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005664:	e027      	b.n	80056b6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005666:	7cfb      	ldrb	r3, [r7, #19]
 8005668:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800566c:	2b28      	cmp	r3, #40	; 0x28
 800566e:	d117      	bne.n	80056a0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800568e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2200      	movs	r2, #0
 8005694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2228      	movs	r2, #40	; 0x28
 800569a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800569e:	e007      	b.n	80056b0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80056b0:	6978      	ldr	r0, [r7, #20]
 80056b2:	f7fe fccc 	bl	800404e <HAL_I2C_ErrorCallback>
}
 80056b6:	bf00      	nop
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	20000000 	.word	0x20000000
 80056c4:	14f8b589 	.word	0x14f8b589

080056c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	4613      	mov	r3, r2
 80056d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056d8:	e025      	b.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e0:	d021      	beq.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e2:	f7fc ff37 	bl	8002554 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d302      	bcc.n	80056f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d116      	bne.n	8005726 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2220      	movs	r2, #32
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	f043 0220 	orr.w	r2, r3, #32
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e023      	b.n	800576e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	0c1b      	lsrs	r3, r3, #16
 800572a:	b2db      	uxtb	r3, r3
 800572c:	2b01      	cmp	r3, #1
 800572e:	d10d      	bne.n	800574c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	43da      	mvns	r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	4013      	ands	r3, r2
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	bf0c      	ite	eq
 8005742:	2301      	moveq	r3, #1
 8005744:	2300      	movne	r3, #0
 8005746:	b2db      	uxtb	r3, r3
 8005748:	461a      	mov	r2, r3
 800574a:	e00c      	b.n	8005766 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	43da      	mvns	r2, r3
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4013      	ands	r3, r2
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	bf0c      	ite	eq
 800575e:	2301      	moveq	r3, #1
 8005760:	2300      	movne	r3, #0
 8005762:	b2db      	uxtb	r3, r3
 8005764:	461a      	mov	r2, r3
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	429a      	cmp	r2, r3
 800576a:	d0b6      	beq.n	80056da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	607a      	str	r2, [r7, #4]
 8005782:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005784:	e051      	b.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005794:	d123      	bne.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80057ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f043 0204 	orr.w	r2, r3, #4
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e046      	b.n	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e4:	d021      	beq.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057e6:	f7fc feb5 	bl	8002554 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d302      	bcc.n	80057fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d116      	bne.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2220      	movs	r2, #32
 8005806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	f043 0220 	orr.w	r2, r3, #32
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e020      	b.n	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	0c1b      	lsrs	r3, r3, #16
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b01      	cmp	r3, #1
 8005832:	d10c      	bne.n	800584e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	43da      	mvns	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	bf14      	ite	ne
 8005846:	2301      	movne	r3, #1
 8005848:	2300      	moveq	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	e00b      	b.n	8005866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	43da      	mvns	r2, r3
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	4013      	ands	r3, r2
 800585a:	b29b      	uxth	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	bf14      	ite	ne
 8005860:	2301      	movne	r3, #1
 8005862:	2300      	moveq	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d18d      	bne.n	8005786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005880:	e02d      	b.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 f900 	bl	8005a88 <I2C_IsAcknowledgeFailed>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e02d      	b.n	80058ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d021      	beq.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800589a:	f7fc fe5b 	bl	8002554 <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	68ba      	ldr	r2, [r7, #8]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d302      	bcc.n	80058b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d116      	bne.n	80058de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2220      	movs	r2, #32
 80058ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ca:	f043 0220 	orr.w	r2, r3, #32
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e007      	b.n	80058ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e8:	2b80      	cmp	r3, #128	; 0x80
 80058ea:	d1ca      	bne.n	8005882 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005902:	e02d      	b.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f000 f8bf 	bl	8005a88 <I2C_IsAcknowledgeFailed>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e02d      	b.n	8005970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d021      	beq.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591c:	f7fc fe1a 	bl	8002554 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	d302      	bcc.n	8005932 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d116      	bne.n	8005960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e007      	b.n	8005970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	2b04      	cmp	r3, #4
 800596c:	d1ca      	bne.n	8005904 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005984:	4b13      	ldr	r3, [pc, #76]	; (80059d4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	08db      	lsrs	r3, r3, #3
 800598a:	4a13      	ldr	r2, [pc, #76]	; (80059d8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	0a1a      	lsrs	r2, r3, #8
 8005992:	4613      	mov	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	3b01      	subs	r3, #1
 800599e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d107      	bne.n	80059b6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	f043 0220 	orr.w	r2, r3, #32
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e008      	b.n	80059c8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059c4:	d0e9      	beq.n	800599a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	20000000 	.word	0x20000000
 80059d8:	14f8b589 	.word	0x14f8b589

080059dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059e8:	e042      	b.n	8005a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	695b      	ldr	r3, [r3, #20]
 80059f0:	f003 0310 	and.w	r3, r3, #16
 80059f4:	2b10      	cmp	r3, #16
 80059f6:	d119      	bne.n	8005a2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0210 	mvn.w	r2, #16
 8005a00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e029      	b.n	8005a80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a2c:	f7fc fd92 	bl	8002554 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d302      	bcc.n	8005a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d116      	bne.n	8005a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5c:	f043 0220 	orr.w	r2, r3, #32
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e007      	b.n	8005a80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7a:	2b40      	cmp	r3, #64	; 0x40
 8005a7c:	d1b5      	bne.n	80059ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a9e:	d11b      	bne.n	8005ad8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005aa8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac4:	f043 0204 	orr.w	r2, r3, #4
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e000      	b.n	8005ada <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	370c      	adds	r7, #12
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005af6:	d103      	bne.n	8005b00 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005afe:	e007      	b.n	8005b10 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b04:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005b08:	d102      	bne.n	8005b10 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2208      	movs	r2, #8
 8005b0e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e267      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d075      	beq.n	8005c26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005b3a:	4b88      	ldr	r3, [pc, #544]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f003 030c 	and.w	r3, r3, #12
 8005b42:	2b04      	cmp	r3, #4
 8005b44:	d00c      	beq.n	8005b60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b46:	4b85      	ldr	r3, [pc, #532]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005b4e:	2b08      	cmp	r3, #8
 8005b50:	d112      	bne.n	8005b78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b52:	4b82      	ldr	r3, [pc, #520]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b5e:	d10b      	bne.n	8005b78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b60:	4b7e      	ldr	r3, [pc, #504]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d05b      	beq.n	8005c24 <HAL_RCC_OscConfig+0x108>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d157      	bne.n	8005c24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e242      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b80:	d106      	bne.n	8005b90 <HAL_RCC_OscConfig+0x74>
 8005b82:	4b76      	ldr	r3, [pc, #472]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a75      	ldr	r2, [pc, #468]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b8c:	6013      	str	r3, [r2, #0]
 8005b8e:	e01d      	b.n	8005bcc <HAL_RCC_OscConfig+0xb0>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b98:	d10c      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x98>
 8005b9a:	4b70      	ldr	r3, [pc, #448]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a6f      	ldr	r2, [pc, #444]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ba4:	6013      	str	r3, [r2, #0]
 8005ba6:	4b6d      	ldr	r3, [pc, #436]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a6c      	ldr	r2, [pc, #432]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bb0:	6013      	str	r3, [r2, #0]
 8005bb2:	e00b      	b.n	8005bcc <HAL_RCC_OscConfig+0xb0>
 8005bb4:	4b69      	ldr	r3, [pc, #420]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a68      	ldr	r2, [pc, #416]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	4b66      	ldr	r3, [pc, #408]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a65      	ldr	r2, [pc, #404]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d013      	beq.n	8005bfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd4:	f7fc fcbe 	bl	8002554 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bdc:	f7fc fcba 	bl	8002554 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b64      	cmp	r3, #100	; 0x64
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e207      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bee:	4b5b      	ldr	r3, [pc, #364]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f0      	beq.n	8005bdc <HAL_RCC_OscConfig+0xc0>
 8005bfa:	e014      	b.n	8005c26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfc:	f7fc fcaa 	bl	8002554 <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c04:	f7fc fca6 	bl	8002554 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b64      	cmp	r3, #100	; 0x64
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e1f3      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c16:	4b51      	ldr	r3, [pc, #324]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f0      	bne.n	8005c04 <HAL_RCC_OscConfig+0xe8>
 8005c22:	e000      	b.n	8005c26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d063      	beq.n	8005cfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c32:	4b4a      	ldr	r3, [pc, #296]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 030c 	and.w	r3, r3, #12
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00b      	beq.n	8005c56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c3e:	4b47      	ldr	r3, [pc, #284]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c46:	2b08      	cmp	r3, #8
 8005c48:	d11c      	bne.n	8005c84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c4a:	4b44      	ldr	r3, [pc, #272]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d116      	bne.n	8005c84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c56:	4b41      	ldr	r3, [pc, #260]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d005      	beq.n	8005c6e <HAL_RCC_OscConfig+0x152>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d001      	beq.n	8005c6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e1c7      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c6e:	4b3b      	ldr	r3, [pc, #236]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	4937      	ldr	r1, [pc, #220]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c82:	e03a      	b.n	8005cfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d020      	beq.n	8005cce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c8c:	4b34      	ldr	r3, [pc, #208]	; (8005d60 <HAL_RCC_OscConfig+0x244>)
 8005c8e:	2201      	movs	r2, #1
 8005c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c92:	f7fc fc5f 	bl	8002554 <HAL_GetTick>
 8005c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c98:	e008      	b.n	8005cac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c9a:	f7fc fc5b 	bl	8002554 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d901      	bls.n	8005cac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e1a8      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cac:	4b2b      	ldr	r3, [pc, #172]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d0f0      	beq.n	8005c9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cb8:	4b28      	ldr	r3, [pc, #160]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	4925      	ldr	r1, [pc, #148]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	600b      	str	r3, [r1, #0]
 8005ccc:	e015      	b.n	8005cfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cce:	4b24      	ldr	r3, [pc, #144]	; (8005d60 <HAL_RCC_OscConfig+0x244>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd4:	f7fc fc3e 	bl	8002554 <HAL_GetTick>
 8005cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cda:	e008      	b.n	8005cee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cdc:	f7fc fc3a 	bl	8002554 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e187      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cee:	4b1b      	ldr	r3, [pc, #108]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1f0      	bne.n	8005cdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0308 	and.w	r3, r3, #8
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d036      	beq.n	8005d74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d016      	beq.n	8005d3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d0e:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <HAL_RCC_OscConfig+0x248>)
 8005d10:	2201      	movs	r2, #1
 8005d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d14:	f7fc fc1e 	bl	8002554 <HAL_GetTick>
 8005d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d1a:	e008      	b.n	8005d2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d1c:	f7fc fc1a 	bl	8002554 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e167      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d2e:	4b0b      	ldr	r3, [pc, #44]	; (8005d5c <HAL_RCC_OscConfig+0x240>)
 8005d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0f0      	beq.n	8005d1c <HAL_RCC_OscConfig+0x200>
 8005d3a:	e01b      	b.n	8005d74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d3c:	4b09      	ldr	r3, [pc, #36]	; (8005d64 <HAL_RCC_OscConfig+0x248>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d42:	f7fc fc07 	bl	8002554 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d48:	e00e      	b.n	8005d68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d4a:	f7fc fc03 	bl	8002554 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d907      	bls.n	8005d68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e150      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
 8005d5c:	40023800 	.word	0x40023800
 8005d60:	42470000 	.word	0x42470000
 8005d64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d68:	4b88      	ldr	r3, [pc, #544]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1ea      	bne.n	8005d4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0304 	and.w	r3, r3, #4
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 8097 	beq.w	8005eb0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d82:	2300      	movs	r3, #0
 8005d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d86:	4b81      	ldr	r3, [pc, #516]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d10f      	bne.n	8005db2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d92:	2300      	movs	r3, #0
 8005d94:	60bb      	str	r3, [r7, #8]
 8005d96:	4b7d      	ldr	r3, [pc, #500]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9a:	4a7c      	ldr	r2, [pc, #496]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005da0:	6413      	str	r3, [r2, #64]	; 0x40
 8005da2:	4b7a      	ldr	r3, [pc, #488]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005daa:	60bb      	str	r3, [r7, #8]
 8005dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dae:	2301      	movs	r3, #1
 8005db0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db2:	4b77      	ldr	r3, [pc, #476]	; (8005f90 <HAL_RCC_OscConfig+0x474>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d118      	bne.n	8005df0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dbe:	4b74      	ldr	r3, [pc, #464]	; (8005f90 <HAL_RCC_OscConfig+0x474>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a73      	ldr	r2, [pc, #460]	; (8005f90 <HAL_RCC_OscConfig+0x474>)
 8005dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dca:	f7fc fbc3 	bl	8002554 <HAL_GetTick>
 8005dce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dd0:	e008      	b.n	8005de4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dd2:	f7fc fbbf 	bl	8002554 <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e10c      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de4:	4b6a      	ldr	r3, [pc, #424]	; (8005f90 <HAL_RCC_OscConfig+0x474>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0f0      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d106      	bne.n	8005e06 <HAL_RCC_OscConfig+0x2ea>
 8005df8:	4b64      	ldr	r3, [pc, #400]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dfc:	4a63      	ldr	r2, [pc, #396]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	6713      	str	r3, [r2, #112]	; 0x70
 8005e04:	e01c      	b.n	8005e40 <HAL_RCC_OscConfig+0x324>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	2b05      	cmp	r3, #5
 8005e0c:	d10c      	bne.n	8005e28 <HAL_RCC_OscConfig+0x30c>
 8005e0e:	4b5f      	ldr	r3, [pc, #380]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e12:	4a5e      	ldr	r2, [pc, #376]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e14:	f043 0304 	orr.w	r3, r3, #4
 8005e18:	6713      	str	r3, [r2, #112]	; 0x70
 8005e1a:	4b5c      	ldr	r3, [pc, #368]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e1e:	4a5b      	ldr	r2, [pc, #364]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e20:	f043 0301 	orr.w	r3, r3, #1
 8005e24:	6713      	str	r3, [r2, #112]	; 0x70
 8005e26:	e00b      	b.n	8005e40 <HAL_RCC_OscConfig+0x324>
 8005e28:	4b58      	ldr	r3, [pc, #352]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2c:	4a57      	ldr	r2, [pc, #348]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e2e:	f023 0301 	bic.w	r3, r3, #1
 8005e32:	6713      	str	r3, [r2, #112]	; 0x70
 8005e34:	4b55      	ldr	r3, [pc, #340]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e38:	4a54      	ldr	r2, [pc, #336]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e3a:	f023 0304 	bic.w	r3, r3, #4
 8005e3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d015      	beq.n	8005e74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e48:	f7fc fb84 	bl	8002554 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e4e:	e00a      	b.n	8005e66 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e50:	f7fc fb80 	bl	8002554 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e0cb      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e66:	4b49      	ldr	r3, [pc, #292]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0ee      	beq.n	8005e50 <HAL_RCC_OscConfig+0x334>
 8005e72:	e014      	b.n	8005e9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e74:	f7fc fb6e 	bl	8002554 <HAL_GetTick>
 8005e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e7a:	e00a      	b.n	8005e92 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e7c:	f7fc fb6a 	bl	8002554 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e0b5      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e92:	4b3e      	ldr	r3, [pc, #248]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1ee      	bne.n	8005e7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e9e:	7dfb      	ldrb	r3, [r7, #23]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d105      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ea4:	4b39      	ldr	r3, [pc, #228]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	4a38      	ldr	r2, [pc, #224]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005eaa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005eae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 80a1 	beq.w	8005ffc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005eba:	4b34      	ldr	r3, [pc, #208]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f003 030c 	and.w	r3, r3, #12
 8005ec2:	2b08      	cmp	r3, #8
 8005ec4:	d05c      	beq.n	8005f80 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d141      	bne.n	8005f52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ece:	4b31      	ldr	r3, [pc, #196]	; (8005f94 <HAL_RCC_OscConfig+0x478>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed4:	f7fc fb3e 	bl	8002554 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005edc:	f7fc fb3a 	bl	8002554 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e087      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eee:	4b27      	ldr	r3, [pc, #156]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1f0      	bne.n	8005edc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	69da      	ldr	r2, [r3, #28]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	431a      	orrs	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	019b      	lsls	r3, r3, #6
 8005f0a:	431a      	orrs	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f10:	085b      	lsrs	r3, r3, #1
 8005f12:	3b01      	subs	r3, #1
 8005f14:	041b      	lsls	r3, r3, #16
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	061b      	lsls	r3, r3, #24
 8005f1e:	491b      	ldr	r1, [pc, #108]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f24:	4b1b      	ldr	r3, [pc, #108]	; (8005f94 <HAL_RCC_OscConfig+0x478>)
 8005f26:	2201      	movs	r2, #1
 8005f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f2a:	f7fc fb13 	bl	8002554 <HAL_GetTick>
 8005f2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f30:	e008      	b.n	8005f44 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f32:	f7fc fb0f 	bl	8002554 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d901      	bls.n	8005f44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e05c      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f44:	4b11      	ldr	r3, [pc, #68]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0f0      	beq.n	8005f32 <HAL_RCC_OscConfig+0x416>
 8005f50:	e054      	b.n	8005ffc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f52:	4b10      	ldr	r3, [pc, #64]	; (8005f94 <HAL_RCC_OscConfig+0x478>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f58:	f7fc fafc 	bl	8002554 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f60:	f7fc faf8 	bl	8002554 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e045      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f72:	4b06      	ldr	r3, [pc, #24]	; (8005f8c <HAL_RCC_OscConfig+0x470>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0x444>
 8005f7e:	e03d      	b.n	8005ffc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d107      	bne.n	8005f98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e038      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
 8005f8c:	40023800 	.word	0x40023800
 8005f90:	40007000 	.word	0x40007000
 8005f94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f98:	4b1b      	ldr	r3, [pc, #108]	; (8006008 <HAL_RCC_OscConfig+0x4ec>)
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d028      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d121      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d11a      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005fc8:	4013      	ands	r3, r2
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005fce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d111      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fde:	085b      	lsrs	r3, r3, #1
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d107      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d001      	beq.n	8005ffc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e000      	b.n	8005ffe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3718      	adds	r7, #24
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	40023800 	.word	0x40023800

0800600c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e0cc      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006020:	4b68      	ldr	r3, [pc, #416]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0307 	and.w	r3, r3, #7
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	429a      	cmp	r2, r3
 800602c:	d90c      	bls.n	8006048 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800602e:	4b65      	ldr	r3, [pc, #404]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	b2d2      	uxtb	r2, r2
 8006034:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006036:	4b63      	ldr	r3, [pc, #396]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0307 	and.w	r3, r3, #7
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	429a      	cmp	r2, r3
 8006042:	d001      	beq.n	8006048 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e0b8      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0302 	and.w	r3, r3, #2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d020      	beq.n	8006096 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b00      	cmp	r3, #0
 800605e:	d005      	beq.n	800606c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006060:	4b59      	ldr	r3, [pc, #356]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	4a58      	ldr	r2, [pc, #352]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006066:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800606a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0308 	and.w	r3, r3, #8
 8006074:	2b00      	cmp	r3, #0
 8006076:	d005      	beq.n	8006084 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006078:	4b53      	ldr	r3, [pc, #332]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	4a52      	ldr	r2, [pc, #328]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800607e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006082:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006084:	4b50      	ldr	r3, [pc, #320]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	494d      	ldr	r1, [pc, #308]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006092:	4313      	orrs	r3, r2
 8006094:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d044      	beq.n	800612c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d107      	bne.n	80060ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060aa:	4b47      	ldr	r3, [pc, #284]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d119      	bne.n	80060ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e07f      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d003      	beq.n	80060ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060c6:	2b03      	cmp	r3, #3
 80060c8:	d107      	bne.n	80060da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060ca:	4b3f      	ldr	r3, [pc, #252]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d109      	bne.n	80060ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e06f      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060da:	4b3b      	ldr	r3, [pc, #236]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e067      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060ea:	4b37      	ldr	r3, [pc, #220]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f023 0203 	bic.w	r2, r3, #3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	4934      	ldr	r1, [pc, #208]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060fc:	f7fc fa2a 	bl	8002554 <HAL_GetTick>
 8006100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006102:	e00a      	b.n	800611a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006104:	f7fc fa26 	bl	8002554 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006112:	4293      	cmp	r3, r2
 8006114:	d901      	bls.n	800611a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e04f      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800611a:	4b2b      	ldr	r3, [pc, #172]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f003 020c 	and.w	r2, r3, #12
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	429a      	cmp	r2, r3
 800612a:	d1eb      	bne.n	8006104 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800612c:	4b25      	ldr	r3, [pc, #148]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0307 	and.w	r3, r3, #7
 8006134:	683a      	ldr	r2, [r7, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d20c      	bcs.n	8006154 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800613a:	4b22      	ldr	r3, [pc, #136]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	b2d2      	uxtb	r2, r2
 8006140:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006142:	4b20      	ldr	r3, [pc, #128]	; (80061c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	429a      	cmp	r2, r3
 800614e:	d001      	beq.n	8006154 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e032      	b.n	80061ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0304 	and.w	r3, r3, #4
 800615c:	2b00      	cmp	r3, #0
 800615e:	d008      	beq.n	8006172 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006160:	4b19      	ldr	r3, [pc, #100]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	4916      	ldr	r1, [pc, #88]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	4313      	orrs	r3, r2
 8006170:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d009      	beq.n	8006192 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800617e:	4b12      	ldr	r3, [pc, #72]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	00db      	lsls	r3, r3, #3
 800618c:	490e      	ldr	r1, [pc, #56]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800618e:	4313      	orrs	r3, r2
 8006190:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006192:	f000 f821 	bl	80061d8 <HAL_RCC_GetSysClockFreq>
 8006196:	4602      	mov	r2, r0
 8006198:	4b0b      	ldr	r3, [pc, #44]	; (80061c8 <HAL_RCC_ClockConfig+0x1bc>)
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	091b      	lsrs	r3, r3, #4
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	490a      	ldr	r1, [pc, #40]	; (80061cc <HAL_RCC_ClockConfig+0x1c0>)
 80061a4:	5ccb      	ldrb	r3, [r1, r3]
 80061a6:	fa22 f303 	lsr.w	r3, r2, r3
 80061aa:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <HAL_RCC_ClockConfig+0x1c4>)
 80061ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80061ae:	4b09      	ldr	r3, [pc, #36]	; (80061d4 <HAL_RCC_ClockConfig+0x1c8>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fb febc 	bl	8001f30 <HAL_InitTick>

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3710      	adds	r7, #16
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	40023c00 	.word	0x40023c00
 80061c8:	40023800 	.word	0x40023800
 80061cc:	0800d018 	.word	0x0800d018
 80061d0:	20000000 	.word	0x20000000
 80061d4:	20000004 	.word	0x20000004

080061d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061dc:	b094      	sub	sp, #80	; 0x50
 80061de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	647b      	str	r3, [r7, #68]	; 0x44
 80061e4:	2300      	movs	r3, #0
 80061e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061e8:	2300      	movs	r3, #0
 80061ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061f0:	4b79      	ldr	r3, [pc, #484]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 030c 	and.w	r3, r3, #12
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d00d      	beq.n	8006218 <HAL_RCC_GetSysClockFreq+0x40>
 80061fc:	2b08      	cmp	r3, #8
 80061fe:	f200 80e1 	bhi.w	80063c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <HAL_RCC_GetSysClockFreq+0x34>
 8006206:	2b04      	cmp	r3, #4
 8006208:	d003      	beq.n	8006212 <HAL_RCC_GetSysClockFreq+0x3a>
 800620a:	e0db      	b.n	80063c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800620c:	4b73      	ldr	r3, [pc, #460]	; (80063dc <HAL_RCC_GetSysClockFreq+0x204>)
 800620e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006210:	e0db      	b.n	80063ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006212:	4b73      	ldr	r3, [pc, #460]	; (80063e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006214:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006216:	e0d8      	b.n	80063ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006218:	4b6f      	ldr	r3, [pc, #444]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006220:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006222:	4b6d      	ldr	r3, [pc, #436]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d063      	beq.n	80062f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800622e:	4b6a      	ldr	r3, [pc, #424]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	099b      	lsrs	r3, r3, #6
 8006234:	2200      	movs	r2, #0
 8006236:	63bb      	str	r3, [r7, #56]	; 0x38
 8006238:	63fa      	str	r2, [r7, #60]	; 0x3c
 800623a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006240:	633b      	str	r3, [r7, #48]	; 0x30
 8006242:	2300      	movs	r3, #0
 8006244:	637b      	str	r3, [r7, #52]	; 0x34
 8006246:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800624a:	4622      	mov	r2, r4
 800624c:	462b      	mov	r3, r5
 800624e:	f04f 0000 	mov.w	r0, #0
 8006252:	f04f 0100 	mov.w	r1, #0
 8006256:	0159      	lsls	r1, r3, #5
 8006258:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800625c:	0150      	lsls	r0, r2, #5
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4621      	mov	r1, r4
 8006264:	1a51      	subs	r1, r2, r1
 8006266:	6139      	str	r1, [r7, #16]
 8006268:	4629      	mov	r1, r5
 800626a:	eb63 0301 	sbc.w	r3, r3, r1
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	f04f 0200 	mov.w	r2, #0
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800627c:	4659      	mov	r1, fp
 800627e:	018b      	lsls	r3, r1, #6
 8006280:	4651      	mov	r1, sl
 8006282:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006286:	4651      	mov	r1, sl
 8006288:	018a      	lsls	r2, r1, #6
 800628a:	4651      	mov	r1, sl
 800628c:	ebb2 0801 	subs.w	r8, r2, r1
 8006290:	4659      	mov	r1, fp
 8006292:	eb63 0901 	sbc.w	r9, r3, r1
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	f04f 0300 	mov.w	r3, #0
 800629e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062aa:	4690      	mov	r8, r2
 80062ac:	4699      	mov	r9, r3
 80062ae:	4623      	mov	r3, r4
 80062b0:	eb18 0303 	adds.w	r3, r8, r3
 80062b4:	60bb      	str	r3, [r7, #8]
 80062b6:	462b      	mov	r3, r5
 80062b8:	eb49 0303 	adc.w	r3, r9, r3
 80062bc:	60fb      	str	r3, [r7, #12]
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	f04f 0300 	mov.w	r3, #0
 80062c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80062ca:	4629      	mov	r1, r5
 80062cc:	024b      	lsls	r3, r1, #9
 80062ce:	4621      	mov	r1, r4
 80062d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80062d4:	4621      	mov	r1, r4
 80062d6:	024a      	lsls	r2, r1, #9
 80062d8:	4610      	mov	r0, r2
 80062da:	4619      	mov	r1, r3
 80062dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062de:	2200      	movs	r2, #0
 80062e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80062e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062e8:	f7f9 ffd2 	bl	8000290 <__aeabi_uldivmod>
 80062ec:	4602      	mov	r2, r0
 80062ee:	460b      	mov	r3, r1
 80062f0:	4613      	mov	r3, r2
 80062f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062f4:	e058      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062f6:	4b38      	ldr	r3, [pc, #224]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	099b      	lsrs	r3, r3, #6
 80062fc:	2200      	movs	r2, #0
 80062fe:	4618      	mov	r0, r3
 8006300:	4611      	mov	r1, r2
 8006302:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006306:	623b      	str	r3, [r7, #32]
 8006308:	2300      	movs	r3, #0
 800630a:	627b      	str	r3, [r7, #36]	; 0x24
 800630c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006310:	4642      	mov	r2, r8
 8006312:	464b      	mov	r3, r9
 8006314:	f04f 0000 	mov.w	r0, #0
 8006318:	f04f 0100 	mov.w	r1, #0
 800631c:	0159      	lsls	r1, r3, #5
 800631e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006322:	0150      	lsls	r0, r2, #5
 8006324:	4602      	mov	r2, r0
 8006326:	460b      	mov	r3, r1
 8006328:	4641      	mov	r1, r8
 800632a:	ebb2 0a01 	subs.w	sl, r2, r1
 800632e:	4649      	mov	r1, r9
 8006330:	eb63 0b01 	sbc.w	fp, r3, r1
 8006334:	f04f 0200 	mov.w	r2, #0
 8006338:	f04f 0300 	mov.w	r3, #0
 800633c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006340:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006344:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006348:	ebb2 040a 	subs.w	r4, r2, sl
 800634c:	eb63 050b 	sbc.w	r5, r3, fp
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	00eb      	lsls	r3, r5, #3
 800635a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800635e:	00e2      	lsls	r2, r4, #3
 8006360:	4614      	mov	r4, r2
 8006362:	461d      	mov	r5, r3
 8006364:	4643      	mov	r3, r8
 8006366:	18e3      	adds	r3, r4, r3
 8006368:	603b      	str	r3, [r7, #0]
 800636a:	464b      	mov	r3, r9
 800636c:	eb45 0303 	adc.w	r3, r5, r3
 8006370:	607b      	str	r3, [r7, #4]
 8006372:	f04f 0200 	mov.w	r2, #0
 8006376:	f04f 0300 	mov.w	r3, #0
 800637a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800637e:	4629      	mov	r1, r5
 8006380:	028b      	lsls	r3, r1, #10
 8006382:	4621      	mov	r1, r4
 8006384:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006388:	4621      	mov	r1, r4
 800638a:	028a      	lsls	r2, r1, #10
 800638c:	4610      	mov	r0, r2
 800638e:	4619      	mov	r1, r3
 8006390:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006392:	2200      	movs	r2, #0
 8006394:	61bb      	str	r3, [r7, #24]
 8006396:	61fa      	str	r2, [r7, #28]
 8006398:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800639c:	f7f9 ff78 	bl	8000290 <__aeabi_uldivmod>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	4613      	mov	r3, r2
 80063a6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80063a8:	4b0b      	ldr	r3, [pc, #44]	; (80063d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	0c1b      	lsrs	r3, r3, #16
 80063ae:	f003 0303 	and.w	r3, r3, #3
 80063b2:	3301      	adds	r3, #1
 80063b4:	005b      	lsls	r3, r3, #1
 80063b6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80063b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063c2:	e002      	b.n	80063ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80063c4:	4b05      	ldr	r3, [pc, #20]	; (80063dc <HAL_RCC_GetSysClockFreq+0x204>)
 80063c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80063c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3750      	adds	r7, #80	; 0x50
 80063d0:	46bd      	mov	sp, r7
 80063d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063d6:	bf00      	nop
 80063d8:	40023800 	.word	0x40023800
 80063dc:	00f42400 	.word	0x00f42400
 80063e0:	007a1200 	.word	0x007a1200

080063e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063e8:	4b03      	ldr	r3, [pc, #12]	; (80063f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80063ea:	681b      	ldr	r3, [r3, #0]
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	20000000 	.word	0x20000000

080063fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006400:	f7ff fff0 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 8006404:	4602      	mov	r2, r0
 8006406:	4b05      	ldr	r3, [pc, #20]	; (800641c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	0a9b      	lsrs	r3, r3, #10
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	4903      	ldr	r1, [pc, #12]	; (8006420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006412:	5ccb      	ldrb	r3, [r1, r3]
 8006414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006418:	4618      	mov	r0, r3
 800641a:	bd80      	pop	{r7, pc}
 800641c:	40023800 	.word	0x40023800
 8006420:	0800d028 	.word	0x0800d028

08006424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006428:	f7ff ffdc 	bl	80063e4 <HAL_RCC_GetHCLKFreq>
 800642c:	4602      	mov	r2, r0
 800642e:	4b05      	ldr	r3, [pc, #20]	; (8006444 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	0b5b      	lsrs	r3, r3, #13
 8006434:	f003 0307 	and.w	r3, r3, #7
 8006438:	4903      	ldr	r1, [pc, #12]	; (8006448 <HAL_RCC_GetPCLK2Freq+0x24>)
 800643a:	5ccb      	ldrb	r3, [r1, r3]
 800643c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006440:	4618      	mov	r0, r3
 8006442:	bd80      	pop	{r7, pc}
 8006444:	40023800 	.word	0x40023800
 8006448:	0800d028 	.word	0x0800d028

0800644c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	220f      	movs	r2, #15
 800645a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800645c:	4b12      	ldr	r3, [pc, #72]	; (80064a8 <HAL_RCC_GetClockConfig+0x5c>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f003 0203 	and.w	r2, r3, #3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006468:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <HAL_RCC_GetClockConfig+0x5c>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006474:	4b0c      	ldr	r3, [pc, #48]	; (80064a8 <HAL_RCC_GetClockConfig+0x5c>)
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006480:	4b09      	ldr	r3, [pc, #36]	; (80064a8 <HAL_RCC_GetClockConfig+0x5c>)
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	08db      	lsrs	r3, r3, #3
 8006486:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800648e:	4b07      	ldr	r3, [pc, #28]	; (80064ac <HAL_RCC_GetClockConfig+0x60>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0207 	and.w	r2, r3, #7
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	601a      	str	r2, [r3, #0]
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40023800 	.word	0x40023800
 80064ac:	40023c00 	.word	0x40023c00

080064b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e041      	b.n	8006546 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d106      	bne.n	80064dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f839 	bl	800654e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2202      	movs	r2, #2
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3304      	adds	r3, #4
 80064ec:	4619      	mov	r1, r3
 80064ee:	4610      	mov	r0, r2
 80064f0:	f000 f9d8 	bl	80068a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800654e:	b480      	push	{r7}
 8006550:	b083      	sub	sp, #12
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006556:	bf00      	nop
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
	...

08006564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	d001      	beq.n	800657c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e04e      	b.n	800661a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68da      	ldr	r2, [r3, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0201 	orr.w	r2, r2, #1
 8006592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a23      	ldr	r2, [pc, #140]	; (8006628 <HAL_TIM_Base_Start_IT+0xc4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d022      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a6:	d01d      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a1f      	ldr	r2, [pc, #124]	; (800662c <HAL_TIM_Base_Start_IT+0xc8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d018      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a1e      	ldr	r2, [pc, #120]	; (8006630 <HAL_TIM_Base_Start_IT+0xcc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d013      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a1c      	ldr	r2, [pc, #112]	; (8006634 <HAL_TIM_Base_Start_IT+0xd0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00e      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a1b      	ldr	r2, [pc, #108]	; (8006638 <HAL_TIM_Base_Start_IT+0xd4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d009      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a19      	ldr	r2, [pc, #100]	; (800663c <HAL_TIM_Base_Start_IT+0xd8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d004      	beq.n	80065e4 <HAL_TIM_Base_Start_IT+0x80>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a18      	ldr	r2, [pc, #96]	; (8006640 <HAL_TIM_Base_Start_IT+0xdc>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d111      	bne.n	8006608 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 0307 	and.w	r3, r3, #7
 80065ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2b06      	cmp	r3, #6
 80065f4:	d010      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0201 	orr.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006606:	e007      	b.n	8006618 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0201 	orr.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40010000 	.word	0x40010000
 800662c:	40000400 	.word	0x40000400
 8006630:	40000800 	.word	0x40000800
 8006634:	40000c00 	.word	0x40000c00
 8006638:	40010400 	.word	0x40010400
 800663c:	40014000 	.word	0x40014000
 8006640:	40001800 	.word	0x40001800

08006644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d122      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b02      	cmp	r3, #2
 8006666:	d11b      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f06f 0202 	mvn.w	r2, #2
 8006670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	f003 0303 	and.w	r3, r3, #3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f8ee 	bl	8006868 <HAL_TIM_IC_CaptureCallback>
 800668c:	e005      	b.n	800669a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f8e0 	bl	8006854 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 f8f1 	bl	800687c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d122      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d11b      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0204 	mvn.w	r2, #4
 80066c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2202      	movs	r2, #2
 80066ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f8c4 	bl	8006868 <HAL_TIM_IC_CaptureCallback>
 80066e0:	e005      	b.n	80066ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f8b6 	bl	8006854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f8c7 	bl	800687c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d122      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b08      	cmp	r3, #8
 800670e:	d11b      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f06f 0208 	mvn.w	r2, #8
 8006718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2204      	movs	r2, #4
 800671e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f89a 	bl	8006868 <HAL_TIM_IC_CaptureCallback>
 8006734:	e005      	b.n	8006742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f88c 	bl	8006854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f89d 	bl	800687c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b10      	cmp	r3, #16
 8006754:	d122      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b10      	cmp	r3, #16
 8006762:	d11b      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0210 	mvn.w	r2, #16
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2208      	movs	r2, #8
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f870 	bl	8006868 <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f862 	bl	8006854 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f873 	bl	800687c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d10e      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d107      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0201 	mvn.w	r2, #1
 80067c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7fb f98e 	bl	8001ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d2:	2b80      	cmp	r3, #128	; 0x80
 80067d4:	d10e      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e0:	2b80      	cmp	r3, #128	; 0x80
 80067e2:	d107      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f902 	bl	80069f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fe:	2b40      	cmp	r3, #64	; 0x40
 8006800:	d10e      	bne.n	8006820 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800680c:	2b40      	cmp	r3, #64	; 0x40
 800680e:	d107      	bne.n	8006820 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f838 	bl	8006890 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b20      	cmp	r3, #32
 800682c:	d10e      	bne.n	800684c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f003 0320 	and.w	r3, r3, #32
 8006838:	2b20      	cmp	r3, #32
 800683a:	d107      	bne.n	800684c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f06f 0220 	mvn.w	r2, #32
 8006844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f8cc 	bl	80069e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800684c:	bf00      	nop
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a40      	ldr	r2, [pc, #256]	; (80069b8 <TIM_Base_SetConfig+0x114>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d013      	beq.n	80068e4 <TIM_Base_SetConfig+0x40>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c2:	d00f      	beq.n	80068e4 <TIM_Base_SetConfig+0x40>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a3d      	ldr	r2, [pc, #244]	; (80069bc <TIM_Base_SetConfig+0x118>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d00b      	beq.n	80068e4 <TIM_Base_SetConfig+0x40>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a3c      	ldr	r2, [pc, #240]	; (80069c0 <TIM_Base_SetConfig+0x11c>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d007      	beq.n	80068e4 <TIM_Base_SetConfig+0x40>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a3b      	ldr	r2, [pc, #236]	; (80069c4 <TIM_Base_SetConfig+0x120>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d003      	beq.n	80068e4 <TIM_Base_SetConfig+0x40>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a3a      	ldr	r2, [pc, #232]	; (80069c8 <TIM_Base_SetConfig+0x124>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d108      	bne.n	80068f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2f      	ldr	r2, [pc, #188]	; (80069b8 <TIM_Base_SetConfig+0x114>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d02b      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006904:	d027      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a2c      	ldr	r2, [pc, #176]	; (80069bc <TIM_Base_SetConfig+0x118>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d023      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a2b      	ldr	r2, [pc, #172]	; (80069c0 <TIM_Base_SetConfig+0x11c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d01f      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a2a      	ldr	r2, [pc, #168]	; (80069c4 <TIM_Base_SetConfig+0x120>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d01b      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a29      	ldr	r2, [pc, #164]	; (80069c8 <TIM_Base_SetConfig+0x124>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d017      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a28      	ldr	r2, [pc, #160]	; (80069cc <TIM_Base_SetConfig+0x128>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d013      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a27      	ldr	r2, [pc, #156]	; (80069d0 <TIM_Base_SetConfig+0x12c>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d00f      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a26      	ldr	r2, [pc, #152]	; (80069d4 <TIM_Base_SetConfig+0x130>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d00b      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a25      	ldr	r2, [pc, #148]	; (80069d8 <TIM_Base_SetConfig+0x134>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d007      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a24      	ldr	r2, [pc, #144]	; (80069dc <TIM_Base_SetConfig+0x138>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d003      	beq.n	8006956 <TIM_Base_SetConfig+0xb2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a23      	ldr	r2, [pc, #140]	; (80069e0 <TIM_Base_SetConfig+0x13c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d108      	bne.n	8006968 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800695c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	689a      	ldr	r2, [r3, #8]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a0a      	ldr	r2, [pc, #40]	; (80069b8 <TIM_Base_SetConfig+0x114>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d003      	beq.n	800699c <TIM_Base_SetConfig+0xf8>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a0c      	ldr	r2, [pc, #48]	; (80069c8 <TIM_Base_SetConfig+0x124>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d103      	bne.n	80069a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	691a      	ldr	r2, [r3, #16]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	615a      	str	r2, [r3, #20]
}
 80069aa:	bf00      	nop
 80069ac:	3714      	adds	r7, #20
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	40010000 	.word	0x40010000
 80069bc:	40000400 	.word	0x40000400
 80069c0:	40000800 	.word	0x40000800
 80069c4:	40000c00 	.word	0x40000c00
 80069c8:	40010400 	.word	0x40010400
 80069cc:	40014000 	.word	0x40014000
 80069d0:	40014400 	.word	0x40014400
 80069d4:	40014800 	.word	0x40014800
 80069d8:	40001800 	.word	0x40001800
 80069dc:	40001c00 	.word	0x40001c00
 80069e0:	40002000 	.word	0x40002000

080069e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b082      	sub	sp, #8
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e03f      	b.n	8006a9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d106      	bne.n	8006a38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f7fb f9f6 	bl	8001e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2224      	movs	r2, #36	; 0x24
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 fe33 	bl	80076bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	691a      	ldr	r2, [r3, #16]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	695a      	ldr	r2, [r3, #20]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68da      	ldr	r2, [r3, #12]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2220      	movs	r2, #32
 8006a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2220      	movs	r2, #32
 8006a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b082      	sub	sp, #8
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e047      	b.n	8006b48 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d106      	bne.n	8006ad2 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f7fb f9a9 	bl	8001e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2224      	movs	r2, #36	; 0x24
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68da      	ldr	r2, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ae8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fde6 	bl	80076bc <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	691a      	ldr	r2, [r3, #16]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006afe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	695a      	ldr	r2, [r3, #20]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006b0e:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695a      	ldr	r2, [r3, #20]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f042 0208 	orr.w	r2, r2, #8
 8006b1e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68da      	ldr	r2, [r3, #12]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b2e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3708      	adds	r7, #8
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b08a      	sub	sp, #40	; 0x28
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	603b      	str	r3, [r7, #0]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	2b20      	cmp	r3, #32
 8006b6e:	d17c      	bne.n	8006c6a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d002      	beq.n	8006b7c <HAL_UART_Transmit+0x2c>
 8006b76:	88fb      	ldrh	r3, [r7, #6]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e075      	b.n	8006c6c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_UART_Transmit+0x3e>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e06e      	b.n	8006c6c <HAL_UART_Transmit+0x11c>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2221      	movs	r2, #33	; 0x21
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ba4:	f7fb fcd6 	bl	8002554 <HAL_GetTick>
 8006ba8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	88fa      	ldrh	r2, [r7, #6]
 8006bae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	88fa      	ldrh	r2, [r7, #6]
 8006bb4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bbe:	d108      	bne.n	8006bd2 <HAL_UART_Transmit+0x82>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d104      	bne.n	8006bd2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	61bb      	str	r3, [r7, #24]
 8006bd0:	e003      	b.n	8006bda <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006be2:	e02a      	b.n	8006c3a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	9300      	str	r3, [sp, #0]
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	2200      	movs	r2, #0
 8006bec:	2180      	movs	r1, #128	; 0x80
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 fb1e 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e036      	b.n	8006c6c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10b      	bne.n	8006c1c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	881b      	ldrh	r3, [r3, #0]
 8006c08:	461a      	mov	r2, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c12:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	3302      	adds	r3, #2
 8006c18:	61bb      	str	r3, [r7, #24]
 8006c1a:	e007      	b.n	8006c2c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	781a      	ldrb	r2, [r3, #0]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1cf      	bne.n	8006be4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2140      	movs	r1, #64	; 0x40
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 faee 	bl	8007230 <UART_WaitOnFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e006      	b.n	8006c6c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	e000      	b.n	8006c6c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006c6a:	2302      	movs	r3, #2
  }
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3720      	adds	r7, #32
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d11d      	bne.n	8006cca <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_UART_Receive_IT+0x26>
 8006c94:	88fb      	ldrh	r3, [r7, #6]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e016      	b.n	8006ccc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_UART_Receive_IT+0x38>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	e00f      	b.n	8006ccc <HAL_UART_Receive_IT+0x58>
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006cba:	88fb      	ldrh	r3, [r7, #6]
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	68b9      	ldr	r1, [r7, #8]
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 fb23 	bl	800730c <UART_Start_Receive_IT>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	e000      	b.n	8006ccc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006cca:	2302      	movs	r3, #2
  }
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b0ba      	sub	sp, #232	; 0xe8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006d00:	2300      	movs	r3, #0
 8006d02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d0a:	f003 030f 	and.w	r3, r3, #15
 8006d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006d12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10f      	bne.n	8006d3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d1e:	f003 0320 	and.w	r3, r3, #32
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d009      	beq.n	8006d3a <HAL_UART_IRQHandler+0x66>
 8006d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d2a:	f003 0320 	and.w	r3, r3, #32
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d003      	beq.n	8006d3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fc07 	bl	8007546 <UART_Receive_IT>
      return;
 8006d38:	e256      	b.n	80071e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f000 80de 	beq.w	8006f00 <HAL_UART_IRQHandler+0x22c>
 8006d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d106      	bne.n	8006d5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 80d1 	beq.w	8006f00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00b      	beq.n	8006d82 <HAL_UART_IRQHandler+0xae>
 8006d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d005      	beq.n	8006d82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7a:	f043 0201 	orr.w	r2, r3, #1
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d86:	f003 0304 	and.w	r3, r3, #4
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00b      	beq.n	8006da6 <HAL_UART_IRQHandler+0xd2>
 8006d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d005      	beq.n	8006da6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9e:	f043 0202 	orr.w	r2, r3, #2
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00b      	beq.n	8006dca <HAL_UART_IRQHandler+0xf6>
 8006db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d005      	beq.n	8006dca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f043 0204 	orr.w	r2, r3, #4
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dce:	f003 0308 	and.w	r3, r3, #8
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d011      	beq.n	8006dfa <HAL_UART_IRQHandler+0x126>
 8006dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dda:	f003 0320 	and.w	r3, r3, #32
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d105      	bne.n	8006dee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006de2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d005      	beq.n	8006dfa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df2:	f043 0208 	orr.w	r2, r3, #8
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 81ed 	beq.w	80071de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e08:	f003 0320 	and.w	r3, r3, #32
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d008      	beq.n	8006e22 <HAL_UART_IRQHandler+0x14e>
 8006e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e14:	f003 0320 	and.w	r3, r3, #32
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 fb92 	bl	8007546 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	695b      	ldr	r3, [r3, #20]
 8006e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2c:	2b40      	cmp	r3, #64	; 0x40
 8006e2e:	bf0c      	ite	eq
 8006e30:	2301      	moveq	r3, #1
 8006e32:	2300      	movne	r3, #0
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	f003 0308 	and.w	r3, r3, #8
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d103      	bne.n	8006e4e <HAL_UART_IRQHandler+0x17a>
 8006e46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d04f      	beq.n	8006eee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 fa9a 	bl	8007388 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e5e:	2b40      	cmp	r3, #64	; 0x40
 8006e60:	d141      	bne.n	8006ee6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3314      	adds	r3, #20
 8006e68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e70:	e853 3f00 	ldrex	r3, [r3]
 8006e74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006e78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3314      	adds	r3, #20
 8006e8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006e8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006e92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006e9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006e9e:	e841 2300 	strex	r3, r2, [r1]
 8006ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1d9      	bne.n	8006e62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d013      	beq.n	8006ede <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eba:	4a7d      	ldr	r2, [pc, #500]	; (80070b0 <HAL_UART_IRQHandler+0x3dc>)
 8006ebc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7fc f81e 	bl	8002f04 <HAL_DMA_Abort_IT>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d016      	beq.n	8006efc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006edc:	e00e      	b.n	8006efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 f990 	bl	8007204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee4:	e00a      	b.n	8006efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 f98c 	bl	8007204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eec:	e006      	b.n	8006efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f988 	bl	8007204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006efa:	e170      	b.n	80071de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006efc:	bf00      	nop
    return;
 8006efe:	e16e      	b.n	80071de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	f040 814a 	bne.w	800719e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f0e:	f003 0310 	and.w	r3, r3, #16
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 8143 	beq.w	800719e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f1c:	f003 0310 	and.w	r3, r3, #16
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f000 813c 	beq.w	800719e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f26:	2300      	movs	r3, #0
 8006f28:	60bb      	str	r3, [r7, #8]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	60bb      	str	r3, [r7, #8]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	60bb      	str	r3, [r7, #8]
 8006f3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f46:	2b40      	cmp	r3, #64	; 0x40
 8006f48:	f040 80b4 	bne.w	80070b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 8140 	beq.w	80071e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	f080 8139 	bcs.w	80071e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f76:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f82:	f000 8088 	beq.w	8007096 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	330c      	adds	r3, #12
 8006f8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006f9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	330c      	adds	r3, #12
 8006fae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006fb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006fb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006fbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006fc2:	e841 2300 	strex	r3, r2, [r1]
 8006fc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1d9      	bne.n	8006f86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3314      	adds	r3, #20
 8006fd8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006fe2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fe4:	f023 0301 	bic.w	r3, r3, #1
 8006fe8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3314      	adds	r3, #20
 8006ff2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006ff6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ffe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007002:	e841 2300 	strex	r3, r2, [r1]
 8007006:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007008:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1e1      	bne.n	8006fd2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3314      	adds	r3, #20
 8007014:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007016:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007018:	e853 3f00 	ldrex	r3, [r3]
 800701c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800701e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007024:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	3314      	adds	r3, #20
 800702e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007032:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007034:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007036:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007038:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800703a:	e841 2300 	strex	r3, r2, [r1]
 800703e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007040:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1e3      	bne.n	800700e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	330c      	adds	r3, #12
 800705a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007066:	f023 0310 	bic.w	r3, r3, #16
 800706a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	330c      	adds	r3, #12
 8007074:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007078:	65ba      	str	r2, [r7, #88]	; 0x58
 800707a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800707e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007080:	e841 2300 	strex	r3, r2, [r1]
 8007084:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007086:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e3      	bne.n	8007054 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007090:	4618      	mov	r0, r3
 8007092:	f7fb fec7 	bl	8002e24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800709e:	b29b      	uxth	r3, r3
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	4619      	mov	r1, r3
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f8b6 	bl	8007218 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80070ac:	e099      	b.n	80071e2 <HAL_UART_IRQHandler+0x50e>
 80070ae:	bf00      	nop
 80070b0:	0800744f 	.word	0x0800744f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070bc:	b29b      	uxth	r3, r3
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 808b 	beq.w	80071e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80070d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 8086 	beq.w	80071e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	330c      	adds	r3, #12
 80070e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80070ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	330c      	adds	r3, #12
 80070fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80070fe:	647a      	str	r2, [r7, #68]	; 0x44
 8007100:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007102:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007104:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007106:	e841 2300 	strex	r3, r2, [r1]
 800710a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800710c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1e3      	bne.n	80070da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3314      	adds	r3, #20
 8007118:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	e853 3f00 	ldrex	r3, [r3]
 8007120:	623b      	str	r3, [r7, #32]
   return(result);
 8007122:	6a3b      	ldr	r3, [r7, #32]
 8007124:	f023 0301 	bic.w	r3, r3, #1
 8007128:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3314      	adds	r3, #20
 8007132:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007136:	633a      	str	r2, [r7, #48]	; 0x30
 8007138:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800713c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800713e:	e841 2300 	strex	r3, r2, [r1]
 8007142:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1e3      	bne.n	8007112 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2220      	movs	r2, #32
 800714e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	60fb      	str	r3, [r7, #12]
   return(result);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f023 0310 	bic.w	r3, r3, #16
 800716e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	330c      	adds	r3, #12
 8007178:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800717c:	61fa      	str	r2, [r7, #28]
 800717e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007180:	69b9      	ldr	r1, [r7, #24]
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	e841 2300 	strex	r3, r2, [r1]
 8007188:	617b      	str	r3, [r7, #20]
   return(result);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1e3      	bne.n	8007158 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007190:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007194:	4619      	mov	r1, r3
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 f83e 	bl	8007218 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800719c:	e023      	b.n	80071e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800719e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d009      	beq.n	80071be <HAL_UART_IRQHandler+0x4ea>
 80071aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f95d 	bl	8007476 <UART_Transmit_IT>
    return;
 80071bc:	e014      	b.n	80071e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80071be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00e      	beq.n	80071e8 <HAL_UART_IRQHandler+0x514>
 80071ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d008      	beq.n	80071e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f99d 	bl	8007516 <UART_EndTransmit_IT>
    return;
 80071dc:	e004      	b.n	80071e8 <HAL_UART_IRQHandler+0x514>
    return;
 80071de:	bf00      	nop
 80071e0:	e002      	b.n	80071e8 <HAL_UART_IRQHandler+0x514>
      return;
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <HAL_UART_IRQHandler+0x514>
      return;
 80071e6:	bf00      	nop
  }
}
 80071e8:	37e8      	adds	r7, #232	; 0xe8
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop

080071f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b090      	sub	sp, #64	; 0x40
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	603b      	str	r3, [r7, #0]
 800723c:	4613      	mov	r3, r2
 800723e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007240:	e050      	b.n	80072e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007248:	d04c      	beq.n	80072e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800724a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800724c:	2b00      	cmp	r3, #0
 800724e:	d007      	beq.n	8007260 <UART_WaitOnFlagUntilTimeout+0x30>
 8007250:	f7fb f980 	bl	8002554 <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800725c:	429a      	cmp	r2, r3
 800725e:	d241      	bcs.n	80072e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	330c      	adds	r3, #12
 8007266:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726a:	e853 3f00 	ldrex	r3, [r3]
 800726e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007276:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	330c      	adds	r3, #12
 800727e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007280:	637a      	str	r2, [r7, #52]	; 0x34
 8007282:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007284:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007288:	e841 2300 	strex	r3, r2, [r1]
 800728c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800728e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1e5      	bne.n	8007260 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3314      	adds	r3, #20
 800729a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	e853 3f00 	ldrex	r3, [r3]
 80072a2:	613b      	str	r3, [r7, #16]
   return(result);
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	f023 0301 	bic.w	r3, r3, #1
 80072aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	3314      	adds	r3, #20
 80072b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072b4:	623a      	str	r2, [r7, #32]
 80072b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	69f9      	ldr	r1, [r7, #28]
 80072ba:	6a3a      	ldr	r2, [r7, #32]
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e5      	bne.n	8007294 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2220      	movs	r2, #32
 80072cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e00f      	b.n	8007304 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	4013      	ands	r3, r2
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	bf0c      	ite	eq
 80072f4:	2301      	moveq	r3, #1
 80072f6:	2300      	movne	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	461a      	mov	r2, r3
 80072fc:	79fb      	ldrb	r3, [r7, #7]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d09f      	beq.n	8007242 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3740      	adds	r7, #64	; 0x40
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	4613      	mov	r3, r2
 8007318:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	88fa      	ldrh	r2, [r7, #6]
 8007324:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	88fa      	ldrh	r2, [r7, #6]
 800732a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2222      	movs	r2, #34	; 0x22
 8007336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d007      	beq.n	800735a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68da      	ldr	r2, [r3, #12]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007358:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	695a      	ldr	r2, [r3, #20]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0201 	orr.w	r2, r2, #1
 8007368:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68da      	ldr	r2, [r3, #12]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f042 0220 	orr.w	r2, r2, #32
 8007378:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800737a:	2300      	movs	r3, #0
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007388:	b480      	push	{r7}
 800738a:	b095      	sub	sp, #84	; 0x54
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	330c      	adds	r3, #12
 8007396:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800739a:	e853 3f00 	ldrex	r3, [r3]
 800739e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	330c      	adds	r3, #12
 80073ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073b0:	643a      	str	r2, [r7, #64]	; 0x40
 80073b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80073b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80073b8:	e841 2300 	strex	r3, r2, [r1]
 80073bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1e5      	bne.n	8007390 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3314      	adds	r3, #20
 80073ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073cc:	6a3b      	ldr	r3, [r7, #32]
 80073ce:	e853 3f00 	ldrex	r3, [r3]
 80073d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	f023 0301 	bic.w	r3, r3, #1
 80073da:	64bb      	str	r3, [r7, #72]	; 0x48
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	3314      	adds	r3, #20
 80073e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073ec:	e841 2300 	strex	r3, r2, [r1]
 80073f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e5      	bne.n	80073c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d119      	bne.n	8007434 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	330c      	adds	r3, #12
 8007406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	f023 0310 	bic.w	r3, r3, #16
 8007416:	647b      	str	r3, [r7, #68]	; 0x44
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	330c      	adds	r3, #12
 800741e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007420:	61ba      	str	r2, [r7, #24]
 8007422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007424:	6979      	ldr	r1, [r7, #20]
 8007426:	69ba      	ldr	r2, [r7, #24]
 8007428:	e841 2300 	strex	r3, r2, [r1]
 800742c:	613b      	str	r3, [r7, #16]
   return(result);
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e5      	bne.n	8007400 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2220      	movs	r2, #32
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007442:	bf00      	nop
 8007444:	3754      	adds	r7, #84	; 0x54
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b084      	sub	sp, #16
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f7ff fecb 	bl	8007204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800746e:	bf00      	nop
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}

08007476 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007476:	b480      	push	{r7}
 8007478:	b085      	sub	sp, #20
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b21      	cmp	r3, #33	; 0x21
 8007488:	d13e      	bne.n	8007508 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007492:	d114      	bne.n	80074be <UART_Transmit_IT+0x48>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d110      	bne.n	80074be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a1b      	ldr	r3, [r3, #32]
 80074a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	881b      	ldrh	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	1c9a      	adds	r2, r3, #2
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	621a      	str	r2, [r3, #32]
 80074bc:	e008      	b.n	80074d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	1c59      	adds	r1, r3, #1
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	6211      	str	r1, [r2, #32]
 80074c8:	781a      	ldrb	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	b29b      	uxth	r3, r3
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	4619      	mov	r1, r3
 80074de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d10f      	bne.n	8007504 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68da      	ldr	r2, [r3, #12]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80074f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68da      	ldr	r2, [r3, #12]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007502:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	e000      	b.n	800750a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007508:	2302      	movs	r3, #2
  }
}
 800750a:	4618      	mov	r0, r3
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b082      	sub	sp, #8
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68da      	ldr	r2, [r3, #12]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800752c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2220      	movs	r2, #32
 8007532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff fe5a 	bl	80071f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b08c      	sub	sp, #48	; 0x30
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b22      	cmp	r3, #34	; 0x22
 8007558:	f040 80ab 	bne.w	80076b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007564:	d117      	bne.n	8007596 <UART_Receive_IT+0x50>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d113      	bne.n	8007596 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800756e:	2300      	movs	r3, #0
 8007570:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007576:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	b29b      	uxth	r3, r3
 8007580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007584:	b29a      	uxth	r2, r3
 8007586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007588:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800758e:	1c9a      	adds	r2, r3, #2
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	629a      	str	r2, [r3, #40]	; 0x28
 8007594:	e026      	b.n	80075e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800759c:	2300      	movs	r3, #0
 800759e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075a8:	d007      	beq.n	80075ba <UART_Receive_IT+0x74>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10a      	bne.n	80075c8 <UART_Receive_IT+0x82>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d106      	bne.n	80075c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	b2da      	uxtb	r2, r3
 80075c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c4:	701a      	strb	r2, [r3, #0]
 80075c6:	e008      	b.n	80075da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075de:	1c5a      	adds	r2, r3, #1
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	3b01      	subs	r3, #1
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	4619      	mov	r1, r3
 80075f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d15a      	bne.n	80076ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68da      	ldr	r2, [r3, #12]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f022 0220 	bic.w	r2, r2, #32
 8007606:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68da      	ldr	r2, [r3, #12]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007616:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695a      	ldr	r2, [r3, #20]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f022 0201 	bic.w	r2, r2, #1
 8007626:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2220      	movs	r2, #32
 800762c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007634:	2b01      	cmp	r3, #1
 8007636:	d135      	bne.n	80076a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	330c      	adds	r3, #12
 8007644:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	613b      	str	r3, [r7, #16]
   return(result);
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f023 0310 	bic.w	r3, r3, #16
 8007654:	627b      	str	r3, [r7, #36]	; 0x24
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	330c      	adds	r3, #12
 800765c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800765e:	623a      	str	r2, [r7, #32]
 8007660:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007662:	69f9      	ldr	r1, [r7, #28]
 8007664:	6a3a      	ldr	r2, [r7, #32]
 8007666:	e841 2300 	strex	r3, r2, [r1]
 800766a:	61bb      	str	r3, [r7, #24]
   return(result);
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1e5      	bne.n	800763e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0310 	and.w	r3, r3, #16
 800767c:	2b10      	cmp	r3, #16
 800767e:	d10a      	bne.n	8007696 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007680:	2300      	movs	r3, #0
 8007682:	60fb      	str	r3, [r7, #12]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	60fb      	str	r3, [r7, #12]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	60fb      	str	r3, [r7, #12]
 8007694:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800769a:	4619      	mov	r1, r3
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f7ff fdbb 	bl	8007218 <HAL_UARTEx_RxEventCallback>
 80076a2:	e002      	b.n	80076aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f7f9 fab9 	bl	8000c1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	e002      	b.n	80076b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	e000      	b.n	80076b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80076b2:	2302      	movs	r3, #2
  }
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3730      	adds	r7, #48	; 0x30
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076c0:	b0c0      	sub	sp, #256	; 0x100
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80076d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076d8:	68d9      	ldr	r1, [r3, #12]
 80076da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	ea40 0301 	orr.w	r3, r0, r1
 80076e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80076e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	431a      	orrs	r2, r3
 80076f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076f8:	695b      	ldr	r3, [r3, #20]
 80076fa:	431a      	orrs	r2, r3
 80076fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	4313      	orrs	r3, r2
 8007704:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007714:	f021 010c 	bic.w	r1, r1, #12
 8007718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007722:	430b      	orrs	r3, r1
 8007724:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007736:	6999      	ldr	r1, [r3, #24]
 8007738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	ea40 0301 	orr.w	r3, r0, r1
 8007742:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	4b8f      	ldr	r3, [pc, #572]	; (8007988 <UART_SetConfig+0x2cc>)
 800774c:	429a      	cmp	r2, r3
 800774e:	d005      	beq.n	800775c <UART_SetConfig+0xa0>
 8007750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	4b8d      	ldr	r3, [pc, #564]	; (800798c <UART_SetConfig+0x2d0>)
 8007758:	429a      	cmp	r2, r3
 800775a:	d104      	bne.n	8007766 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800775c:	f7fe fe62 	bl	8006424 <HAL_RCC_GetPCLK2Freq>
 8007760:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007764:	e003      	b.n	800776e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007766:	f7fe fe49 	bl	80063fc <HAL_RCC_GetPCLK1Freq>
 800776a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800776e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007772:	69db      	ldr	r3, [r3, #28]
 8007774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007778:	f040 810c 	bne.w	8007994 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800777c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007780:	2200      	movs	r2, #0
 8007782:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007786:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800778a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800778e:	4622      	mov	r2, r4
 8007790:	462b      	mov	r3, r5
 8007792:	1891      	adds	r1, r2, r2
 8007794:	65b9      	str	r1, [r7, #88]	; 0x58
 8007796:	415b      	adcs	r3, r3
 8007798:	65fb      	str	r3, [r7, #92]	; 0x5c
 800779a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800779e:	4621      	mov	r1, r4
 80077a0:	eb12 0801 	adds.w	r8, r2, r1
 80077a4:	4629      	mov	r1, r5
 80077a6:	eb43 0901 	adc.w	r9, r3, r1
 80077aa:	f04f 0200 	mov.w	r2, #0
 80077ae:	f04f 0300 	mov.w	r3, #0
 80077b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077be:	4690      	mov	r8, r2
 80077c0:	4699      	mov	r9, r3
 80077c2:	4623      	mov	r3, r4
 80077c4:	eb18 0303 	adds.w	r3, r8, r3
 80077c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80077cc:	462b      	mov	r3, r5
 80077ce:	eb49 0303 	adc.w	r3, r9, r3
 80077d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80077d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80077e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80077e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80077ea:	460b      	mov	r3, r1
 80077ec:	18db      	adds	r3, r3, r3
 80077ee:	653b      	str	r3, [r7, #80]	; 0x50
 80077f0:	4613      	mov	r3, r2
 80077f2:	eb42 0303 	adc.w	r3, r2, r3
 80077f6:	657b      	str	r3, [r7, #84]	; 0x54
 80077f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80077fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007800:	f7f8 fd46 	bl	8000290 <__aeabi_uldivmod>
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	4b61      	ldr	r3, [pc, #388]	; (8007990 <UART_SetConfig+0x2d4>)
 800780a:	fba3 2302 	umull	r2, r3, r3, r2
 800780e:	095b      	lsrs	r3, r3, #5
 8007810:	011c      	lsls	r4, r3, #4
 8007812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007816:	2200      	movs	r2, #0
 8007818:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800781c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007820:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007824:	4642      	mov	r2, r8
 8007826:	464b      	mov	r3, r9
 8007828:	1891      	adds	r1, r2, r2
 800782a:	64b9      	str	r1, [r7, #72]	; 0x48
 800782c:	415b      	adcs	r3, r3
 800782e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007830:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007834:	4641      	mov	r1, r8
 8007836:	eb12 0a01 	adds.w	sl, r2, r1
 800783a:	4649      	mov	r1, r9
 800783c:	eb43 0b01 	adc.w	fp, r3, r1
 8007840:	f04f 0200 	mov.w	r2, #0
 8007844:	f04f 0300 	mov.w	r3, #0
 8007848:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800784c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007850:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007854:	4692      	mov	sl, r2
 8007856:	469b      	mov	fp, r3
 8007858:	4643      	mov	r3, r8
 800785a:	eb1a 0303 	adds.w	r3, sl, r3
 800785e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007862:	464b      	mov	r3, r9
 8007864:	eb4b 0303 	adc.w	r3, fp, r3
 8007868:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800786c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007878:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800787c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007880:	460b      	mov	r3, r1
 8007882:	18db      	adds	r3, r3, r3
 8007884:	643b      	str	r3, [r7, #64]	; 0x40
 8007886:	4613      	mov	r3, r2
 8007888:	eb42 0303 	adc.w	r3, r2, r3
 800788c:	647b      	str	r3, [r7, #68]	; 0x44
 800788e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007892:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007896:	f7f8 fcfb 	bl	8000290 <__aeabi_uldivmod>
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	4611      	mov	r1, r2
 80078a0:	4b3b      	ldr	r3, [pc, #236]	; (8007990 <UART_SetConfig+0x2d4>)
 80078a2:	fba3 2301 	umull	r2, r3, r3, r1
 80078a6:	095b      	lsrs	r3, r3, #5
 80078a8:	2264      	movs	r2, #100	; 0x64
 80078aa:	fb02 f303 	mul.w	r3, r2, r3
 80078ae:	1acb      	subs	r3, r1, r3
 80078b0:	00db      	lsls	r3, r3, #3
 80078b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80078b6:	4b36      	ldr	r3, [pc, #216]	; (8007990 <UART_SetConfig+0x2d4>)
 80078b8:	fba3 2302 	umull	r2, r3, r3, r2
 80078bc:	095b      	lsrs	r3, r3, #5
 80078be:	005b      	lsls	r3, r3, #1
 80078c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078c4:	441c      	add	r4, r3
 80078c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078ca:	2200      	movs	r2, #0
 80078cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80078d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80078d8:	4642      	mov	r2, r8
 80078da:	464b      	mov	r3, r9
 80078dc:	1891      	adds	r1, r2, r2
 80078de:	63b9      	str	r1, [r7, #56]	; 0x38
 80078e0:	415b      	adcs	r3, r3
 80078e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80078e8:	4641      	mov	r1, r8
 80078ea:	1851      	adds	r1, r2, r1
 80078ec:	6339      	str	r1, [r7, #48]	; 0x30
 80078ee:	4649      	mov	r1, r9
 80078f0:	414b      	adcs	r3, r1
 80078f2:	637b      	str	r3, [r7, #52]	; 0x34
 80078f4:	f04f 0200 	mov.w	r2, #0
 80078f8:	f04f 0300 	mov.w	r3, #0
 80078fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007900:	4659      	mov	r1, fp
 8007902:	00cb      	lsls	r3, r1, #3
 8007904:	4651      	mov	r1, sl
 8007906:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800790a:	4651      	mov	r1, sl
 800790c:	00ca      	lsls	r2, r1, #3
 800790e:	4610      	mov	r0, r2
 8007910:	4619      	mov	r1, r3
 8007912:	4603      	mov	r3, r0
 8007914:	4642      	mov	r2, r8
 8007916:	189b      	adds	r3, r3, r2
 8007918:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800791c:	464b      	mov	r3, r9
 800791e:	460a      	mov	r2, r1
 8007920:	eb42 0303 	adc.w	r3, r2, r3
 8007924:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007934:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007938:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800793c:	460b      	mov	r3, r1
 800793e:	18db      	adds	r3, r3, r3
 8007940:	62bb      	str	r3, [r7, #40]	; 0x28
 8007942:	4613      	mov	r3, r2
 8007944:	eb42 0303 	adc.w	r3, r2, r3
 8007948:	62fb      	str	r3, [r7, #44]	; 0x2c
 800794a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800794e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007952:	f7f8 fc9d 	bl	8000290 <__aeabi_uldivmod>
 8007956:	4602      	mov	r2, r0
 8007958:	460b      	mov	r3, r1
 800795a:	4b0d      	ldr	r3, [pc, #52]	; (8007990 <UART_SetConfig+0x2d4>)
 800795c:	fba3 1302 	umull	r1, r3, r3, r2
 8007960:	095b      	lsrs	r3, r3, #5
 8007962:	2164      	movs	r1, #100	; 0x64
 8007964:	fb01 f303 	mul.w	r3, r1, r3
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	00db      	lsls	r3, r3, #3
 800796c:	3332      	adds	r3, #50	; 0x32
 800796e:	4a08      	ldr	r2, [pc, #32]	; (8007990 <UART_SetConfig+0x2d4>)
 8007970:	fba2 2303 	umull	r2, r3, r2, r3
 8007974:	095b      	lsrs	r3, r3, #5
 8007976:	f003 0207 	and.w	r2, r3, #7
 800797a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4422      	add	r2, r4
 8007982:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007984:	e106      	b.n	8007b94 <UART_SetConfig+0x4d8>
 8007986:	bf00      	nop
 8007988:	40011000 	.word	0x40011000
 800798c:	40011400 	.word	0x40011400
 8007990:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007994:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007998:	2200      	movs	r2, #0
 800799a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800799e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80079a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80079a6:	4642      	mov	r2, r8
 80079a8:	464b      	mov	r3, r9
 80079aa:	1891      	adds	r1, r2, r2
 80079ac:	6239      	str	r1, [r7, #32]
 80079ae:	415b      	adcs	r3, r3
 80079b0:	627b      	str	r3, [r7, #36]	; 0x24
 80079b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079b6:	4641      	mov	r1, r8
 80079b8:	1854      	adds	r4, r2, r1
 80079ba:	4649      	mov	r1, r9
 80079bc:	eb43 0501 	adc.w	r5, r3, r1
 80079c0:	f04f 0200 	mov.w	r2, #0
 80079c4:	f04f 0300 	mov.w	r3, #0
 80079c8:	00eb      	lsls	r3, r5, #3
 80079ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079ce:	00e2      	lsls	r2, r4, #3
 80079d0:	4614      	mov	r4, r2
 80079d2:	461d      	mov	r5, r3
 80079d4:	4643      	mov	r3, r8
 80079d6:	18e3      	adds	r3, r4, r3
 80079d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80079dc:	464b      	mov	r3, r9
 80079de:	eb45 0303 	adc.w	r3, r5, r3
 80079e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80079e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80079f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80079f6:	f04f 0200 	mov.w	r2, #0
 80079fa:	f04f 0300 	mov.w	r3, #0
 80079fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a02:	4629      	mov	r1, r5
 8007a04:	008b      	lsls	r3, r1, #2
 8007a06:	4621      	mov	r1, r4
 8007a08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	008a      	lsls	r2, r1, #2
 8007a10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007a14:	f7f8 fc3c 	bl	8000290 <__aeabi_uldivmod>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	4b60      	ldr	r3, [pc, #384]	; (8007ba0 <UART_SetConfig+0x4e4>)
 8007a1e:	fba3 2302 	umull	r2, r3, r3, r2
 8007a22:	095b      	lsrs	r3, r3, #5
 8007a24:	011c      	lsls	r4, r3, #4
 8007a26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007a30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007a34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007a38:	4642      	mov	r2, r8
 8007a3a:	464b      	mov	r3, r9
 8007a3c:	1891      	adds	r1, r2, r2
 8007a3e:	61b9      	str	r1, [r7, #24]
 8007a40:	415b      	adcs	r3, r3
 8007a42:	61fb      	str	r3, [r7, #28]
 8007a44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a48:	4641      	mov	r1, r8
 8007a4a:	1851      	adds	r1, r2, r1
 8007a4c:	6139      	str	r1, [r7, #16]
 8007a4e:	4649      	mov	r1, r9
 8007a50:	414b      	adcs	r3, r1
 8007a52:	617b      	str	r3, [r7, #20]
 8007a54:	f04f 0200 	mov.w	r2, #0
 8007a58:	f04f 0300 	mov.w	r3, #0
 8007a5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a60:	4659      	mov	r1, fp
 8007a62:	00cb      	lsls	r3, r1, #3
 8007a64:	4651      	mov	r1, sl
 8007a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a6a:	4651      	mov	r1, sl
 8007a6c:	00ca      	lsls	r2, r1, #3
 8007a6e:	4610      	mov	r0, r2
 8007a70:	4619      	mov	r1, r3
 8007a72:	4603      	mov	r3, r0
 8007a74:	4642      	mov	r2, r8
 8007a76:	189b      	adds	r3, r3, r2
 8007a78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007a7c:	464b      	mov	r3, r9
 8007a7e:	460a      	mov	r2, r1
 8007a80:	eb42 0303 	adc.w	r3, r2, r3
 8007a84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	67bb      	str	r3, [r7, #120]	; 0x78
 8007a92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007a94:	f04f 0200 	mov.w	r2, #0
 8007a98:	f04f 0300 	mov.w	r3, #0
 8007a9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007aa0:	4649      	mov	r1, r9
 8007aa2:	008b      	lsls	r3, r1, #2
 8007aa4:	4641      	mov	r1, r8
 8007aa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007aaa:	4641      	mov	r1, r8
 8007aac:	008a      	lsls	r2, r1, #2
 8007aae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007ab2:	f7f8 fbed 	bl	8000290 <__aeabi_uldivmod>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	4611      	mov	r1, r2
 8007abc:	4b38      	ldr	r3, [pc, #224]	; (8007ba0 <UART_SetConfig+0x4e4>)
 8007abe:	fba3 2301 	umull	r2, r3, r3, r1
 8007ac2:	095b      	lsrs	r3, r3, #5
 8007ac4:	2264      	movs	r2, #100	; 0x64
 8007ac6:	fb02 f303 	mul.w	r3, r2, r3
 8007aca:	1acb      	subs	r3, r1, r3
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	3332      	adds	r3, #50	; 0x32
 8007ad0:	4a33      	ldr	r2, [pc, #204]	; (8007ba0 <UART_SetConfig+0x4e4>)
 8007ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ad6:	095b      	lsrs	r3, r3, #5
 8007ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007adc:	441c      	add	r4, r3
 8007ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	673b      	str	r3, [r7, #112]	; 0x70
 8007ae6:	677a      	str	r2, [r7, #116]	; 0x74
 8007ae8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007aec:	4642      	mov	r2, r8
 8007aee:	464b      	mov	r3, r9
 8007af0:	1891      	adds	r1, r2, r2
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	415b      	adcs	r3, r3
 8007af6:	60fb      	str	r3, [r7, #12]
 8007af8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007afc:	4641      	mov	r1, r8
 8007afe:	1851      	adds	r1, r2, r1
 8007b00:	6039      	str	r1, [r7, #0]
 8007b02:	4649      	mov	r1, r9
 8007b04:	414b      	adcs	r3, r1
 8007b06:	607b      	str	r3, [r7, #4]
 8007b08:	f04f 0200 	mov.w	r2, #0
 8007b0c:	f04f 0300 	mov.w	r3, #0
 8007b10:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b14:	4659      	mov	r1, fp
 8007b16:	00cb      	lsls	r3, r1, #3
 8007b18:	4651      	mov	r1, sl
 8007b1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b1e:	4651      	mov	r1, sl
 8007b20:	00ca      	lsls	r2, r1, #3
 8007b22:	4610      	mov	r0, r2
 8007b24:	4619      	mov	r1, r3
 8007b26:	4603      	mov	r3, r0
 8007b28:	4642      	mov	r2, r8
 8007b2a:	189b      	adds	r3, r3, r2
 8007b2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b2e:	464b      	mov	r3, r9
 8007b30:	460a      	mov	r2, r1
 8007b32:	eb42 0303 	adc.w	r3, r2, r3
 8007b36:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	663b      	str	r3, [r7, #96]	; 0x60
 8007b42:	667a      	str	r2, [r7, #100]	; 0x64
 8007b44:	f04f 0200 	mov.w	r2, #0
 8007b48:	f04f 0300 	mov.w	r3, #0
 8007b4c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007b50:	4649      	mov	r1, r9
 8007b52:	008b      	lsls	r3, r1, #2
 8007b54:	4641      	mov	r1, r8
 8007b56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b5a:	4641      	mov	r1, r8
 8007b5c:	008a      	lsls	r2, r1, #2
 8007b5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b62:	f7f8 fb95 	bl	8000290 <__aeabi_uldivmod>
 8007b66:	4602      	mov	r2, r0
 8007b68:	460b      	mov	r3, r1
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	; (8007ba0 <UART_SetConfig+0x4e4>)
 8007b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8007b70:	095b      	lsrs	r3, r3, #5
 8007b72:	2164      	movs	r1, #100	; 0x64
 8007b74:	fb01 f303 	mul.w	r3, r1, r3
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	3332      	adds	r3, #50	; 0x32
 8007b7e:	4a08      	ldr	r2, [pc, #32]	; (8007ba0 <UART_SetConfig+0x4e4>)
 8007b80:	fba2 2303 	umull	r2, r3, r2, r3
 8007b84:	095b      	lsrs	r3, r3, #5
 8007b86:	f003 020f 	and.w	r2, r3, #15
 8007b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4422      	add	r2, r4
 8007b92:	609a      	str	r2, [r3, #8]
}
 8007b94:	bf00      	nop
 8007b96:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ba0:	51eb851f 	.word	0x51eb851f

08007ba4 <__NVIC_SetPriority>:
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	6039      	str	r1, [r7, #0]
 8007bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	db0a      	blt.n	8007bce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	b2da      	uxtb	r2, r3
 8007bbc:	490c      	ldr	r1, [pc, #48]	; (8007bf0 <__NVIC_SetPriority+0x4c>)
 8007bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bc2:	0112      	lsls	r2, r2, #4
 8007bc4:	b2d2      	uxtb	r2, r2
 8007bc6:	440b      	add	r3, r1
 8007bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007bcc:	e00a      	b.n	8007be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	b2da      	uxtb	r2, r3
 8007bd2:	4908      	ldr	r1, [pc, #32]	; (8007bf4 <__NVIC_SetPriority+0x50>)
 8007bd4:	79fb      	ldrb	r3, [r7, #7]
 8007bd6:	f003 030f 	and.w	r3, r3, #15
 8007bda:	3b04      	subs	r3, #4
 8007bdc:	0112      	lsls	r2, r2, #4
 8007bde:	b2d2      	uxtb	r2, r2
 8007be0:	440b      	add	r3, r1
 8007be2:	761a      	strb	r2, [r3, #24]
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	e000e100 	.word	0xe000e100
 8007bf4:	e000ed00 	.word	0xe000ed00

08007bf8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007bfc:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <SysTick_Handler+0x1c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007c00:	f002 fd4e 	bl	800a6a0 <xTaskGetSchedulerState>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d001      	beq.n	8007c0e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007c0a:	f003 fc55 	bl	800b4b8 <xPortSysTickHandler>
  }
}
 8007c0e:	bf00      	nop
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	e000e010 	.word	0xe000e010

08007c18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	f06f 0004 	mvn.w	r0, #4
 8007c22:	f7ff ffbf 	bl	8007ba4 <__NVIC_SetPriority>
#endif
}
 8007c26:	bf00      	nop
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c32:	f3ef 8305 	mrs	r3, IPSR
 8007c36:	603b      	str	r3, [r7, #0]
  return(result);
 8007c38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d003      	beq.n	8007c46 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007c3e:	f06f 0305 	mvn.w	r3, #5
 8007c42:	607b      	str	r3, [r7, #4]
 8007c44:	e00c      	b.n	8007c60 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007c46:	4b0a      	ldr	r3, [pc, #40]	; (8007c70 <osKernelInitialize+0x44>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d105      	bne.n	8007c5a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007c4e:	4b08      	ldr	r3, [pc, #32]	; (8007c70 <osKernelInitialize+0x44>)
 8007c50:	2201      	movs	r2, #1
 8007c52:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007c54:	2300      	movs	r3, #0
 8007c56:	607b      	str	r3, [r7, #4]
 8007c58:	e002      	b.n	8007c60 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007c5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007c60:	687b      	ldr	r3, [r7, #4]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	200002a8 	.word	0x200002a8

08007c74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c7a:	f3ef 8305 	mrs	r3, IPSR
 8007c7e:	603b      	str	r3, [r7, #0]
  return(result);
 8007c80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007c86:	f06f 0305 	mvn.w	r3, #5
 8007c8a:	607b      	str	r3, [r7, #4]
 8007c8c:	e010      	b.n	8007cb0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007c8e:	4b0b      	ldr	r3, [pc, #44]	; (8007cbc <osKernelStart+0x48>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d109      	bne.n	8007caa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007c96:	f7ff ffbf 	bl	8007c18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007c9a:	4b08      	ldr	r3, [pc, #32]	; (8007cbc <osKernelStart+0x48>)
 8007c9c:	2202      	movs	r2, #2
 8007c9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ca0:	f002 f840 	bl	8009d24 <vTaskStartScheduler>
      stat = osOK;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	607b      	str	r3, [r7, #4]
 8007ca8:	e002      	b.n	8007cb0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007caa:	f04f 33ff 	mov.w	r3, #4294967295
 8007cae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007cb0:	687b      	ldr	r3, [r7, #4]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	200002a8 	.word	0x200002a8

08007cc0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08e      	sub	sp, #56	; 0x38
 8007cc4:	af04      	add	r7, sp, #16
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cd0:	f3ef 8305 	mrs	r3, IPSR
 8007cd4:	617b      	str	r3, [r7, #20]
  return(result);
 8007cd6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d17e      	bne.n	8007dda <osThreadNew+0x11a>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d07b      	beq.n	8007dda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007ce2:	2380      	movs	r3, #128	; 0x80
 8007ce4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007ce6:	2318      	movs	r3, #24
 8007ce8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007cea:	2300      	movs	r3, #0
 8007cec:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007cee:	f04f 33ff 	mov.w	r3, #4294967295
 8007cf2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d045      	beq.n	8007d86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d002      	beq.n	8007d08 <osThreadNew+0x48>
        name = attr->name;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d002      	beq.n	8007d16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d008      	beq.n	8007d2e <osThreadNew+0x6e>
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	2b38      	cmp	r3, #56	; 0x38
 8007d20:	d805      	bhi.n	8007d2e <osThreadNew+0x6e>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <osThreadNew+0x72>
        return (NULL);
 8007d2e:	2300      	movs	r3, #0
 8007d30:	e054      	b.n	8007ddc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	695b      	ldr	r3, [r3, #20]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d003      	beq.n	8007d42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	089b      	lsrs	r3, r3, #2
 8007d40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00e      	beq.n	8007d68 <osThreadNew+0xa8>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	2ba7      	cmp	r3, #167	; 0xa7
 8007d50:	d90a      	bls.n	8007d68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d006      	beq.n	8007d68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <osThreadNew+0xa8>
        mem = 1;
 8007d62:	2301      	movs	r3, #1
 8007d64:	61bb      	str	r3, [r7, #24]
 8007d66:	e010      	b.n	8007d8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d10c      	bne.n	8007d8a <osThreadNew+0xca>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d108      	bne.n	8007d8a <osThreadNew+0xca>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	691b      	ldr	r3, [r3, #16]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d104      	bne.n	8007d8a <osThreadNew+0xca>
          mem = 0;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61bb      	str	r3, [r7, #24]
 8007d84:	e001      	b.n	8007d8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007d86:	2300      	movs	r3, #0
 8007d88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d110      	bne.n	8007db2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d98:	9202      	str	r2, [sp, #8]
 8007d9a:	9301      	str	r3, [sp, #4]
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	6a3a      	ldr	r2, [r7, #32]
 8007da4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f001 fdd0 	bl	800994c <xTaskCreateStatic>
 8007dac:	4603      	mov	r3, r0
 8007dae:	613b      	str	r3, [r7, #16]
 8007db0:	e013      	b.n	8007dda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d110      	bne.n	8007dda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	f107 0310 	add.w	r3, r7, #16
 8007dc0:	9301      	str	r3, [sp, #4]
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	9300      	str	r3, [sp, #0]
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f001 fe1b 	bl	8009a06 <xTaskCreate>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d001      	beq.n	8007dda <osThreadNew+0x11a>
            hTask = NULL;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007dda:	693b      	ldr	r3, [r7, #16]
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3728      	adds	r7, #40	; 0x28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007dec:	f3ef 8305 	mrs	r3, IPSR
 8007df0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007df2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <osDelay+0x1c>
    stat = osErrorISR;
 8007df8:	f06f 0305 	mvn.w	r3, #5
 8007dfc:	60fb      	str	r3, [r7, #12]
 8007dfe:	e007      	b.n	8007e10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007e00:	2300      	movs	r3, #0
 8007e02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d002      	beq.n	8007e10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f001 ff56 	bl	8009cbc <vTaskDelay>
    }
  }

  return (stat);
 8007e10:	68fb      	ldr	r3, [r7, #12]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b086      	sub	sp, #24
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007e22:	2300      	movs	r3, #0
 8007e24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e26:	f3ef 8305 	mrs	r3, IPSR
 8007e2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e2c:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d12d      	bne.n	8007e8e <osEventFlagsNew+0x74>
    mem = -1;
 8007e32:	f04f 33ff 	mov.w	r3, #4294967295
 8007e36:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d015      	beq.n	8007e6a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d006      	beq.n	8007e54 <osEventFlagsNew+0x3a>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	2b1f      	cmp	r3, #31
 8007e4c:	d902      	bls.n	8007e54 <osEventFlagsNew+0x3a>
        mem = 1;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	613b      	str	r3, [r7, #16]
 8007e52:	e00c      	b.n	8007e6e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d108      	bne.n	8007e6e <osEventFlagsNew+0x54>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d104      	bne.n	8007e6e <osEventFlagsNew+0x54>
          mem = 0;
 8007e64:	2300      	movs	r3, #0
 8007e66:	613b      	str	r3, [r7, #16]
 8007e68:	e001      	b.n	8007e6e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d106      	bne.n	8007e82 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f000 fb29 	bl	80084d0 <xEventGroupCreateStatic>
 8007e7e:	6178      	str	r0, [r7, #20]
 8007e80:	e005      	b.n	8007e8e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d102      	bne.n	8007e8e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8007e88:	f000 fb59 	bl	800853e <xEventGroupCreate>
 8007e8c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007e8e:	697b      	ldr	r3, [r7, #20]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3718      	adds	r7, #24
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d004      	beq.n	8007eb6 <osEventFlagsSet+0x1e>
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007eb6:	f06f 0303 	mvn.w	r3, #3
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	e028      	b.n	8007f10 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ebe:	f3ef 8305 	mrs	r3, IPSR
 8007ec2:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d01d      	beq.n	8007f06 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007ece:	f107 0308 	add.w	r3, r7, #8
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	6839      	ldr	r1, [r7, #0]
 8007ed6:	6938      	ldr	r0, [r7, #16]
 8007ed8:	f000 fc62 	bl	80087a0 <xEventGroupSetBitsFromISR>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d103      	bne.n	8007eea <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8007ee2:	f06f 0302 	mvn.w	r3, #2
 8007ee6:	617b      	str	r3, [r7, #20]
 8007ee8:	e012      	b.n	8007f10 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00d      	beq.n	8007f10 <osEventFlagsSet+0x78>
 8007ef4:	4b09      	ldr	r3, [pc, #36]	; (8007f1c <osEventFlagsSet+0x84>)
 8007ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007efa:	601a      	str	r2, [r3, #0]
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	e004      	b.n	8007f10 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007f06:	6839      	ldr	r1, [r7, #0]
 8007f08:	6938      	ldr	r0, [r7, #16]
 8007f0a:	f000 fba3 	bl	8008654 <xEventGroupSetBits>
 8007f0e:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007f10:	697b      	ldr	r3, [r7, #20]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	e000ed04 	.word	0xe000ed04

08007f20 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <osEventFlagsClear+0x1e>
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007f3e:	f06f 0303 	mvn.w	r3, #3
 8007f42:	617b      	str	r3, [r7, #20]
 8007f44:	e019      	b.n	8007f7a <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f46:	f3ef 8305 	mrs	r3, IPSR
 8007f4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00e      	beq.n	8007f70 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8007f52:	6938      	ldr	r0, [r7, #16]
 8007f54:	f000 fb5a 	bl	800860c <xEventGroupGetBitsFromISR>
 8007f58:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8007f5a:	6839      	ldr	r1, [r7, #0]
 8007f5c:	6938      	ldr	r0, [r7, #16]
 8007f5e:	f000 fb41 	bl	80085e4 <xEventGroupClearBitsFromISR>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d108      	bne.n	8007f7a <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8007f68:	f06f 0302 	mvn.w	r3, #2
 8007f6c:	617b      	str	r3, [r7, #20]
 8007f6e:	e004      	b.n	8007f7a <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6938      	ldr	r0, [r7, #16]
 8007f74:	f000 fafd 	bl	8008572 <xEventGroupClearBits>
 8007f78:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007f7a:	697b      	ldr	r3, [r7, #20]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d102      	bne.n	8007f9c <osEventFlagsGet+0x18>
    rflags = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	617b      	str	r3, [r7, #20]
 8007f9a:	e00f      	b.n	8007fbc <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f9c:	f3ef 8305 	mrs	r3, IPSR
 8007fa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d004      	beq.n	8007fb2 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8007fa8:	6938      	ldr	r0, [r7, #16]
 8007faa:	f000 fb2f 	bl	800860c <xEventGroupGetBitsFromISR>
 8007fae:	6178      	str	r0, [r7, #20]
 8007fb0:	e004      	b.n	8007fbc <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8007fb2:	2100      	movs	r1, #0
 8007fb4:	6938      	ldr	r0, [r7, #16]
 8007fb6:	f000 fadc 	bl	8008572 <xEventGroupClearBits>
 8007fba:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007fbc:	697b      	ldr	r3, [r7, #20]
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3718      	adds	r7, #24
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b08a      	sub	sp, #40	; 0x28
 8007fca:	af02      	add	r7, sp, #8
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	60b9      	str	r1, [r7, #8]
 8007fd0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fd6:	f3ef 8305 	mrs	r3, IPSR
 8007fda:	613b      	str	r3, [r7, #16]
  return(result);
 8007fdc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d175      	bne.n	80080ce <osSemaphoreNew+0x108>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d072      	beq.n	80080ce <osSemaphoreNew+0x108>
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d86e      	bhi.n	80080ce <osSemaphoreNew+0x108>
    mem = -1;
 8007ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d015      	beq.n	8008028 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d006      	beq.n	8008012 <osSemaphoreNew+0x4c>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	2b4f      	cmp	r3, #79	; 0x4f
 800800a:	d902      	bls.n	8008012 <osSemaphoreNew+0x4c>
        mem = 1;
 800800c:	2301      	movs	r3, #1
 800800e:	61bb      	str	r3, [r7, #24]
 8008010:	e00c      	b.n	800802c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d108      	bne.n	800802c <osSemaphoreNew+0x66>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d104      	bne.n	800802c <osSemaphoreNew+0x66>
          mem = 0;
 8008022:	2300      	movs	r3, #0
 8008024:	61bb      	str	r3, [r7, #24]
 8008026:	e001      	b.n	800802c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008028:	2300      	movs	r3, #0
 800802a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008032:	d04c      	beq.n	80080ce <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d128      	bne.n	800808c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d10a      	bne.n	8008056 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2203      	movs	r2, #3
 8008046:	9200      	str	r2, [sp, #0]
 8008048:	2200      	movs	r2, #0
 800804a:	2100      	movs	r1, #0
 800804c:	2001      	movs	r0, #1
 800804e:	f000 fcd7 	bl	8008a00 <xQueueGenericCreateStatic>
 8008052:	61f8      	str	r0, [r7, #28]
 8008054:	e005      	b.n	8008062 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008056:	2203      	movs	r2, #3
 8008058:	2100      	movs	r1, #0
 800805a:	2001      	movs	r0, #1
 800805c:	f000 fd48 	bl	8008af0 <xQueueGenericCreate>
 8008060:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d022      	beq.n	80080ae <osSemaphoreNew+0xe8>
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d01f      	beq.n	80080ae <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800806e:	2300      	movs	r3, #0
 8008070:	2200      	movs	r2, #0
 8008072:	2100      	movs	r1, #0
 8008074:	69f8      	ldr	r0, [r7, #28]
 8008076:	f000 fe03 	bl	8008c80 <xQueueGenericSend>
 800807a:	4603      	mov	r3, r0
 800807c:	2b01      	cmp	r3, #1
 800807e:	d016      	beq.n	80080ae <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008080:	69f8      	ldr	r0, [r7, #28]
 8008082:	f001 fa8f 	bl	80095a4 <vQueueDelete>
            hSemaphore = NULL;
 8008086:	2300      	movs	r3, #0
 8008088:	61fb      	str	r3, [r7, #28]
 800808a:	e010      	b.n	80080ae <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800808c:	69bb      	ldr	r3, [r7, #24]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d108      	bne.n	80080a4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	461a      	mov	r2, r3
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f000 fd85 	bl	8008baa <xQueueCreateCountingSemaphoreStatic>
 80080a0:	61f8      	str	r0, [r7, #28]
 80080a2:	e004      	b.n	80080ae <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80080a4:	68b9      	ldr	r1, [r7, #8]
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f000 fdb6 	bl	8008c18 <xQueueCreateCountingSemaphore>
 80080ac:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00c      	beq.n	80080ce <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d003      	beq.n	80080c2 <osSemaphoreNew+0xfc>
          name = attr->name;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	617b      	str	r3, [r7, #20]
 80080c0:	e001      	b.n	80080c6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80080c2:	2300      	movs	r3, #0
 80080c4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80080c6:	6979      	ldr	r1, [r7, #20]
 80080c8:	69f8      	ldr	r0, [r7, #28]
 80080ca:	f001 fbb7 	bl	800983c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80080ce:	69fb      	ldr	r3, [r7, #28]
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3720      	adds	r7, #32
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d103      	bne.n	80080f8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80080f0:	f06f 0303 	mvn.w	r3, #3
 80080f4:	617b      	str	r3, [r7, #20]
 80080f6:	e039      	b.n	800816c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080f8:	f3ef 8305 	mrs	r3, IPSR
 80080fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80080fe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008100:	2b00      	cmp	r3, #0
 8008102:	d022      	beq.n	800814a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800810a:	f06f 0303 	mvn.w	r3, #3
 800810e:	617b      	str	r3, [r7, #20]
 8008110:	e02c      	b.n	800816c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008112:	2300      	movs	r3, #0
 8008114:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008116:	f107 0308 	add.w	r3, r7, #8
 800811a:	461a      	mov	r2, r3
 800811c:	2100      	movs	r1, #0
 800811e:	6938      	ldr	r0, [r7, #16]
 8008120:	f001 f9c0 	bl	80094a4 <xQueueReceiveFromISR>
 8008124:	4603      	mov	r3, r0
 8008126:	2b01      	cmp	r3, #1
 8008128:	d003      	beq.n	8008132 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800812a:	f06f 0302 	mvn.w	r3, #2
 800812e:	617b      	str	r3, [r7, #20]
 8008130:	e01c      	b.n	800816c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d019      	beq.n	800816c <osSemaphoreAcquire+0x94>
 8008138:	4b0f      	ldr	r3, [pc, #60]	; (8008178 <osSemaphoreAcquire+0xa0>)
 800813a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800813e:	601a      	str	r2, [r3, #0]
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	e010      	b.n	800816c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800814a:	6839      	ldr	r1, [r7, #0]
 800814c:	6938      	ldr	r0, [r7, #16]
 800814e:	f001 f89d 	bl	800928c <xQueueSemaphoreTake>
 8008152:	4603      	mov	r3, r0
 8008154:	2b01      	cmp	r3, #1
 8008156:	d009      	beq.n	800816c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800815e:	f06f 0301 	mvn.w	r3, #1
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	e002      	b.n	800816c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008166:	f06f 0302 	mvn.w	r3, #2
 800816a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800816c:	697b      	ldr	r3, [r7, #20]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	e000ed04 	.word	0xe000ed04

0800817c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008188:	2300      	movs	r3, #0
 800818a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d103      	bne.n	800819a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008192:	f06f 0303 	mvn.w	r3, #3
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	e02c      	b.n	80081f4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800819a:	f3ef 8305 	mrs	r3, IPSR
 800819e:	60fb      	str	r3, [r7, #12]
  return(result);
 80081a0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d01a      	beq.n	80081dc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80081a6:	2300      	movs	r3, #0
 80081a8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80081aa:	f107 0308 	add.w	r3, r7, #8
 80081ae:	4619      	mov	r1, r3
 80081b0:	6938      	ldr	r0, [r7, #16]
 80081b2:	f000 fefe 	bl	8008fb2 <xQueueGiveFromISR>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d003      	beq.n	80081c4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80081bc:	f06f 0302 	mvn.w	r3, #2
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	e017      	b.n	80081f4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d014      	beq.n	80081f4 <osSemaphoreRelease+0x78>
 80081ca:	4b0d      	ldr	r3, [pc, #52]	; (8008200 <osSemaphoreRelease+0x84>)
 80081cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081d0:	601a      	str	r2, [r3, #0]
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	e00b      	b.n	80081f4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80081dc:	2300      	movs	r3, #0
 80081de:	2200      	movs	r2, #0
 80081e0:	2100      	movs	r1, #0
 80081e2:	6938      	ldr	r0, [r7, #16]
 80081e4:	f000 fd4c 	bl	8008c80 <xQueueGenericSend>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d002      	beq.n	80081f4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80081ee:	f06f 0302 	mvn.w	r3, #2
 80081f2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80081f4:	697b      	ldr	r3, [r7, #20]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3718      	adds	r7, #24
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	e000ed04 	.word	0xe000ed04

08008204 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008204:	b580      	push	{r7, lr}
 8008206:	b08a      	sub	sp, #40	; 0x28
 8008208:	af02      	add	r7, sp, #8
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008210:	2300      	movs	r3, #0
 8008212:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008214:	f3ef 8305 	mrs	r3, IPSR
 8008218:	613b      	str	r3, [r7, #16]
  return(result);
 800821a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800821c:	2b00      	cmp	r3, #0
 800821e:	d15f      	bne.n	80082e0 <osMessageQueueNew+0xdc>
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d05c      	beq.n	80082e0 <osMessageQueueNew+0xdc>
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d059      	beq.n	80082e0 <osMessageQueueNew+0xdc>
    mem = -1;
 800822c:	f04f 33ff 	mov.w	r3, #4294967295
 8008230:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d029      	beq.n	800828c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d012      	beq.n	8008266 <osMessageQueueNew+0x62>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	2b4f      	cmp	r3, #79	; 0x4f
 8008246:	d90e      	bls.n	8008266 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00a      	beq.n	8008266 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	695a      	ldr	r2, [r3, #20]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	68b9      	ldr	r1, [r7, #8]
 8008258:	fb01 f303 	mul.w	r3, r1, r3
 800825c:	429a      	cmp	r2, r3
 800825e:	d302      	bcc.n	8008266 <osMessageQueueNew+0x62>
        mem = 1;
 8008260:	2301      	movs	r3, #1
 8008262:	61bb      	str	r3, [r7, #24]
 8008264:	e014      	b.n	8008290 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d110      	bne.n	8008290 <osMessageQueueNew+0x8c>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10c      	bne.n	8008290 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800827a:	2b00      	cmp	r3, #0
 800827c:	d108      	bne.n	8008290 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d104      	bne.n	8008290 <osMessageQueueNew+0x8c>
          mem = 0;
 8008286:	2300      	movs	r3, #0
 8008288:	61bb      	str	r3, [r7, #24]
 800828a:	e001      	b.n	8008290 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800828c:	2300      	movs	r3, #0
 800828e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	2b01      	cmp	r3, #1
 8008294:	d10b      	bne.n	80082ae <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	691a      	ldr	r2, [r3, #16]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	2100      	movs	r1, #0
 80082a0:	9100      	str	r1, [sp, #0]
 80082a2:	68b9      	ldr	r1, [r7, #8]
 80082a4:	68f8      	ldr	r0, [r7, #12]
 80082a6:	f000 fbab 	bl	8008a00 <xQueueGenericCreateStatic>
 80082aa:	61f8      	str	r0, [r7, #28]
 80082ac:	e008      	b.n	80082c0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80082b4:	2200      	movs	r2, #0
 80082b6:	68b9      	ldr	r1, [r7, #8]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 fc19 	bl	8008af0 <xQueueGenericCreate>
 80082be:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d00c      	beq.n	80082e0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	617b      	str	r3, [r7, #20]
 80082d2:	e001      	b.n	80082d8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80082d4:	2300      	movs	r3, #0
 80082d6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80082d8:	6979      	ldr	r1, [r7, #20]
 80082da:	69f8      	ldr	r0, [r7, #28]
 80082dc:	f001 faae 	bl	800983c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80082e0:	69fb      	ldr	r3, [r7, #28]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3720      	adds	r7, #32
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
	...

080082ec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	603b      	str	r3, [r7, #0]
 80082f8:	4613      	mov	r3, r2
 80082fa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008300:	2300      	movs	r3, #0
 8008302:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008304:	f3ef 8305 	mrs	r3, IPSR
 8008308:	617b      	str	r3, [r7, #20]
  return(result);
 800830a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800830c:	2b00      	cmp	r3, #0
 800830e:	d028      	beq.n	8008362 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d005      	beq.n	8008322 <osMessageQueuePut+0x36>
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d002      	beq.n	8008322 <osMessageQueuePut+0x36>
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d003      	beq.n	800832a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008322:	f06f 0303 	mvn.w	r3, #3
 8008326:	61fb      	str	r3, [r7, #28]
 8008328:	e038      	b.n	800839c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800832a:	2300      	movs	r3, #0
 800832c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800832e:	f107 0210 	add.w	r2, r7, #16
 8008332:	2300      	movs	r3, #0
 8008334:	68b9      	ldr	r1, [r7, #8]
 8008336:	69b8      	ldr	r0, [r7, #24]
 8008338:	f000 fda0 	bl	8008e7c <xQueueGenericSendFromISR>
 800833c:	4603      	mov	r3, r0
 800833e:	2b01      	cmp	r3, #1
 8008340:	d003      	beq.n	800834a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008342:	f06f 0302 	mvn.w	r3, #2
 8008346:	61fb      	str	r3, [r7, #28]
 8008348:	e028      	b.n	800839c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d025      	beq.n	800839c <osMessageQueuePut+0xb0>
 8008350:	4b15      	ldr	r3, [pc, #84]	; (80083a8 <osMessageQueuePut+0xbc>)
 8008352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008356:	601a      	str	r2, [r3, #0]
 8008358:	f3bf 8f4f 	dsb	sy
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	e01c      	b.n	800839c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d002      	beq.n	800836e <osMessageQueuePut+0x82>
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d103      	bne.n	8008376 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800836e:	f06f 0303 	mvn.w	r3, #3
 8008372:	61fb      	str	r3, [r7, #28]
 8008374:	e012      	b.n	800839c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008376:	2300      	movs	r3, #0
 8008378:	683a      	ldr	r2, [r7, #0]
 800837a:	68b9      	ldr	r1, [r7, #8]
 800837c:	69b8      	ldr	r0, [r7, #24]
 800837e:	f000 fc7f 	bl	8008c80 <xQueueGenericSend>
 8008382:	4603      	mov	r3, r0
 8008384:	2b01      	cmp	r3, #1
 8008386:	d009      	beq.n	800839c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d003      	beq.n	8008396 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800838e:	f06f 0301 	mvn.w	r3, #1
 8008392:	61fb      	str	r3, [r7, #28]
 8008394:	e002      	b.n	800839c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008396:	f06f 0302 	mvn.w	r3, #2
 800839a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800839c:	69fb      	ldr	r3, [r7, #28]
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3720      	adds	r7, #32
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	e000ed04 	.word	0xe000ed04

080083ac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b088      	sub	sp, #32
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80083be:	2300      	movs	r3, #0
 80083c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083c2:	f3ef 8305 	mrs	r3, IPSR
 80083c6:	617b      	str	r3, [r7, #20]
  return(result);
 80083c8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d028      	beq.n	8008420 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d005      	beq.n	80083e0 <osMessageQueueGet+0x34>
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d002      	beq.n	80083e0 <osMessageQueueGet+0x34>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d003      	beq.n	80083e8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80083e0:	f06f 0303 	mvn.w	r3, #3
 80083e4:	61fb      	str	r3, [r7, #28]
 80083e6:	e037      	b.n	8008458 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80083e8:	2300      	movs	r3, #0
 80083ea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80083ec:	f107 0310 	add.w	r3, r7, #16
 80083f0:	461a      	mov	r2, r3
 80083f2:	68b9      	ldr	r1, [r7, #8]
 80083f4:	69b8      	ldr	r0, [r7, #24]
 80083f6:	f001 f855 	bl	80094a4 <xQueueReceiveFromISR>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d003      	beq.n	8008408 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008400:	f06f 0302 	mvn.w	r3, #2
 8008404:	61fb      	str	r3, [r7, #28]
 8008406:	e027      	b.n	8008458 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d024      	beq.n	8008458 <osMessageQueueGet+0xac>
 800840e:	4b15      	ldr	r3, [pc, #84]	; (8008464 <osMessageQueueGet+0xb8>)
 8008410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	f3bf 8f4f 	dsb	sy
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	e01b      	b.n	8008458 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d002      	beq.n	800842c <osMessageQueueGet+0x80>
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d103      	bne.n	8008434 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800842c:	f06f 0303 	mvn.w	r3, #3
 8008430:	61fb      	str	r3, [r7, #28]
 8008432:	e011      	b.n	8008458 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	68b9      	ldr	r1, [r7, #8]
 8008438:	69b8      	ldr	r0, [r7, #24]
 800843a:	f000 fe47 	bl	80090cc <xQueueReceive>
 800843e:	4603      	mov	r3, r0
 8008440:	2b01      	cmp	r3, #1
 8008442:	d009      	beq.n	8008458 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d003      	beq.n	8008452 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800844a:	f06f 0301 	mvn.w	r3, #1
 800844e:	61fb      	str	r3, [r7, #28]
 8008450:	e002      	b.n	8008458 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008452:	f06f 0302 	mvn.w	r3, #2
 8008456:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008458:	69fb      	ldr	r3, [r7, #28]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	e000ed04 	.word	0xe000ed04

08008468 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	4a07      	ldr	r2, [pc, #28]	; (8008494 <vApplicationGetIdleTaskMemory+0x2c>)
 8008478:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	4a06      	ldr	r2, [pc, #24]	; (8008498 <vApplicationGetIdleTaskMemory+0x30>)
 800847e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2280      	movs	r2, #128	; 0x80
 8008484:	601a      	str	r2, [r3, #0]
}
 8008486:	bf00      	nop
 8008488:	3714      	adds	r7, #20
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	200002ac 	.word	0x200002ac
 8008498:	20000354 	.word	0x20000354

0800849c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4a07      	ldr	r2, [pc, #28]	; (80084c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80084ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	4a06      	ldr	r2, [pc, #24]	; (80084cc <vApplicationGetTimerTaskMemory+0x30>)
 80084b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80084ba:	601a      	str	r2, [r3, #0]
}
 80084bc:	bf00      	nop
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	20000554 	.word	0x20000554
 80084cc:	200005fc 	.word	0x200005fc

080084d0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10a      	bne.n	80084f4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80084f0:	bf00      	nop
 80084f2:	e7fe      	b.n	80084f2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80084f4:	2320      	movs	r3, #32
 80084f6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	2b20      	cmp	r3, #32
 80084fc:	d00a      	beq.n	8008514 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	60fb      	str	r3, [r7, #12]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d00a      	beq.n	8008534 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2200      	movs	r2, #0
 8008522:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	3304      	adds	r3, #4
 8008528:	4618      	mov	r0, r3
 800852a:	f000 f94d 	bl	80087c8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	2201      	movs	r2, #1
 8008532:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8008534:	697b      	ldr	r3, [r7, #20]
	}
 8008536:	4618      	mov	r0, r3
 8008538:	3718      	adds	r7, #24
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800853e:	b580      	push	{r7, lr}
 8008540:	b082      	sub	sp, #8
 8008542:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008544:	2020      	movs	r0, #32
 8008546:	f003 f847 	bl	800b5d8 <pvPortMalloc>
 800854a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00a      	beq.n	8008568 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3304      	adds	r3, #4
 800855c:	4618      	mov	r0, r3
 800855e:	f000 f933 	bl	80087c8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8008568:	687b      	ldr	r3, [r7, #4]
	}
 800856a:	4618      	mov	r0, r3
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b086      	sub	sp, #24
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10a      	bne.n	800859c <xEventGroupClearBits+0x2a>
	__asm volatile
 8008586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800858a:	f383 8811 	msr	BASEPRI, r3
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	f3bf 8f4f 	dsb	sy
 8008596:	60fb      	str	r3, [r7, #12]
}
 8008598:	bf00      	nop
 800859a:	e7fe      	b.n	800859a <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00a      	beq.n	80085bc <xEventGroupClearBits+0x4a>
	__asm volatile
 80085a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085aa:	f383 8811 	msr	BASEPRI, r3
 80085ae:	f3bf 8f6f 	isb	sy
 80085b2:	f3bf 8f4f 	dsb	sy
 80085b6:	60bb      	str	r3, [r7, #8]
}
 80085b8:	bf00      	nop
 80085ba:	e7fe      	b.n	80085ba <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80085bc:	f002 feea 	bl	800b394 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	43db      	mvns	r3, r3
 80085ce:	401a      	ands	r2, r3
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80085d4:	f002 ff0e 	bl	800b3f4 <vPortExitCritical>

	return uxReturn;
 80085d8:	693b      	ldr	r3, [r7, #16]
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3718      	adds	r7, #24
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
	...

080085e4 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80085ee:	2300      	movs	r3, #0
 80085f0:	683a      	ldr	r2, [r7, #0]
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	4804      	ldr	r0, [pc, #16]	; (8008608 <xEventGroupClearBitsFromISR+0x24>)
 80085f6:	f002 fd7f 	bl	800b0f8 <xTimerPendFunctionCallFromISR>
 80085fa:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80085fc:	68fb      	ldr	r3, [r7, #12]
	}
 80085fe:	4618      	mov	r0, r3
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	08008785 	.word	0x08008785

0800860c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800860c:	b480      	push	{r7}
 800860e:	b089      	sub	sp, #36	; 0x24
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008618:	f3ef 8211 	mrs	r2, BASEPRI
 800861c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008620:	f383 8811 	msr	BASEPRI, r3
 8008624:	f3bf 8f6f 	isb	sy
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	60fa      	str	r2, [r7, #12]
 800862e:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008630:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008632:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	617b      	str	r3, [r7, #20]
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008644:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8008646:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8008648:	4618      	mov	r0, r3
 800864a:	3724      	adds	r7, #36	; 0x24
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b08e      	sub	sp, #56	; 0x38
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800865e:	2300      	movs	r3, #0
 8008660:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8008666:	2300      	movs	r3, #0
 8008668:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d10a      	bne.n	8008686 <xEventGroupSetBits+0x32>
	__asm volatile
 8008670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008674:	f383 8811 	msr	BASEPRI, r3
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	613b      	str	r3, [r7, #16]
}
 8008682:	bf00      	nop
 8008684:	e7fe      	b.n	8008684 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00a      	beq.n	80086a6 <xEventGroupSetBits+0x52>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	60fb      	str	r3, [r7, #12]
}
 80086a2:	bf00      	nop
 80086a4:	e7fe      	b.n	80086a4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80086a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a8:	3304      	adds	r3, #4
 80086aa:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ae:	3308      	adds	r3, #8
 80086b0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80086b2:	f001 fba7 	bl	8009e04 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80086bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	431a      	orrs	r2, r3
 80086c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80086c8:	e03c      	b.n	8008744 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80086ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80086d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80086d6:	2300      	movs	r3, #0
 80086d8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80086e0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80086e8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d108      	bne.n	8008706 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80086f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	4013      	ands	r3, r2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00b      	beq.n	8008718 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8008700:	2301      	movs	r3, #1
 8008702:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008704:	e008      	b.n	8008718 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	4013      	ands	r3, r2
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	429a      	cmp	r2, r3
 8008712:	d101      	bne.n	8008718 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8008714:	2301      	movs	r3, #1
 8008716:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8008718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800871a:	2b00      	cmp	r3, #0
 800871c:	d010      	beq.n	8008740 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8008728:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	4313      	orrs	r3, r2
 800872e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8008730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008738:	4619      	mov	r1, r3
 800873a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800873c:	f001 fdf0 	bl	800a320 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8008744:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	429a      	cmp	r2, r3
 800874a:	d1be      	bne.n	80086ca <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800874c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008752:	43db      	mvns	r3, r3
 8008754:	401a      	ands	r2, r3
 8008756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008758:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800875a:	f001 fb61 	bl	8009e20 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800875e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008760:	681b      	ldr	r3, [r3, #0]
}
 8008762:	4618      	mov	r0, r3
 8008764:	3738      	adds	r7, #56	; 0x38
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b082      	sub	sp, #8
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8008774:	6839      	ldr	r1, [r7, #0]
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7ff ff6c 	bl	8008654 <xEventGroupSetBits>
}
 800877c:	bf00      	nop
 800877e:	3708      	adds	r7, #8
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b082      	sub	sp, #8
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800878e:	6839      	ldr	r1, [r7, #0]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f7ff feee 	bl	8008572 <xEventGroupClearBits>
}
 8008796:	bf00      	nop
 8008798:	3708      	adds	r7, #8
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b086      	sub	sp, #24
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	68f9      	ldr	r1, [r7, #12]
 80087b2:	4804      	ldr	r0, [pc, #16]	; (80087c4 <xEventGroupSetBitsFromISR+0x24>)
 80087b4:	f002 fca0 	bl	800b0f8 <xTimerPendFunctionCallFromISR>
 80087b8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80087ba:	697b      	ldr	r3, [r7, #20]
	}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	0800876b 	.word	0x0800876b

080087c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f103 0208 	add.w	r2, r3, #8
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f04f 32ff 	mov.w	r2, #4294967295
 80087e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f103 0208 	add.w	r2, r3, #8
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f103 0208 	add.w	r2, r3, #8
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008816:	bf00      	nop
 8008818:	370c      	adds	r7, #12
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008822:	b480      	push	{r7}
 8008824:	b085      	sub	sp, #20
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	689a      	ldr	r2, [r3, #8]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	683a      	ldr	r2, [r7, #0]
 8008846:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	1c5a      	adds	r2, r3, #1
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	601a      	str	r2, [r3, #0]
}
 800885e:	bf00      	nop
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800886a:	b480      	push	{r7}
 800886c:	b085      	sub	sp, #20
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008880:	d103      	bne.n	800888a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	e00c      	b.n	80088a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	3308      	adds	r3, #8
 800888e:	60fb      	str	r3, [r7, #12]
 8008890:	e002      	b.n	8008898 <vListInsert+0x2e>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	60fb      	str	r3, [r7, #12]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d2f6      	bcs.n	8008892 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	685a      	ldr	r2, [r3, #4]
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	683a      	ldr	r2, [r7, #0]
 80088be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	1c5a      	adds	r2, r3, #1
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	601a      	str	r2, [r3, #0]
}
 80088d0:	bf00      	nop
 80088d2:	3714      	adds	r7, #20
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	6892      	ldr	r2, [r2, #8]
 80088f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	6852      	ldr	r2, [r2, #4]
 80088fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	429a      	cmp	r2, r3
 8008906:	d103      	bne.n	8008910 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	1e5a      	subs	r2, r3, #1
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10a      	bne.n	800895a <xQueueGenericReset+0x2a>
	__asm volatile
 8008944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008948:	f383 8811 	msr	BASEPRI, r3
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	60bb      	str	r3, [r7, #8]
}
 8008956:	bf00      	nop
 8008958:	e7fe      	b.n	8008958 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800895a:	f002 fd1b 	bl	800b394 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008966:	68f9      	ldr	r1, [r7, #12]
 8008968:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800896a:	fb01 f303 	mul.w	r3, r1, r3
 800896e:	441a      	add	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800898a:	3b01      	subs	r3, #1
 800898c:	68f9      	ldr	r1, [r7, #12]
 800898e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008990:	fb01 f303 	mul.w	r3, r1, r3
 8008994:	441a      	add	r2, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	22ff      	movs	r2, #255	; 0xff
 800899e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	22ff      	movs	r2, #255	; 0xff
 80089a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d114      	bne.n	80089da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d01a      	beq.n	80089ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	3310      	adds	r3, #16
 80089bc:	4618      	mov	r0, r3
 80089be:	f001 fc4b 	bl	800a258 <xTaskRemoveFromEventList>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d012      	beq.n	80089ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80089c8:	4b0c      	ldr	r3, [pc, #48]	; (80089fc <xQueueGenericReset+0xcc>)
 80089ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ce:	601a      	str	r2, [r3, #0]
 80089d0:	f3bf 8f4f 	dsb	sy
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	e009      	b.n	80089ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	3310      	adds	r3, #16
 80089de:	4618      	mov	r0, r3
 80089e0:	f7ff fef2 	bl	80087c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	3324      	adds	r3, #36	; 0x24
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7ff feed 	bl	80087c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80089ee:	f002 fd01 	bl	800b3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80089f2:	2301      	movs	r3, #1
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	e000ed04 	.word	0xe000ed04

08008a00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b08e      	sub	sp, #56	; 0x38
 8008a04:	af02      	add	r7, sp, #8
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10a      	bne.n	8008a2a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008a26:	bf00      	nop
 8008a28:	e7fe      	b.n	8008a28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d10a      	bne.n	8008a46 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008a42:	bf00      	nop
 8008a44:	e7fe      	b.n	8008a44 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <xQueueGenericCreateStatic+0x52>
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <xQueueGenericCreateStatic+0x56>
 8008a52:	2301      	movs	r3, #1
 8008a54:	e000      	b.n	8008a58 <xQueueGenericCreateStatic+0x58>
 8008a56:	2300      	movs	r3, #0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10a      	bne.n	8008a72 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	623b      	str	r3, [r7, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	e7fe      	b.n	8008a70 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d102      	bne.n	8008a7e <xQueueGenericCreateStatic+0x7e>
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <xQueueGenericCreateStatic+0x82>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e000      	b.n	8008a84 <xQueueGenericCreateStatic+0x84>
 8008a82:	2300      	movs	r3, #0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10a      	bne.n	8008a9e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	61fb      	str	r3, [r7, #28]
}
 8008a9a:	bf00      	nop
 8008a9c:	e7fe      	b.n	8008a9c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008a9e:	2350      	movs	r3, #80	; 0x50
 8008aa0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	2b50      	cmp	r3, #80	; 0x50
 8008aa6:	d00a      	beq.n	8008abe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	61bb      	str	r3, [r7, #24]
}
 8008aba:	bf00      	nop
 8008abc:	e7fe      	b.n	8008abc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008abe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00d      	beq.n	8008ae6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ad2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	4613      	mov	r3, r2
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	68b9      	ldr	r1, [r7, #8]
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f000 f83f 	bl	8008b64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3730      	adds	r7, #48	; 0x30
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08a      	sub	sp, #40	; 0x28
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	4613      	mov	r3, r2
 8008afc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10a      	bne.n	8008b1a <xQueueGenericCreate+0x2a>
	__asm volatile
 8008b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
 8008b14:	613b      	str	r3, [r7, #16]
}
 8008b16:	bf00      	nop
 8008b18:	e7fe      	b.n	8008b18 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	fb02 f303 	mul.w	r3, r2, r3
 8008b22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	3350      	adds	r3, #80	; 0x50
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f002 fd55 	bl	800b5d8 <pvPortMalloc>
 8008b2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d011      	beq.n	8008b5a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	3350      	adds	r3, #80	; 0x50
 8008b3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b48:	79fa      	ldrb	r2, [r7, #7]
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	697a      	ldr	r2, [r7, #20]
 8008b52:	68b9      	ldr	r1, [r7, #8]
 8008b54:	68f8      	ldr	r0, [r7, #12]
 8008b56:	f000 f805 	bl	8008b64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008b5a:	69bb      	ldr	r3, [r7, #24]
	}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3720      	adds	r7, #32
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d103      	bne.n	8008b80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008b78:	69bb      	ldr	r3, [r7, #24]
 8008b7a:	69ba      	ldr	r2, [r7, #24]
 8008b7c:	601a      	str	r2, [r3, #0]
 8008b7e:	e002      	b.n	8008b86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008b92:	2101      	movs	r1, #1
 8008b94:	69b8      	ldr	r0, [r7, #24]
 8008b96:	f7ff fecb 	bl	8008930 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	78fa      	ldrb	r2, [r7, #3]
 8008b9e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008ba2:	bf00      	nop
 8008ba4:	3710      	adds	r7, #16
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b08a      	sub	sp, #40	; 0x28
 8008bae:	af02      	add	r7, sp, #8
 8008bb0:	60f8      	str	r0, [r7, #12]
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d10a      	bne.n	8008bd2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bc0:	f383 8811 	msr	BASEPRI, r3
 8008bc4:	f3bf 8f6f 	isb	sy
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	61bb      	str	r3, [r7, #24]
}
 8008bce:	bf00      	nop
 8008bd0:	e7fe      	b.n	8008bd0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d90a      	bls.n	8008bf0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bde:	f383 8811 	msr	BASEPRI, r3
 8008be2:	f3bf 8f6f 	isb	sy
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	617b      	str	r3, [r7, #20]
}
 8008bec:	bf00      	nop
 8008bee:	e7fe      	b.n	8008bee <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	9300      	str	r3, [sp, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f7ff ff00 	bl	8008a00 <xQueueGenericCreateStatic>
 8008c00:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	68ba      	ldr	r2, [r7, #8]
 8008c0c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008c0e:	69fb      	ldr	r3, [r7, #28]
	}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3720      	adds	r7, #32
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10a      	bne.n	8008c3e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2c:	f383 8811 	msr	BASEPRI, r3
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	613b      	str	r3, [r7, #16]
}
 8008c3a:	bf00      	nop
 8008c3c:	e7fe      	b.n	8008c3c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008c3e:	683a      	ldr	r2, [r7, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d90a      	bls.n	8008c5c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4a:	f383 8811 	msr	BASEPRI, r3
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f3bf 8f4f 	dsb	sy
 8008c56:	60fb      	str	r3, [r7, #12]
}
 8008c58:	bf00      	nop
 8008c5a:	e7fe      	b.n	8008c5a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008c5c:	2202      	movs	r2, #2
 8008c5e:	2100      	movs	r1, #0
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f7ff ff45 	bl	8008af0 <xQueueGenericCreate>
 8008c66:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008c74:	697b      	ldr	r3, [r7, #20]
	}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3718      	adds	r7, #24
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
	...

08008c80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b08e      	sub	sp, #56	; 0x38
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
 8008c8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d10a      	bne.n	8008cb2 <xQueueGenericSend+0x32>
	__asm volatile
 8008c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca0:	f383 8811 	msr	BASEPRI, r3
 8008ca4:	f3bf 8f6f 	isb	sy
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008cae:	bf00      	nop
 8008cb0:	e7fe      	b.n	8008cb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d103      	bne.n	8008cc0 <xQueueGenericSend+0x40>
 8008cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <xQueueGenericSend+0x44>
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e000      	b.n	8008cc6 <xQueueGenericSend+0x46>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <xQueueGenericSend+0x60>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008cdc:	bf00      	nop
 8008cde:	e7fe      	b.n	8008cde <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d103      	bne.n	8008cee <xQueueGenericSend+0x6e>
 8008ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d101      	bne.n	8008cf2 <xQueueGenericSend+0x72>
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e000      	b.n	8008cf4 <xQueueGenericSend+0x74>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d10a      	bne.n	8008d0e <xQueueGenericSend+0x8e>
	__asm volatile
 8008cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfc:	f383 8811 	msr	BASEPRI, r3
 8008d00:	f3bf 8f6f 	isb	sy
 8008d04:	f3bf 8f4f 	dsb	sy
 8008d08:	623b      	str	r3, [r7, #32]
}
 8008d0a:	bf00      	nop
 8008d0c:	e7fe      	b.n	8008d0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d0e:	f001 fcc7 	bl	800a6a0 <xTaskGetSchedulerState>
 8008d12:	4603      	mov	r3, r0
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d102      	bne.n	8008d1e <xQueueGenericSend+0x9e>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d101      	bne.n	8008d22 <xQueueGenericSend+0xa2>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e000      	b.n	8008d24 <xQueueGenericSend+0xa4>
 8008d22:	2300      	movs	r3, #0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d10a      	bne.n	8008d3e <xQueueGenericSend+0xbe>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	61fb      	str	r3, [r7, #28]
}
 8008d3a:	bf00      	nop
 8008d3c:	e7fe      	b.n	8008d3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d3e:	f002 fb29 	bl	800b394 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d302      	bcc.n	8008d54 <xQueueGenericSend+0xd4>
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d129      	bne.n	8008da8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d54:	683a      	ldr	r2, [r7, #0]
 8008d56:	68b9      	ldr	r1, [r7, #8]
 8008d58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d5a:	f000 fc5e 	bl	800961a <prvCopyDataToQueue>
 8008d5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d010      	beq.n	8008d8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6a:	3324      	adds	r3, #36	; 0x24
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f001 fa73 	bl	800a258 <xTaskRemoveFromEventList>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d013      	beq.n	8008da0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008d78:	4b3f      	ldr	r3, [pc, #252]	; (8008e78 <xQueueGenericSend+0x1f8>)
 8008d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d7e:	601a      	str	r2, [r3, #0]
 8008d80:	f3bf 8f4f 	dsb	sy
 8008d84:	f3bf 8f6f 	isb	sy
 8008d88:	e00a      	b.n	8008da0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d007      	beq.n	8008da0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008d90:	4b39      	ldr	r3, [pc, #228]	; (8008e78 <xQueueGenericSend+0x1f8>)
 8008d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d96:	601a      	str	r2, [r3, #0]
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008da0:	f002 fb28 	bl	800b3f4 <vPortExitCritical>
				return pdPASS;
 8008da4:	2301      	movs	r3, #1
 8008da6:	e063      	b.n	8008e70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d103      	bne.n	8008db6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008dae:	f002 fb21 	bl	800b3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008db2:	2300      	movs	r3, #0
 8008db4:	e05c      	b.n	8008e70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d106      	bne.n	8008dca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dbc:	f107 0314 	add.w	r3, r7, #20
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f001 fb0f 	bl	800a3e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dca:	f002 fb13 	bl	800b3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dce:	f001 f819 	bl	8009e04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008dd2:	f002 fadf 	bl	800b394 <vPortEnterCritical>
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ddc:	b25b      	sxtb	r3, r3
 8008dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de2:	d103      	bne.n	8008dec <xQueueGenericSend+0x16c>
 8008de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008df2:	b25b      	sxtb	r3, r3
 8008df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df8:	d103      	bne.n	8008e02 <xQueueGenericSend+0x182>
 8008dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e02:	f002 faf7 	bl	800b3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e06:	1d3a      	adds	r2, r7, #4
 8008e08:	f107 0314 	add.w	r3, r7, #20
 8008e0c:	4611      	mov	r1, r2
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 fafe 	bl	800a410 <xTaskCheckForTimeOut>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d124      	bne.n	8008e64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008e1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e1c:	f000 fcf5 	bl	800980a <prvIsQueueFull>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d018      	beq.n	8008e58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e28:	3310      	adds	r3, #16
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f001 f9c2 	bl	800a1b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008e34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e36:	f000 fc80 	bl	800973a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008e3a:	f000 fff1 	bl	8009e20 <xTaskResumeAll>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f47f af7c 	bne.w	8008d3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008e46:	4b0c      	ldr	r3, [pc, #48]	; (8008e78 <xQueueGenericSend+0x1f8>)
 8008e48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	e772      	b.n	8008d3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008e58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e5a:	f000 fc6e 	bl	800973a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e5e:	f000 ffdf 	bl	8009e20 <xTaskResumeAll>
 8008e62:	e76c      	b.n	8008d3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008e64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e66:	f000 fc68 	bl	800973a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e6a:	f000 ffd9 	bl	8009e20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008e6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3738      	adds	r7, #56	; 0x38
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	e000ed04 	.word	0xe000ed04

08008e7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b090      	sub	sp, #64	; 0x40
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	60f8      	str	r0, [r7, #12]
 8008e84:	60b9      	str	r1, [r7, #8]
 8008e86:	607a      	str	r2, [r7, #4]
 8008e88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d10a      	bne.n	8008eaa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008ea6:	bf00      	nop
 8008ea8:	e7fe      	b.n	8008ea8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d103      	bne.n	8008eb8 <xQueueGenericSendFromISR+0x3c>
 8008eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d101      	bne.n	8008ebc <xQueueGenericSendFromISR+0x40>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e000      	b.n	8008ebe <xQueueGenericSendFromISR+0x42>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10a      	bne.n	8008ed8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec6:	f383 8811 	msr	BASEPRI, r3
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ed4:	bf00      	nop
 8008ed6:	e7fe      	b.n	8008ed6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	2b02      	cmp	r3, #2
 8008edc:	d103      	bne.n	8008ee6 <xQueueGenericSendFromISR+0x6a>
 8008ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d101      	bne.n	8008eea <xQueueGenericSendFromISR+0x6e>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e000      	b.n	8008eec <xQueueGenericSendFromISR+0x70>
 8008eea:	2300      	movs	r3, #0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d10a      	bne.n	8008f06 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef4:	f383 8811 	msr	BASEPRI, r3
 8008ef8:	f3bf 8f6f 	isb	sy
 8008efc:	f3bf 8f4f 	dsb	sy
 8008f00:	623b      	str	r3, [r7, #32]
}
 8008f02:	bf00      	nop
 8008f04:	e7fe      	b.n	8008f04 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f06:	f002 fb27 	bl	800b558 <vPortValidateInterruptPriority>
	__asm volatile
 8008f0a:	f3ef 8211 	mrs	r2, BASEPRI
 8008f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f12:	f383 8811 	msr	BASEPRI, r3
 8008f16:	f3bf 8f6f 	isb	sy
 8008f1a:	f3bf 8f4f 	dsb	sy
 8008f1e:	61fa      	str	r2, [r7, #28]
 8008f20:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8008f22:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f24:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d302      	bcc.n	8008f38 <xQueueGenericSendFromISR+0xbc>
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d12f      	bne.n	8008f98 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f46:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	68b9      	ldr	r1, [r7, #8]
 8008f4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008f4e:	f000 fb64 	bl	800961a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008f52:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f5a:	d112      	bne.n	8008f82 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d016      	beq.n	8008f92 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f66:	3324      	adds	r3, #36	; 0x24
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f001 f975 	bl	800a258 <xTaskRemoveFromEventList>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00e      	beq.n	8008f92 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00b      	beq.n	8008f92 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	e007      	b.n	8008f92 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008f86:	3301      	adds	r3, #1
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	b25a      	sxtb	r2, r3
 8008f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008f92:	2301      	movs	r3, #1
 8008f94:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008f96:	e001      	b.n	8008f9c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f9e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	f383 8811 	msr	BASEPRI, r3
}
 8008fa6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3740      	adds	r7, #64	; 0x40
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b08e      	sub	sp, #56	; 0x38
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10a      	bne.n	8008fdc <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	623b      	str	r3, [r7, #32]
}
 8008fd8:	bf00      	nop
 8008fda:	e7fe      	b.n	8008fda <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00a      	beq.n	8008ffa <xQueueGiveFromISR+0x48>
	__asm volatile
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	61fb      	str	r3, [r7, #28]
}
 8008ff6:	bf00      	nop
 8008ff8:	e7fe      	b.n	8008ff8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d103      	bne.n	800900a <xQueueGiveFromISR+0x58>
 8009002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d101      	bne.n	800900e <xQueueGiveFromISR+0x5c>
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <xQueueGiveFromISR+0x5e>
 800900e:	2300      	movs	r3, #0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <xQueueGiveFromISR+0x78>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	61bb      	str	r3, [r7, #24]
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800902a:	f002 fa95 	bl	800b558 <vPortValidateInterruptPriority>
	__asm volatile
 800902e:	f3ef 8211 	mrs	r2, BASEPRI
 8009032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	617a      	str	r2, [r7, #20]
 8009044:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009046:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009048:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800904a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800904c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009056:	429a      	cmp	r2, r3
 8009058:	d22b      	bcs.n	80090b2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800905a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800905c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800906c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009074:	d112      	bne.n	800909c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907a:	2b00      	cmp	r3, #0
 800907c:	d016      	beq.n	80090ac <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800907e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009080:	3324      	adds	r3, #36	; 0x24
 8009082:	4618      	mov	r0, r3
 8009084:	f001 f8e8 	bl	800a258 <xTaskRemoveFromEventList>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00e      	beq.n	80090ac <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00b      	beq.n	80090ac <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	2201      	movs	r2, #1
 8009098:	601a      	str	r2, [r3, #0]
 800909a:	e007      	b.n	80090ac <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800909c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090a0:	3301      	adds	r3, #1
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	b25a      	sxtb	r2, r3
 80090a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80090ac:	2301      	movs	r3, #1
 80090ae:	637b      	str	r3, [r7, #52]	; 0x34
 80090b0:	e001      	b.n	80090b6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80090b2:	2300      	movs	r3, #0
 80090b4:	637b      	str	r3, [r7, #52]	; 0x34
 80090b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f383 8811 	msr	BASEPRI, r3
}
 80090c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80090c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3738      	adds	r7, #56	; 0x38
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b08c      	sub	sp, #48	; 0x30
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80090d8:	2300      	movs	r3, #0
 80090da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80090e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10a      	bne.n	80090fc <xQueueReceive+0x30>
	__asm volatile
 80090e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	623b      	str	r3, [r7, #32]
}
 80090f8:	bf00      	nop
 80090fa:	e7fe      	b.n	80090fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d103      	bne.n	800910a <xQueueReceive+0x3e>
 8009102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009106:	2b00      	cmp	r3, #0
 8009108:	d101      	bne.n	800910e <xQueueReceive+0x42>
 800910a:	2301      	movs	r3, #1
 800910c:	e000      	b.n	8009110 <xQueueReceive+0x44>
 800910e:	2300      	movs	r3, #0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10a      	bne.n	800912a <xQueueReceive+0x5e>
	__asm volatile
 8009114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009118:	f383 8811 	msr	BASEPRI, r3
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	f3bf 8f4f 	dsb	sy
 8009124:	61fb      	str	r3, [r7, #28]
}
 8009126:	bf00      	nop
 8009128:	e7fe      	b.n	8009128 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800912a:	f001 fab9 	bl	800a6a0 <xTaskGetSchedulerState>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d102      	bne.n	800913a <xQueueReceive+0x6e>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d101      	bne.n	800913e <xQueueReceive+0x72>
 800913a:	2301      	movs	r3, #1
 800913c:	e000      	b.n	8009140 <xQueueReceive+0x74>
 800913e:	2300      	movs	r3, #0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10a      	bne.n	800915a <xQueueReceive+0x8e>
	__asm volatile
 8009144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009148:	f383 8811 	msr	BASEPRI, r3
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f3bf 8f4f 	dsb	sy
 8009154:	61bb      	str	r3, [r7, #24]
}
 8009156:	bf00      	nop
 8009158:	e7fe      	b.n	8009158 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800915a:	f002 f91b 	bl	800b394 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800915e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009162:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	2b00      	cmp	r3, #0
 8009168:	d01f      	beq.n	80091aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800916a:	68b9      	ldr	r1, [r7, #8]
 800916c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800916e:	f000 fabe 	bl	80096ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009174:	1e5a      	subs	r2, r3, #1
 8009176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009178:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800917a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00f      	beq.n	80091a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009184:	3310      	adds	r3, #16
 8009186:	4618      	mov	r0, r3
 8009188:	f001 f866 	bl	800a258 <xTaskRemoveFromEventList>
 800918c:	4603      	mov	r3, r0
 800918e:	2b00      	cmp	r3, #0
 8009190:	d007      	beq.n	80091a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009192:	4b3d      	ldr	r3, [pc, #244]	; (8009288 <xQueueReceive+0x1bc>)
 8009194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009198:	601a      	str	r2, [r3, #0]
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80091a2:	f002 f927 	bl	800b3f4 <vPortExitCritical>
				return pdPASS;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e069      	b.n	800927e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d103      	bne.n	80091b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091b0:	f002 f920 	bl	800b3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091b4:	2300      	movs	r3, #0
 80091b6:	e062      	b.n	800927e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d106      	bne.n	80091cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091be:	f107 0310 	add.w	r3, r7, #16
 80091c2:	4618      	mov	r0, r3
 80091c4:	f001 f90e 	bl	800a3e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091c8:	2301      	movs	r3, #1
 80091ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091cc:	f002 f912 	bl	800b3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091d0:	f000 fe18 	bl	8009e04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091d4:	f002 f8de 	bl	800b394 <vPortEnterCritical>
 80091d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091de:	b25b      	sxtb	r3, r3
 80091e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e4:	d103      	bne.n	80091ee <xQueueReceive+0x122>
 80091e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091f4:	b25b      	sxtb	r3, r3
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d103      	bne.n	8009204 <xQueueReceive+0x138>
 80091fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009204:	f002 f8f6 	bl	800b3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009208:	1d3a      	adds	r2, r7, #4
 800920a:	f107 0310 	add.w	r3, r7, #16
 800920e:	4611      	mov	r1, r2
 8009210:	4618      	mov	r0, r3
 8009212:	f001 f8fd 	bl	800a410 <xTaskCheckForTimeOut>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d123      	bne.n	8009264 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800921c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800921e:	f000 fade 	bl	80097de <prvIsQueueEmpty>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d017      	beq.n	8009258 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922a:	3324      	adds	r3, #36	; 0x24
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	4611      	mov	r1, r2
 8009230:	4618      	mov	r0, r3
 8009232:	f000 ffc1 	bl	800a1b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009238:	f000 fa7f 	bl	800973a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800923c:	f000 fdf0 	bl	8009e20 <xTaskResumeAll>
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d189      	bne.n	800915a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009246:	4b10      	ldr	r3, [pc, #64]	; (8009288 <xQueueReceive+0x1bc>)
 8009248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800924c:	601a      	str	r2, [r3, #0]
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	e780      	b.n	800915a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009258:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800925a:	f000 fa6e 	bl	800973a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800925e:	f000 fddf 	bl	8009e20 <xTaskResumeAll>
 8009262:	e77a      	b.n	800915a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009264:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009266:	f000 fa68 	bl	800973a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800926a:	f000 fdd9 	bl	8009e20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800926e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009270:	f000 fab5 	bl	80097de <prvIsQueueEmpty>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	f43f af6f 	beq.w	800915a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800927c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800927e:	4618      	mov	r0, r3
 8009280:	3730      	adds	r7, #48	; 0x30
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	e000ed04 	.word	0xe000ed04

0800928c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b08e      	sub	sp, #56	; 0x38
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009296:	2300      	movs	r3, #0
 8009298:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800929e:	2300      	movs	r3, #0
 80092a0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80092a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <xQueueSemaphoreTake+0x32>
	__asm volatile
 80092a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ac:	f383 8811 	msr	BASEPRI, r3
 80092b0:	f3bf 8f6f 	isb	sy
 80092b4:	f3bf 8f4f 	dsb	sy
 80092b8:	623b      	str	r3, [r7, #32]
}
 80092ba:	bf00      	nop
 80092bc:	e7fe      	b.n	80092bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80092be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00a      	beq.n	80092dc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80092c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	61fb      	str	r3, [r7, #28]
}
 80092d8:	bf00      	nop
 80092da:	e7fe      	b.n	80092da <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092dc:	f001 f9e0 	bl	800a6a0 <xTaskGetSchedulerState>
 80092e0:	4603      	mov	r3, r0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d102      	bne.n	80092ec <xQueueSemaphoreTake+0x60>
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d101      	bne.n	80092f0 <xQueueSemaphoreTake+0x64>
 80092ec:	2301      	movs	r3, #1
 80092ee:	e000      	b.n	80092f2 <xQueueSemaphoreTake+0x66>
 80092f0:	2300      	movs	r3, #0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10a      	bne.n	800930c <xQueueSemaphoreTake+0x80>
	__asm volatile
 80092f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fa:	f383 8811 	msr	BASEPRI, r3
 80092fe:	f3bf 8f6f 	isb	sy
 8009302:	f3bf 8f4f 	dsb	sy
 8009306:	61bb      	str	r3, [r7, #24]
}
 8009308:	bf00      	nop
 800930a:	e7fe      	b.n	800930a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800930c:	f002 f842 	bl	800b394 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009314:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009318:	2b00      	cmp	r3, #0
 800931a:	d024      	beq.n	8009366 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800931c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931e:	1e5a      	subs	r2, r3, #1
 8009320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009322:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d104      	bne.n	8009336 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800932c:	f001 fb2e 	bl	800a98c <pvTaskIncrementMutexHeldCount>
 8009330:	4602      	mov	r2, r0
 8009332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009334:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00f      	beq.n	800935e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800933e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009340:	3310      	adds	r3, #16
 8009342:	4618      	mov	r0, r3
 8009344:	f000 ff88 	bl	800a258 <xTaskRemoveFromEventList>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d007      	beq.n	800935e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800934e:	4b54      	ldr	r3, [pc, #336]	; (80094a0 <xQueueSemaphoreTake+0x214>)
 8009350:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009354:	601a      	str	r2, [r3, #0]
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800935e:	f002 f849 	bl	800b3f4 <vPortExitCritical>
				return pdPASS;
 8009362:	2301      	movs	r3, #1
 8009364:	e097      	b.n	8009496 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d111      	bne.n	8009390 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800936c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800936e:	2b00      	cmp	r3, #0
 8009370:	d00a      	beq.n	8009388 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	617b      	str	r3, [r7, #20]
}
 8009384:	bf00      	nop
 8009386:	e7fe      	b.n	8009386 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009388:	f002 f834 	bl	800b3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800938c:	2300      	movs	r3, #0
 800938e:	e082      	b.n	8009496 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009392:	2b00      	cmp	r3, #0
 8009394:	d106      	bne.n	80093a4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009396:	f107 030c 	add.w	r3, r7, #12
 800939a:	4618      	mov	r0, r3
 800939c:	f001 f822 	bl	800a3e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093a0:	2301      	movs	r3, #1
 80093a2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093a4:	f002 f826 	bl	800b3f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093a8:	f000 fd2c 	bl	8009e04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093ac:	f001 fff2 	bl	800b394 <vPortEnterCritical>
 80093b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80093b6:	b25b      	sxtb	r3, r3
 80093b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093bc:	d103      	bne.n	80093c6 <xQueueSemaphoreTake+0x13a>
 80093be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c0:	2200      	movs	r2, #0
 80093c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80093cc:	b25b      	sxtb	r3, r3
 80093ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d2:	d103      	bne.n	80093dc <xQueueSemaphoreTake+0x150>
 80093d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80093dc:	f002 f80a 	bl	800b3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093e0:	463a      	mov	r2, r7
 80093e2:	f107 030c 	add.w	r3, r7, #12
 80093e6:	4611      	mov	r1, r2
 80093e8:	4618      	mov	r0, r3
 80093ea:	f001 f811 	bl	800a410 <xTaskCheckForTimeOut>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d132      	bne.n	800945a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80093f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80093f6:	f000 f9f2 	bl	80097de <prvIsQueueEmpty>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d026      	beq.n	800944e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d109      	bne.n	800941c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009408:	f001 ffc4 	bl	800b394 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800940c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	4618      	mov	r0, r3
 8009412:	f001 f963 	bl	800a6dc <xTaskPriorityInherit>
 8009416:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009418:	f001 ffec 	bl	800b3f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800941c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800941e:	3324      	adds	r3, #36	; 0x24
 8009420:	683a      	ldr	r2, [r7, #0]
 8009422:	4611      	mov	r1, r2
 8009424:	4618      	mov	r0, r3
 8009426:	f000 fec7 	bl	800a1b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800942a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800942c:	f000 f985 	bl	800973a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009430:	f000 fcf6 	bl	8009e20 <xTaskResumeAll>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	f47f af68 	bne.w	800930c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800943c:	4b18      	ldr	r3, [pc, #96]	; (80094a0 <xQueueSemaphoreTake+0x214>)
 800943e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009442:	601a      	str	r2, [r3, #0]
 8009444:	f3bf 8f4f 	dsb	sy
 8009448:	f3bf 8f6f 	isb	sy
 800944c:	e75e      	b.n	800930c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800944e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009450:	f000 f973 	bl	800973a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009454:	f000 fce4 	bl	8009e20 <xTaskResumeAll>
 8009458:	e758      	b.n	800930c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800945a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800945c:	f000 f96d 	bl	800973a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009460:	f000 fcde 	bl	8009e20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009464:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009466:	f000 f9ba 	bl	80097de <prvIsQueueEmpty>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	f43f af4d 	beq.w	800930c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009474:	2b00      	cmp	r3, #0
 8009476:	d00d      	beq.n	8009494 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009478:	f001 ff8c 	bl	800b394 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800947c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800947e:	f000 f8b4 	bl	80095ea <prvGetDisinheritPriorityAfterTimeout>
 8009482:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800948a:	4618      	mov	r0, r3
 800948c:	f001 f9fc 	bl	800a888 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009490:	f001 ffb0 	bl	800b3f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009494:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009496:	4618      	mov	r0, r3
 8009498:	3738      	adds	r7, #56	; 0x38
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	e000ed04 	.word	0xe000ed04

080094a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b08e      	sub	sp, #56	; 0x38
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80094b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d10a      	bne.n	80094d0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80094ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094be:	f383 8811 	msr	BASEPRI, r3
 80094c2:	f3bf 8f6f 	isb	sy
 80094c6:	f3bf 8f4f 	dsb	sy
 80094ca:	623b      	str	r3, [r7, #32]
}
 80094cc:	bf00      	nop
 80094ce:	e7fe      	b.n	80094ce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d103      	bne.n	80094de <xQueueReceiveFromISR+0x3a>
 80094d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d101      	bne.n	80094e2 <xQueueReceiveFromISR+0x3e>
 80094de:	2301      	movs	r3, #1
 80094e0:	e000      	b.n	80094e4 <xQueueReceiveFromISR+0x40>
 80094e2:	2300      	movs	r3, #0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	61fb      	str	r3, [r7, #28]
}
 80094fa:	bf00      	nop
 80094fc:	e7fe      	b.n	80094fc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094fe:	f002 f82b 	bl	800b558 <vPortValidateInterruptPriority>
	__asm volatile
 8009502:	f3ef 8211 	mrs	r2, BASEPRI
 8009506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	61ba      	str	r2, [r7, #24]
 8009518:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800951a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800951c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800951e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009522:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009526:	2b00      	cmp	r3, #0
 8009528:	d02f      	beq.n	800958a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800952a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800952c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009530:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009534:	68b9      	ldr	r1, [r7, #8]
 8009536:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009538:	f000 f8d9 	bl	80096ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800953c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800953e:	1e5a      	subs	r2, r3, #1
 8009540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009542:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009544:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800954c:	d112      	bne.n	8009574 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800954e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d016      	beq.n	8009584 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009558:	3310      	adds	r3, #16
 800955a:	4618      	mov	r0, r3
 800955c:	f000 fe7c 	bl	800a258 <xTaskRemoveFromEventList>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00e      	beq.n	8009584 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d00b      	beq.n	8009584 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	e007      	b.n	8009584 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009574:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009578:	3301      	adds	r3, #1
 800957a:	b2db      	uxtb	r3, r3
 800957c:	b25a      	sxtb	r2, r3
 800957e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009584:	2301      	movs	r3, #1
 8009586:	637b      	str	r3, [r7, #52]	; 0x34
 8009588:	e001      	b.n	800958e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800958a:	2300      	movs	r3, #0
 800958c:	637b      	str	r3, [r7, #52]	; 0x34
 800958e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009590:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	f383 8811 	msr	BASEPRI, r3
}
 8009598:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800959a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800959c:	4618      	mov	r0, r3
 800959e:	3738      	adds	r7, #56	; 0x38
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <vQueueDelete+0x28>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60bb      	str	r3, [r7, #8]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f000 f95f 	bl	8009890 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d102      	bne.n	80095e2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f002 f8c7 	bl	800b770 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80095e2:	bf00      	nop
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d006      	beq.n	8009608 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8009604:	60fb      	str	r3, [r7, #12]
 8009606:	e001      	b.n	800960c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800960c:	68fb      	ldr	r3, [r7, #12]
	}
 800960e:	4618      	mov	r0, r3
 8009610:	3714      	adds	r7, #20
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr

0800961a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b086      	sub	sp, #24
 800961e:	af00      	add	r7, sp, #0
 8009620:	60f8      	str	r0, [r7, #12]
 8009622:	60b9      	str	r1, [r7, #8]
 8009624:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009626:	2300      	movs	r3, #0
 8009628:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800962e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009634:	2b00      	cmp	r3, #0
 8009636:	d10d      	bne.n	8009654 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d14d      	bne.n	80096dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	4618      	mov	r0, r3
 8009646:	f001 f8b1 	bl	800a7ac <xTaskPriorityDisinherit>
 800964a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	609a      	str	r2, [r3, #8]
 8009652:	e043      	b.n	80096dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d119      	bne.n	800968e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6858      	ldr	r0, [r3, #4]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009662:	461a      	mov	r2, r3
 8009664:	68b9      	ldr	r1, [r7, #8]
 8009666:	f002 fcf6 	bl	800c056 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	685a      	ldr	r2, [r3, #4]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009672:	441a      	add	r2, r3
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	685a      	ldr	r2, [r3, #4]
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	429a      	cmp	r2, r3
 8009682:	d32b      	bcc.n	80096dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	605a      	str	r2, [r3, #4]
 800968c:	e026      	b.n	80096dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	68d8      	ldr	r0, [r3, #12]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009696:	461a      	mov	r2, r3
 8009698:	68b9      	ldr	r1, [r7, #8]
 800969a:	f002 fcdc 	bl	800c056 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	68da      	ldr	r2, [r3, #12]
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096a6:	425b      	negs	r3, r3
 80096a8:	441a      	add	r2, r3
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	68da      	ldr	r2, [r3, #12]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d207      	bcs.n	80096ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	689a      	ldr	r2, [r3, #8]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c2:	425b      	negs	r3, r3
 80096c4:	441a      	add	r2, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2b02      	cmp	r3, #2
 80096ce:	d105      	bne.n	80096dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d002      	beq.n	80096dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	3b01      	subs	r3, #1
 80096da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	1c5a      	adds	r2, r3, #1
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80096e4:	697b      	ldr	r3, [r7, #20]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3718      	adds	r7, #24
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b082      	sub	sp, #8
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
 80096f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d018      	beq.n	8009732 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	68da      	ldr	r2, [r3, #12]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009708:	441a      	add	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	68da      	ldr	r2, [r3, #12]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	429a      	cmp	r2, r3
 8009718:	d303      	bcc.n	8009722 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	68d9      	ldr	r1, [r3, #12]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972a:	461a      	mov	r2, r3
 800972c:	6838      	ldr	r0, [r7, #0]
 800972e:	f002 fc92 	bl	800c056 <memcpy>
	}
}
 8009732:	bf00      	nop
 8009734:	3708      	adds	r7, #8
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b084      	sub	sp, #16
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009742:	f001 fe27 	bl	800b394 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800974c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800974e:	e011      	b.n	8009774 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009754:	2b00      	cmp	r3, #0
 8009756:	d012      	beq.n	800977e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	3324      	adds	r3, #36	; 0x24
 800975c:	4618      	mov	r0, r3
 800975e:	f000 fd7b 	bl	800a258 <xTaskRemoveFromEventList>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d001      	beq.n	800976c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009768:	f000 feb4 	bl	800a4d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800976c:	7bfb      	ldrb	r3, [r7, #15]
 800976e:	3b01      	subs	r3, #1
 8009770:	b2db      	uxtb	r3, r3
 8009772:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009778:	2b00      	cmp	r3, #0
 800977a:	dce9      	bgt.n	8009750 <prvUnlockQueue+0x16>
 800977c:	e000      	b.n	8009780 <prvUnlockQueue+0x46>
					break;
 800977e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	22ff      	movs	r2, #255	; 0xff
 8009784:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009788:	f001 fe34 	bl	800b3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800978c:	f001 fe02 	bl	800b394 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009796:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009798:	e011      	b.n	80097be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d012      	beq.n	80097c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	3310      	adds	r3, #16
 80097a6:	4618      	mov	r0, r3
 80097a8:	f000 fd56 	bl	800a258 <xTaskRemoveFromEventList>
 80097ac:	4603      	mov	r3, r0
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d001      	beq.n	80097b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80097b2:	f000 fe8f 	bl	800a4d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	3b01      	subs	r3, #1
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	dce9      	bgt.n	800979a <prvUnlockQueue+0x60>
 80097c6:	e000      	b.n	80097ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80097c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	22ff      	movs	r2, #255	; 0xff
 80097ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80097d2:	f001 fe0f 	bl	800b3f4 <vPortExitCritical>
}
 80097d6:	bf00      	nop
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b084      	sub	sp, #16
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097e6:	f001 fdd5 	bl	800b394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d102      	bne.n	80097f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80097f2:	2301      	movs	r3, #1
 80097f4:	60fb      	str	r3, [r7, #12]
 80097f6:	e001      	b.n	80097fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80097f8:	2300      	movs	r3, #0
 80097fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80097fc:	f001 fdfa 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 8009800:	68fb      	ldr	r3, [r7, #12]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}

0800980a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800980a:	b580      	push	{r7, lr}
 800980c:	b084      	sub	sp, #16
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009812:	f001 fdbf 	bl	800b394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800981e:	429a      	cmp	r2, r3
 8009820:	d102      	bne.n	8009828 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009822:	2301      	movs	r3, #1
 8009824:	60fb      	str	r3, [r7, #12]
 8009826:	e001      	b.n	800982c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009828:	2300      	movs	r3, #0
 800982a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800982c:	f001 fde2 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 8009830:	68fb      	ldr	r3, [r7, #12]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
	...

0800983c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800983c:	b480      	push	{r7}
 800983e:	b085      	sub	sp, #20
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009846:	2300      	movs	r3, #0
 8009848:	60fb      	str	r3, [r7, #12]
 800984a:	e014      	b.n	8009876 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800984c:	4a0f      	ldr	r2, [pc, #60]	; (800988c <vQueueAddToRegistry+0x50>)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d10b      	bne.n	8009870 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009858:	490c      	ldr	r1, [pc, #48]	; (800988c <vQueueAddToRegistry+0x50>)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	683a      	ldr	r2, [r7, #0]
 800985e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009862:	4a0a      	ldr	r2, [pc, #40]	; (800988c <vQueueAddToRegistry+0x50>)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	4413      	add	r3, r2
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800986e:	e006      	b.n	800987e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	3301      	adds	r3, #1
 8009874:	60fb      	str	r3, [r7, #12]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2b07      	cmp	r3, #7
 800987a:	d9e7      	bls.n	800984c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800987c:	bf00      	nop
 800987e:	bf00      	nop
 8009880:	3714      	adds	r7, #20
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	200009fc 	.word	0x200009fc

08009890 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009890:	b480      	push	{r7}
 8009892:	b085      	sub	sp, #20
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009898:	2300      	movs	r3, #0
 800989a:	60fb      	str	r3, [r7, #12]
 800989c:	e016      	b.n	80098cc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800989e:	4a10      	ldr	r2, [pc, #64]	; (80098e0 <vQueueUnregisterQueue+0x50>)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	00db      	lsls	r3, r3, #3
 80098a4:	4413      	add	r3, r2
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d10b      	bne.n	80098c6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80098ae:	4a0c      	ldr	r2, [pc, #48]	; (80098e0 <vQueueUnregisterQueue+0x50>)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2100      	movs	r1, #0
 80098b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80098b8:	4a09      	ldr	r2, [pc, #36]	; (80098e0 <vQueueUnregisterQueue+0x50>)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	00db      	lsls	r3, r3, #3
 80098be:	4413      	add	r3, r2
 80098c0:	2200      	movs	r2, #0
 80098c2:	605a      	str	r2, [r3, #4]
				break;
 80098c4:	e006      	b.n	80098d4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	3301      	adds	r3, #1
 80098ca:	60fb      	str	r3, [r7, #12]
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2b07      	cmp	r3, #7
 80098d0:	d9e5      	bls.n	800989e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80098d2:	bf00      	nop
 80098d4:	bf00      	nop
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr
 80098e0:	200009fc 	.word	0x200009fc

080098e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80098f4:	f001 fd4e 	bl	800b394 <vPortEnterCritical>
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098fe:	b25b      	sxtb	r3, r3
 8009900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009904:	d103      	bne.n	800990e <vQueueWaitForMessageRestricted+0x2a>
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009914:	b25b      	sxtb	r3, r3
 8009916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800991a:	d103      	bne.n	8009924 <vQueueWaitForMessageRestricted+0x40>
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009924:	f001 fd66 	bl	800b3f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992c:	2b00      	cmp	r3, #0
 800992e:	d106      	bne.n	800993e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	3324      	adds	r3, #36	; 0x24
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	68b9      	ldr	r1, [r7, #8]
 8009938:	4618      	mov	r0, r3
 800993a:	f000 fc61 	bl	800a200 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800993e:	6978      	ldr	r0, [r7, #20]
 8009940:	f7ff fefb 	bl	800973a <prvUnlockQueue>
	}
 8009944:	bf00      	nop
 8009946:	3718      	adds	r7, #24
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08e      	sub	sp, #56	; 0x38
 8009950:	af04      	add	r7, sp, #16
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	607a      	str	r2, [r7, #4]
 8009958:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800995a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10a      	bne.n	8009976 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	623b      	str	r3, [r7, #32]
}
 8009972:	bf00      	nop
 8009974:	e7fe      	b.n	8009974 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009978:	2b00      	cmp	r3, #0
 800997a:	d10a      	bne.n	8009992 <xTaskCreateStatic+0x46>
	__asm volatile
 800997c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009980:	f383 8811 	msr	BASEPRI, r3
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	f3bf 8f4f 	dsb	sy
 800998c:	61fb      	str	r3, [r7, #28]
}
 800998e:	bf00      	nop
 8009990:	e7fe      	b.n	8009990 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009992:	23a8      	movs	r3, #168	; 0xa8
 8009994:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	2ba8      	cmp	r3, #168	; 0xa8
 800999a:	d00a      	beq.n	80099b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	61bb      	str	r3, [r7, #24]
}
 80099ae:	bf00      	nop
 80099b0:	e7fe      	b.n	80099b0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80099b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80099b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d01e      	beq.n	80099f8 <xTaskCreateStatic+0xac>
 80099ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d01b      	beq.n	80099f8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099cc:	2202      	movs	r2, #2
 80099ce:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80099d2:	2300      	movs	r3, #0
 80099d4:	9303      	str	r3, [sp, #12]
 80099d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d8:	9302      	str	r3, [sp, #8]
 80099da:	f107 0314 	add.w	r3, r7, #20
 80099de:	9301      	str	r3, [sp, #4]
 80099e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e2:	9300      	str	r3, [sp, #0]
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	687a      	ldr	r2, [r7, #4]
 80099e8:	68b9      	ldr	r1, [r7, #8]
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f000 f850 	bl	8009a90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80099f2:	f000 f8f3 	bl	8009bdc <prvAddNewTaskToReadyList>
 80099f6:	e001      	b.n	80099fc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80099f8:	2300      	movs	r3, #0
 80099fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80099fc:	697b      	ldr	r3, [r7, #20]
	}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3728      	adds	r7, #40	; 0x28
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b08c      	sub	sp, #48	; 0x30
 8009a0a:	af04      	add	r7, sp, #16
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	603b      	str	r3, [r7, #0]
 8009a12:	4613      	mov	r3, r2
 8009a14:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a16:	88fb      	ldrh	r3, [r7, #6]
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f001 fddc 	bl	800b5d8 <pvPortMalloc>
 8009a20:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00e      	beq.n	8009a46 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a28:	20a8      	movs	r0, #168	; 0xa8
 8009a2a:	f001 fdd5 	bl	800b5d8 <pvPortMalloc>
 8009a2e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	697a      	ldr	r2, [r7, #20]
 8009a3a:	631a      	str	r2, [r3, #48]	; 0x30
 8009a3c:	e005      	b.n	8009a4a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a3e:	6978      	ldr	r0, [r7, #20]
 8009a40:	f001 fe96 	bl	800b770 <vPortFree>
 8009a44:	e001      	b.n	8009a4a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a46:	2300      	movs	r3, #0
 8009a48:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d017      	beq.n	8009a80 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a50:	69fb      	ldr	r3, [r7, #28]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a58:	88fa      	ldrh	r2, [r7, #6]
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	9303      	str	r3, [sp, #12]
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	9302      	str	r3, [sp, #8]
 8009a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a64:	9301      	str	r3, [sp, #4]
 8009a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	68b9      	ldr	r1, [r7, #8]
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 f80e 	bl	8009a90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a74:	69f8      	ldr	r0, [r7, #28]
 8009a76:	f000 f8b1 	bl	8009bdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	61bb      	str	r3, [r7, #24]
 8009a7e:	e002      	b.n	8009a86 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a80:	f04f 33ff 	mov.w	r3, #4294967295
 8009a84:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a86:	69bb      	ldr	r3, [r7, #24]
	}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3720      	adds	r7, #32
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b088      	sub	sp, #32
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	607a      	str	r2, [r7, #4]
 8009a9c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aa0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	21a5      	movs	r1, #165	; 0xa5
 8009aaa:	f002 fa03 	bl	800beb4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009ab8:	3b01      	subs	r3, #1
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4413      	add	r3, r2
 8009abe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	f023 0307 	bic.w	r3, r3, #7
 8009ac6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	f003 0307 	and.w	r3, r3, #7
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00a      	beq.n	8009ae8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad6:	f383 8811 	msr	BASEPRI, r3
 8009ada:	f3bf 8f6f 	isb	sy
 8009ade:	f3bf 8f4f 	dsb	sy
 8009ae2:	617b      	str	r3, [r7, #20]
}
 8009ae4:	bf00      	nop
 8009ae6:	e7fe      	b.n	8009ae6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d01f      	beq.n	8009b2e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009aee:	2300      	movs	r3, #0
 8009af0:	61fb      	str	r3, [r7, #28]
 8009af2:	e012      	b.n	8009b1a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	69fb      	ldr	r3, [r7, #28]
 8009af8:	4413      	add	r3, r2
 8009afa:	7819      	ldrb	r1, [r3, #0]
 8009afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	4413      	add	r3, r2
 8009b02:	3334      	adds	r3, #52	; 0x34
 8009b04:	460a      	mov	r2, r1
 8009b06:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	4413      	add	r3, r2
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d006      	beq.n	8009b22 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	3301      	adds	r3, #1
 8009b18:	61fb      	str	r3, [r7, #28]
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	2b0f      	cmp	r3, #15
 8009b1e:	d9e9      	bls.n	8009af4 <prvInitialiseNewTask+0x64>
 8009b20:	e000      	b.n	8009b24 <prvInitialiseNewTask+0x94>
			{
				break;
 8009b22:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b2c:	e003      	b.n	8009b36 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b38:	2b37      	cmp	r3, #55	; 0x37
 8009b3a:	d901      	bls.n	8009b40 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b3c:	2337      	movs	r3, #55	; 0x37
 8009b3e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b44:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b4a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b4e:	2200      	movs	r2, #0
 8009b50:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b54:	3304      	adds	r3, #4
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fe fe56 	bl	8008808 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5e:	3318      	adds	r3, #24
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7fe fe51 	bl	8008808 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b6a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b6e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b74:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b7a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8e:	3354      	adds	r3, #84	; 0x54
 8009b90:	224c      	movs	r2, #76	; 0x4c
 8009b92:	2100      	movs	r1, #0
 8009b94:	4618      	mov	r0, r3
 8009b96:	f002 f98d 	bl	800beb4 <memset>
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9c:	4a0c      	ldr	r2, [pc, #48]	; (8009bd0 <prvInitialiseNewTask+0x140>)
 8009b9e:	659a      	str	r2, [r3, #88]	; 0x58
 8009ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba2:	4a0c      	ldr	r2, [pc, #48]	; (8009bd4 <prvInitialiseNewTask+0x144>)
 8009ba4:	65da      	str	r2, [r3, #92]	; 0x5c
 8009ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba8:	4a0b      	ldr	r2, [pc, #44]	; (8009bd8 <prvInitialiseNewTask+0x148>)
 8009baa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bac:	683a      	ldr	r2, [r7, #0]
 8009bae:	68f9      	ldr	r1, [r7, #12]
 8009bb0:	69b8      	ldr	r0, [r7, #24]
 8009bb2:	f001 fac1 	bl	800b138 <pxPortInitialiseStack>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bc6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bc8:	bf00      	nop
 8009bca:	3720      	adds	r7, #32
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	20004c90 	.word	0x20004c90
 8009bd4:	20004cf8 	.word	0x20004cf8
 8009bd8:	20004d60 	.word	0x20004d60

08009bdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009be4:	f001 fbd6 	bl	800b394 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009be8:	4b2d      	ldr	r3, [pc, #180]	; (8009ca0 <prvAddNewTaskToReadyList+0xc4>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3301      	adds	r3, #1
 8009bee:	4a2c      	ldr	r2, [pc, #176]	; (8009ca0 <prvAddNewTaskToReadyList+0xc4>)
 8009bf0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009bf2:	4b2c      	ldr	r3, [pc, #176]	; (8009ca4 <prvAddNewTaskToReadyList+0xc8>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d109      	bne.n	8009c0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009bfa:	4a2a      	ldr	r2, [pc, #168]	; (8009ca4 <prvAddNewTaskToReadyList+0xc8>)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c00:	4b27      	ldr	r3, [pc, #156]	; (8009ca0 <prvAddNewTaskToReadyList+0xc4>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d110      	bne.n	8009c2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c08:	f000 fc88 	bl	800a51c <prvInitialiseTaskLists>
 8009c0c:	e00d      	b.n	8009c2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c0e:	4b26      	ldr	r3, [pc, #152]	; (8009ca8 <prvAddNewTaskToReadyList+0xcc>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d109      	bne.n	8009c2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c16:	4b23      	ldr	r3, [pc, #140]	; (8009ca4 <prvAddNewTaskToReadyList+0xc8>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d802      	bhi.n	8009c2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c24:	4a1f      	ldr	r2, [pc, #124]	; (8009ca4 <prvAddNewTaskToReadyList+0xc8>)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c2a:	4b20      	ldr	r3, [pc, #128]	; (8009cac <prvAddNewTaskToReadyList+0xd0>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	4a1e      	ldr	r2, [pc, #120]	; (8009cac <prvAddNewTaskToReadyList+0xd0>)
 8009c32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c34:	4b1d      	ldr	r3, [pc, #116]	; (8009cac <prvAddNewTaskToReadyList+0xd0>)
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c40:	4b1b      	ldr	r3, [pc, #108]	; (8009cb0 <prvAddNewTaskToReadyList+0xd4>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d903      	bls.n	8009c50 <prvAddNewTaskToReadyList+0x74>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c4c:	4a18      	ldr	r2, [pc, #96]	; (8009cb0 <prvAddNewTaskToReadyList+0xd4>)
 8009c4e:	6013      	str	r3, [r2, #0]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c54:	4613      	mov	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4a15      	ldr	r2, [pc, #84]	; (8009cb4 <prvAddNewTaskToReadyList+0xd8>)
 8009c5e:	441a      	add	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	3304      	adds	r3, #4
 8009c64:	4619      	mov	r1, r3
 8009c66:	4610      	mov	r0, r2
 8009c68:	f7fe fddb 	bl	8008822 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c6c:	f001 fbc2 	bl	800b3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c70:	4b0d      	ldr	r3, [pc, #52]	; (8009ca8 <prvAddNewTaskToReadyList+0xcc>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d00e      	beq.n	8009c96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c78:	4b0a      	ldr	r3, [pc, #40]	; (8009ca4 <prvAddNewTaskToReadyList+0xc8>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d207      	bcs.n	8009c96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c86:	4b0c      	ldr	r3, [pc, #48]	; (8009cb8 <prvAddNewTaskToReadyList+0xdc>)
 8009c88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c8c:	601a      	str	r2, [r3, #0]
 8009c8e:	f3bf 8f4f 	dsb	sy
 8009c92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c96:	bf00      	nop
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
 8009c9e:	bf00      	nop
 8009ca0:	20000f10 	.word	0x20000f10
 8009ca4:	20000a3c 	.word	0x20000a3c
 8009ca8:	20000f1c 	.word	0x20000f1c
 8009cac:	20000f2c 	.word	0x20000f2c
 8009cb0:	20000f18 	.word	0x20000f18
 8009cb4:	20000a40 	.word	0x20000a40
 8009cb8:	e000ed04 	.word	0xe000ed04

08009cbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d017      	beq.n	8009cfe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009cce:	4b13      	ldr	r3, [pc, #76]	; (8009d1c <vTaskDelay+0x60>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00a      	beq.n	8009cec <vTaskDelay+0x30>
	__asm volatile
 8009cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cda:	f383 8811 	msr	BASEPRI, r3
 8009cde:	f3bf 8f6f 	isb	sy
 8009ce2:	f3bf 8f4f 	dsb	sy
 8009ce6:	60bb      	str	r3, [r7, #8]
}
 8009ce8:	bf00      	nop
 8009cea:	e7fe      	b.n	8009cea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009cec:	f000 f88a 	bl	8009e04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fe5e 	bl	800a9b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009cf8:	f000 f892 	bl	8009e20 <xTaskResumeAll>
 8009cfc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d107      	bne.n	8009d14 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009d04:	4b06      	ldr	r3, [pc, #24]	; (8009d20 <vTaskDelay+0x64>)
 8009d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d0a:	601a      	str	r2, [r3, #0]
 8009d0c:	f3bf 8f4f 	dsb	sy
 8009d10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d14:	bf00      	nop
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	20000f38 	.word	0x20000f38
 8009d20:	e000ed04 	.word	0xe000ed04

08009d24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b08a      	sub	sp, #40	; 0x28
 8009d28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009d32:	463a      	mov	r2, r7
 8009d34:	1d39      	adds	r1, r7, #4
 8009d36:	f107 0308 	add.w	r3, r7, #8
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fe fb94 	bl	8008468 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	68ba      	ldr	r2, [r7, #8]
 8009d46:	9202      	str	r2, [sp, #8]
 8009d48:	9301      	str	r3, [sp, #4]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	460a      	mov	r2, r1
 8009d52:	4924      	ldr	r1, [pc, #144]	; (8009de4 <vTaskStartScheduler+0xc0>)
 8009d54:	4824      	ldr	r0, [pc, #144]	; (8009de8 <vTaskStartScheduler+0xc4>)
 8009d56:	f7ff fdf9 	bl	800994c <xTaskCreateStatic>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	4a23      	ldr	r2, [pc, #140]	; (8009dec <vTaskStartScheduler+0xc8>)
 8009d5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009d60:	4b22      	ldr	r3, [pc, #136]	; (8009dec <vTaskStartScheduler+0xc8>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d002      	beq.n	8009d6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	617b      	str	r3, [r7, #20]
 8009d6c:	e001      	b.n	8009d72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d102      	bne.n	8009d7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009d78:	f000 fe70 	bl	800aa5c <xTimerCreateTimerTask>
 8009d7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d11b      	bne.n	8009dbc <vTaskStartScheduler+0x98>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	613b      	str	r3, [r7, #16]
}
 8009d96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d98:	4b15      	ldr	r3, [pc, #84]	; (8009df0 <vTaskStartScheduler+0xcc>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	3354      	adds	r3, #84	; 0x54
 8009d9e:	4a15      	ldr	r2, [pc, #84]	; (8009df4 <vTaskStartScheduler+0xd0>)
 8009da0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009da2:	4b15      	ldr	r3, [pc, #84]	; (8009df8 <vTaskStartScheduler+0xd4>)
 8009da4:	f04f 32ff 	mov.w	r2, #4294967295
 8009da8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009daa:	4b14      	ldr	r3, [pc, #80]	; (8009dfc <vTaskStartScheduler+0xd8>)
 8009dac:	2201      	movs	r2, #1
 8009dae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009db0:	4b13      	ldr	r3, [pc, #76]	; (8009e00 <vTaskStartScheduler+0xdc>)
 8009db2:	2200      	movs	r2, #0
 8009db4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009db6:	f001 fa4b 	bl	800b250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009dba:	e00e      	b.n	8009dda <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc2:	d10a      	bne.n	8009dda <vTaskStartScheduler+0xb6>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	60fb      	str	r3, [r7, #12]
}
 8009dd6:	bf00      	nop
 8009dd8:	e7fe      	b.n	8009dd8 <vTaskStartScheduler+0xb4>
}
 8009dda:	bf00      	nop
 8009ddc:	3718      	adds	r7, #24
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	0800ce70 	.word	0x0800ce70
 8009de8:	0800a4ed 	.word	0x0800a4ed
 8009dec:	20000f34 	.word	0x20000f34
 8009df0:	20000a3c 	.word	0x20000a3c
 8009df4:	20000068 	.word	0x20000068
 8009df8:	20000f30 	.word	0x20000f30
 8009dfc:	20000f1c 	.word	0x20000f1c
 8009e00:	20000f14 	.word	0x20000f14

08009e04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009e04:	b480      	push	{r7}
 8009e06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009e08:	4b04      	ldr	r3, [pc, #16]	; (8009e1c <vTaskSuspendAll+0x18>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	4a03      	ldr	r2, [pc, #12]	; (8009e1c <vTaskSuspendAll+0x18>)
 8009e10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009e12:	bf00      	nop
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr
 8009e1c:	20000f38 	.word	0x20000f38

08009e20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b084      	sub	sp, #16
 8009e24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009e2e:	4b42      	ldr	r3, [pc, #264]	; (8009f38 <xTaskResumeAll+0x118>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d10a      	bne.n	8009e4c <xTaskResumeAll+0x2c>
	__asm volatile
 8009e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	603b      	str	r3, [r7, #0]
}
 8009e48:	bf00      	nop
 8009e4a:	e7fe      	b.n	8009e4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e4c:	f001 faa2 	bl	800b394 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e50:	4b39      	ldr	r3, [pc, #228]	; (8009f38 <xTaskResumeAll+0x118>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3b01      	subs	r3, #1
 8009e56:	4a38      	ldr	r2, [pc, #224]	; (8009f38 <xTaskResumeAll+0x118>)
 8009e58:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e5a:	4b37      	ldr	r3, [pc, #220]	; (8009f38 <xTaskResumeAll+0x118>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d162      	bne.n	8009f28 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e62:	4b36      	ldr	r3, [pc, #216]	; (8009f3c <xTaskResumeAll+0x11c>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d05e      	beq.n	8009f28 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e6a:	e02f      	b.n	8009ecc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e6c:	4b34      	ldr	r3, [pc, #208]	; (8009f40 <xTaskResumeAll+0x120>)
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3318      	adds	r3, #24
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7fe fd2f 	bl	80088dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	3304      	adds	r3, #4
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7fe fd2a 	bl	80088dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e8c:	4b2d      	ldr	r3, [pc, #180]	; (8009f44 <xTaskResumeAll+0x124>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d903      	bls.n	8009e9c <xTaskResumeAll+0x7c>
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e98:	4a2a      	ldr	r2, [pc, #168]	; (8009f44 <xTaskResumeAll+0x124>)
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	4413      	add	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4a27      	ldr	r2, [pc, #156]	; (8009f48 <xTaskResumeAll+0x128>)
 8009eaa:	441a      	add	r2, r3
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3304      	adds	r3, #4
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f7fe fcb5 	bl	8008822 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ebc:	4b23      	ldr	r3, [pc, #140]	; (8009f4c <xTaskResumeAll+0x12c>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d302      	bcc.n	8009ecc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009ec6:	4b22      	ldr	r3, [pc, #136]	; (8009f50 <xTaskResumeAll+0x130>)
 8009ec8:	2201      	movs	r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ecc:	4b1c      	ldr	r3, [pc, #112]	; (8009f40 <xTaskResumeAll+0x120>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d1cb      	bne.n	8009e6c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009eda:	f000 fbc1 	bl	800a660 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009ede:	4b1d      	ldr	r3, [pc, #116]	; (8009f54 <xTaskResumeAll+0x134>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d010      	beq.n	8009f0c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009eea:	f000 f847 	bl	8009f7c <xTaskIncrementTick>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d002      	beq.n	8009efa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009ef4:	4b16      	ldr	r3, [pc, #88]	; (8009f50 <xTaskResumeAll+0x130>)
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1f1      	bne.n	8009eea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009f06:	4b13      	ldr	r3, [pc, #76]	; (8009f54 <xTaskResumeAll+0x134>)
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009f0c:	4b10      	ldr	r3, [pc, #64]	; (8009f50 <xTaskResumeAll+0x130>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d009      	beq.n	8009f28 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009f14:	2301      	movs	r3, #1
 8009f16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009f18:	4b0f      	ldr	r3, [pc, #60]	; (8009f58 <xTaskResumeAll+0x138>)
 8009f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f1e:	601a      	str	r2, [r3, #0]
 8009f20:	f3bf 8f4f 	dsb	sy
 8009f24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f28:	f001 fa64 	bl	800b3f4 <vPortExitCritical>

	return xAlreadyYielded;
 8009f2c:	68bb      	ldr	r3, [r7, #8]
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	20000f38 	.word	0x20000f38
 8009f3c:	20000f10 	.word	0x20000f10
 8009f40:	20000ed0 	.word	0x20000ed0
 8009f44:	20000f18 	.word	0x20000f18
 8009f48:	20000a40 	.word	0x20000a40
 8009f4c:	20000a3c 	.word	0x20000a3c
 8009f50:	20000f24 	.word	0x20000f24
 8009f54:	20000f20 	.word	0x20000f20
 8009f58:	e000ed04 	.word	0xe000ed04

08009f5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f62:	4b05      	ldr	r3, [pc, #20]	; (8009f78 <xTaskGetTickCount+0x1c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f68:	687b      	ldr	r3, [r7, #4]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	20000f14 	.word	0x20000f14

08009f7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b086      	sub	sp, #24
 8009f80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f82:	2300      	movs	r3, #0
 8009f84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f86:	4b4f      	ldr	r3, [pc, #316]	; (800a0c4 <xTaskIncrementTick+0x148>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f040 808f 	bne.w	800a0ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f90:	4b4d      	ldr	r3, [pc, #308]	; (800a0c8 <xTaskIncrementTick+0x14c>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	3301      	adds	r3, #1
 8009f96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f98:	4a4b      	ldr	r2, [pc, #300]	; (800a0c8 <xTaskIncrementTick+0x14c>)
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d120      	bne.n	8009fe6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009fa4:	4b49      	ldr	r3, [pc, #292]	; (800a0cc <xTaskIncrementTick+0x150>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00a      	beq.n	8009fc4 <xTaskIncrementTick+0x48>
	__asm volatile
 8009fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb2:	f383 8811 	msr	BASEPRI, r3
 8009fb6:	f3bf 8f6f 	isb	sy
 8009fba:	f3bf 8f4f 	dsb	sy
 8009fbe:	603b      	str	r3, [r7, #0]
}
 8009fc0:	bf00      	nop
 8009fc2:	e7fe      	b.n	8009fc2 <xTaskIncrementTick+0x46>
 8009fc4:	4b41      	ldr	r3, [pc, #260]	; (800a0cc <xTaskIncrementTick+0x150>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	60fb      	str	r3, [r7, #12]
 8009fca:	4b41      	ldr	r3, [pc, #260]	; (800a0d0 <xTaskIncrementTick+0x154>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a3f      	ldr	r2, [pc, #252]	; (800a0cc <xTaskIncrementTick+0x150>)
 8009fd0:	6013      	str	r3, [r2, #0]
 8009fd2:	4a3f      	ldr	r2, [pc, #252]	; (800a0d0 <xTaskIncrementTick+0x154>)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6013      	str	r3, [r2, #0]
 8009fd8:	4b3e      	ldr	r3, [pc, #248]	; (800a0d4 <xTaskIncrementTick+0x158>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	4a3d      	ldr	r2, [pc, #244]	; (800a0d4 <xTaskIncrementTick+0x158>)
 8009fe0:	6013      	str	r3, [r2, #0]
 8009fe2:	f000 fb3d 	bl	800a660 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009fe6:	4b3c      	ldr	r3, [pc, #240]	; (800a0d8 <xTaskIncrementTick+0x15c>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	693a      	ldr	r2, [r7, #16]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d349      	bcc.n	800a084 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ff0:	4b36      	ldr	r3, [pc, #216]	; (800a0cc <xTaskIncrementTick+0x150>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d104      	bne.n	800a004 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ffa:	4b37      	ldr	r3, [pc, #220]	; (800a0d8 <xTaskIncrementTick+0x15c>)
 8009ffc:	f04f 32ff 	mov.w	r2, #4294967295
 800a000:	601a      	str	r2, [r3, #0]
					break;
 800a002:	e03f      	b.n	800a084 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a004:	4b31      	ldr	r3, [pc, #196]	; (800a0cc <xTaskIncrementTick+0x150>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a014:	693a      	ldr	r2, [r7, #16]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d203      	bcs.n	800a024 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a01c:	4a2e      	ldr	r2, [pc, #184]	; (800a0d8 <xTaskIncrementTick+0x15c>)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a022:	e02f      	b.n	800a084 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	3304      	adds	r3, #4
 800a028:	4618      	mov	r0, r3
 800a02a:	f7fe fc57 	bl	80088dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a032:	2b00      	cmp	r3, #0
 800a034:	d004      	beq.n	800a040 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	3318      	adds	r3, #24
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7fe fc4e 	bl	80088dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a044:	4b25      	ldr	r3, [pc, #148]	; (800a0dc <xTaskIncrementTick+0x160>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d903      	bls.n	800a054 <xTaskIncrementTick+0xd8>
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a050:	4a22      	ldr	r2, [pc, #136]	; (800a0dc <xTaskIncrementTick+0x160>)
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a058:	4613      	mov	r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	4413      	add	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	4a1f      	ldr	r2, [pc, #124]	; (800a0e0 <xTaskIncrementTick+0x164>)
 800a062:	441a      	add	r2, r3
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	3304      	adds	r3, #4
 800a068:	4619      	mov	r1, r3
 800a06a:	4610      	mov	r0, r2
 800a06c:	f7fe fbd9 	bl	8008822 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a074:	4b1b      	ldr	r3, [pc, #108]	; (800a0e4 <xTaskIncrementTick+0x168>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d3b8      	bcc.n	8009ff0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a07e:	2301      	movs	r3, #1
 800a080:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a082:	e7b5      	b.n	8009ff0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a084:	4b17      	ldr	r3, [pc, #92]	; (800a0e4 <xTaskIncrementTick+0x168>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a08a:	4915      	ldr	r1, [pc, #84]	; (800a0e0 <xTaskIncrementTick+0x164>)
 800a08c:	4613      	mov	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	4413      	add	r3, r2
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	440b      	add	r3, r1
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d901      	bls.n	800a0a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a09c:	2301      	movs	r3, #1
 800a09e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a0a0:	4b11      	ldr	r3, [pc, #68]	; (800a0e8 <xTaskIncrementTick+0x16c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d007      	beq.n	800a0b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	617b      	str	r3, [r7, #20]
 800a0ac:	e004      	b.n	800a0b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a0ae:	4b0f      	ldr	r3, [pc, #60]	; (800a0ec <xTaskIncrementTick+0x170>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	4a0d      	ldr	r2, [pc, #52]	; (800a0ec <xTaskIncrementTick+0x170>)
 800a0b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a0b8:	697b      	ldr	r3, [r7, #20]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3718      	adds	r7, #24
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	20000f38 	.word	0x20000f38
 800a0c8:	20000f14 	.word	0x20000f14
 800a0cc:	20000ec8 	.word	0x20000ec8
 800a0d0:	20000ecc 	.word	0x20000ecc
 800a0d4:	20000f28 	.word	0x20000f28
 800a0d8:	20000f30 	.word	0x20000f30
 800a0dc:	20000f18 	.word	0x20000f18
 800a0e0:	20000a40 	.word	0x20000a40
 800a0e4:	20000a3c 	.word	0x20000a3c
 800a0e8:	20000f24 	.word	0x20000f24
 800a0ec:	20000f20 	.word	0x20000f20

0800a0f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a0f6:	4b2a      	ldr	r3, [pc, #168]	; (800a1a0 <vTaskSwitchContext+0xb0>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d003      	beq.n	800a106 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a0fe:	4b29      	ldr	r3, [pc, #164]	; (800a1a4 <vTaskSwitchContext+0xb4>)
 800a100:	2201      	movs	r2, #1
 800a102:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a104:	e046      	b.n	800a194 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a106:	4b27      	ldr	r3, [pc, #156]	; (800a1a4 <vTaskSwitchContext+0xb4>)
 800a108:	2200      	movs	r2, #0
 800a10a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a10c:	4b26      	ldr	r3, [pc, #152]	; (800a1a8 <vTaskSwitchContext+0xb8>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	60fb      	str	r3, [r7, #12]
 800a112:	e010      	b.n	800a136 <vTaskSwitchContext+0x46>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10a      	bne.n	800a130 <vTaskSwitchContext+0x40>
	__asm volatile
 800a11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11e:	f383 8811 	msr	BASEPRI, r3
 800a122:	f3bf 8f6f 	isb	sy
 800a126:	f3bf 8f4f 	dsb	sy
 800a12a:	607b      	str	r3, [r7, #4]
}
 800a12c:	bf00      	nop
 800a12e:	e7fe      	b.n	800a12e <vTaskSwitchContext+0x3e>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	3b01      	subs	r3, #1
 800a134:	60fb      	str	r3, [r7, #12]
 800a136:	491d      	ldr	r1, [pc, #116]	; (800a1ac <vTaskSwitchContext+0xbc>)
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	4613      	mov	r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4413      	add	r3, r2
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	440b      	add	r3, r1
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d0e4      	beq.n	800a114 <vTaskSwitchContext+0x24>
 800a14a:	68fa      	ldr	r2, [r7, #12]
 800a14c:	4613      	mov	r3, r2
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	4413      	add	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4a15      	ldr	r2, [pc, #84]	; (800a1ac <vTaskSwitchContext+0xbc>)
 800a156:	4413      	add	r3, r2
 800a158:	60bb      	str	r3, [r7, #8]
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	685a      	ldr	r2, [r3, #4]
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	605a      	str	r2, [r3, #4]
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	685a      	ldr	r2, [r3, #4]
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	3308      	adds	r3, #8
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d104      	bne.n	800a17a <vTaskSwitchContext+0x8a>
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	685a      	ldr	r2, [r3, #4]
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	605a      	str	r2, [r3, #4]
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	4a0b      	ldr	r2, [pc, #44]	; (800a1b0 <vTaskSwitchContext+0xc0>)
 800a182:	6013      	str	r3, [r2, #0]
 800a184:	4a08      	ldr	r2, [pc, #32]	; (800a1a8 <vTaskSwitchContext+0xb8>)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a18a:	4b09      	ldr	r3, [pc, #36]	; (800a1b0 <vTaskSwitchContext+0xc0>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3354      	adds	r3, #84	; 0x54
 800a190:	4a08      	ldr	r2, [pc, #32]	; (800a1b4 <vTaskSwitchContext+0xc4>)
 800a192:	6013      	str	r3, [r2, #0]
}
 800a194:	bf00      	nop
 800a196:	3714      	adds	r7, #20
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr
 800a1a0:	20000f38 	.word	0x20000f38
 800a1a4:	20000f24 	.word	0x20000f24
 800a1a8:	20000f18 	.word	0x20000f18
 800a1ac:	20000a40 	.word	0x20000a40
 800a1b0:	20000a3c 	.word	0x20000a3c
 800a1b4:	20000068 	.word	0x20000068

0800a1b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10a      	bne.n	800a1de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1cc:	f383 8811 	msr	BASEPRI, r3
 800a1d0:	f3bf 8f6f 	isb	sy
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	60fb      	str	r3, [r7, #12]
}
 800a1da:	bf00      	nop
 800a1dc:	e7fe      	b.n	800a1dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1de:	4b07      	ldr	r3, [pc, #28]	; (800a1fc <vTaskPlaceOnEventList+0x44>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3318      	adds	r3, #24
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f7fe fb3f 	bl	800886a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a1ec:	2101      	movs	r1, #1
 800a1ee:	6838      	ldr	r0, [r7, #0]
 800a1f0:	f000 fbe0 	bl	800a9b4 <prvAddCurrentTaskToDelayedList>
}
 800a1f4:	bf00      	nop
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	20000a3c 	.word	0x20000a3c

0800a200 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d10a      	bne.n	800a228 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a216:	f383 8811 	msr	BASEPRI, r3
 800a21a:	f3bf 8f6f 	isb	sy
 800a21e:	f3bf 8f4f 	dsb	sy
 800a222:	617b      	str	r3, [r7, #20]
}
 800a224:	bf00      	nop
 800a226:	e7fe      	b.n	800a226 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a228:	4b0a      	ldr	r3, [pc, #40]	; (800a254 <vTaskPlaceOnEventListRestricted+0x54>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	3318      	adds	r3, #24
 800a22e:	4619      	mov	r1, r3
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f7fe faf6 	bl	8008822 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d002      	beq.n	800a242 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a23c:	f04f 33ff 	mov.w	r3, #4294967295
 800a240:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a242:	6879      	ldr	r1, [r7, #4]
 800a244:	68b8      	ldr	r0, [r7, #8]
 800a246:	f000 fbb5 	bl	800a9b4 <prvAddCurrentTaskToDelayedList>
	}
 800a24a:	bf00      	nop
 800a24c:	3718      	adds	r7, #24
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	20000a3c 	.word	0x20000a3c

0800a258 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b086      	sub	sp, #24
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10a      	bne.n	800a284 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a272:	f383 8811 	msr	BASEPRI, r3
 800a276:	f3bf 8f6f 	isb	sy
 800a27a:	f3bf 8f4f 	dsb	sy
 800a27e:	60fb      	str	r3, [r7, #12]
}
 800a280:	bf00      	nop
 800a282:	e7fe      	b.n	800a282 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	3318      	adds	r3, #24
 800a288:	4618      	mov	r0, r3
 800a28a:	f7fe fb27 	bl	80088dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a28e:	4b1e      	ldr	r3, [pc, #120]	; (800a308 <xTaskRemoveFromEventList+0xb0>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d11d      	bne.n	800a2d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	3304      	adds	r3, #4
 800a29a:	4618      	mov	r0, r3
 800a29c:	f7fe fb1e 	bl	80088dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2a4:	4b19      	ldr	r3, [pc, #100]	; (800a30c <xTaskRemoveFromEventList+0xb4>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	429a      	cmp	r2, r3
 800a2aa:	d903      	bls.n	800a2b4 <xTaskRemoveFromEventList+0x5c>
 800a2ac:	693b      	ldr	r3, [r7, #16]
 800a2ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2b0:	4a16      	ldr	r2, [pc, #88]	; (800a30c <xTaskRemoveFromEventList+0xb4>)
 800a2b2:	6013      	str	r3, [r2, #0]
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2b8:	4613      	mov	r3, r2
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	4413      	add	r3, r2
 800a2be:	009b      	lsls	r3, r3, #2
 800a2c0:	4a13      	ldr	r2, [pc, #76]	; (800a310 <xTaskRemoveFromEventList+0xb8>)
 800a2c2:	441a      	add	r2, r3
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	3304      	adds	r3, #4
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	4610      	mov	r0, r2
 800a2cc:	f7fe faa9 	bl	8008822 <vListInsertEnd>
 800a2d0:	e005      	b.n	800a2de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	3318      	adds	r3, #24
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	480e      	ldr	r0, [pc, #56]	; (800a314 <xTaskRemoveFromEventList+0xbc>)
 800a2da:	f7fe faa2 	bl	8008822 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2e2:	4b0d      	ldr	r3, [pc, #52]	; (800a318 <xTaskRemoveFromEventList+0xc0>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d905      	bls.n	800a2f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a2f0:	4b0a      	ldr	r3, [pc, #40]	; (800a31c <xTaskRemoveFromEventList+0xc4>)
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	601a      	str	r2, [r3, #0]
 800a2f6:	e001      	b.n	800a2fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a2fc:	697b      	ldr	r3, [r7, #20]
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3718      	adds	r7, #24
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	20000f38 	.word	0x20000f38
 800a30c:	20000f18 	.word	0x20000f18
 800a310:	20000a40 	.word	0x20000a40
 800a314:	20000ed0 	.word	0x20000ed0
 800a318:	20000a3c 	.word	0x20000a3c
 800a31c:	20000f24 	.word	0x20000f24

0800a320 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b086      	sub	sp, #24
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800a32a:	4b29      	ldr	r3, [pc, #164]	; (800a3d0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d10a      	bne.n	800a348 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800a332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a336:	f383 8811 	msr	BASEPRI, r3
 800a33a:	f3bf 8f6f 	isb	sy
 800a33e:	f3bf 8f4f 	dsb	sy
 800a342:	613b      	str	r3, [r7, #16]
}
 800a344:	bf00      	nop
 800a346:	e7fe      	b.n	800a346 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10a      	bne.n	800a374 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800a35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	60fb      	str	r3, [r7, #12]
}
 800a370:	bf00      	nop
 800a372:	e7fe      	b.n	800a372 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7fe fab1 	bl	80088dc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	3304      	adds	r3, #4
 800a37e:	4618      	mov	r0, r3
 800a380:	f7fe faac 	bl	80088dc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a388:	4b12      	ldr	r3, [pc, #72]	; (800a3d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d903      	bls.n	800a398 <vTaskRemoveFromUnorderedEventList+0x78>
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a394:	4a0f      	ldr	r2, [pc, #60]	; (800a3d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a396:	6013      	str	r3, [r2, #0]
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a39c:	4613      	mov	r3, r2
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	4413      	add	r3, r2
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4a0c      	ldr	r2, [pc, #48]	; (800a3d8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800a3a6:	441a      	add	r2, r3
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	4610      	mov	r0, r2
 800a3b0:	f7fe fa37 	bl	8008822 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b8:	4b08      	ldr	r3, [pc, #32]	; (800a3dc <vTaskRemoveFromUnorderedEventList+0xbc>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d902      	bls.n	800a3c8 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800a3c2:	4b07      	ldr	r3, [pc, #28]	; (800a3e0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	601a      	str	r2, [r3, #0]
	}
}
 800a3c8:	bf00      	nop
 800a3ca:	3718      	adds	r7, #24
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	20000f38 	.word	0x20000f38
 800a3d4:	20000f18 	.word	0x20000f18
 800a3d8:	20000a40 	.word	0x20000a40
 800a3dc:	20000a3c 	.word	0x20000a3c
 800a3e0:	20000f24 	.word	0x20000f24

0800a3e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a3ec:	4b06      	ldr	r3, [pc, #24]	; (800a408 <vTaskInternalSetTimeOutState+0x24>)
 800a3ee:	681a      	ldr	r2, [r3, #0]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a3f4:	4b05      	ldr	r3, [pc, #20]	; (800a40c <vTaskInternalSetTimeOutState+0x28>)
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	605a      	str	r2, [r3, #4]
}
 800a3fc:	bf00      	nop
 800a3fe:	370c      	adds	r7, #12
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr
 800a408:	20000f28 	.word	0x20000f28
 800a40c:	20000f14 	.word	0x20000f14

0800a410 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b088      	sub	sp, #32
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10a      	bne.n	800a436 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	613b      	str	r3, [r7, #16]
}
 800a432:	bf00      	nop
 800a434:	e7fe      	b.n	800a434 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d10a      	bne.n	800a452 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a440:	f383 8811 	msr	BASEPRI, r3
 800a444:	f3bf 8f6f 	isb	sy
 800a448:	f3bf 8f4f 	dsb	sy
 800a44c:	60fb      	str	r3, [r7, #12]
}
 800a44e:	bf00      	nop
 800a450:	e7fe      	b.n	800a450 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a452:	f000 ff9f 	bl	800b394 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a456:	4b1d      	ldr	r3, [pc, #116]	; (800a4cc <xTaskCheckForTimeOut+0xbc>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	69ba      	ldr	r2, [r7, #24]
 800a462:	1ad3      	subs	r3, r2, r3
 800a464:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a46e:	d102      	bne.n	800a476 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a470:	2300      	movs	r3, #0
 800a472:	61fb      	str	r3, [r7, #28]
 800a474:	e023      	b.n	800a4be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681a      	ldr	r2, [r3, #0]
 800a47a:	4b15      	ldr	r3, [pc, #84]	; (800a4d0 <xTaskCheckForTimeOut+0xc0>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d007      	beq.n	800a492 <xTaskCheckForTimeOut+0x82>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	685b      	ldr	r3, [r3, #4]
 800a486:	69ba      	ldr	r2, [r7, #24]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d302      	bcc.n	800a492 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a48c:	2301      	movs	r3, #1
 800a48e:	61fb      	str	r3, [r7, #28]
 800a490:	e015      	b.n	800a4be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d20b      	bcs.n	800a4b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	1ad2      	subs	r2, r2, r3
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f7ff ff9b 	bl	800a3e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	61fb      	str	r3, [r7, #28]
 800a4b2:	e004      	b.n	800a4be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a4be:	f000 ff99 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 800a4c2:	69fb      	ldr	r3, [r7, #28]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3720      	adds	r7, #32
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	20000f14 	.word	0x20000f14
 800a4d0:	20000f28 	.word	0x20000f28

0800a4d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a4d8:	4b03      	ldr	r3, [pc, #12]	; (800a4e8 <vTaskMissedYield+0x14>)
 800a4da:	2201      	movs	r2, #1
 800a4dc:	601a      	str	r2, [r3, #0]
}
 800a4de:	bf00      	nop
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	20000f24 	.word	0x20000f24

0800a4ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4f4:	f000 f852 	bl	800a59c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4f8:	4b06      	ldr	r3, [pc, #24]	; (800a514 <prvIdleTask+0x28>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d9f9      	bls.n	800a4f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a500:	4b05      	ldr	r3, [pc, #20]	; (800a518 <prvIdleTask+0x2c>)
 800a502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a506:	601a      	str	r2, [r3, #0]
 800a508:	f3bf 8f4f 	dsb	sy
 800a50c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a510:	e7f0      	b.n	800a4f4 <prvIdleTask+0x8>
 800a512:	bf00      	nop
 800a514:	20000a40 	.word	0x20000a40
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a522:	2300      	movs	r3, #0
 800a524:	607b      	str	r3, [r7, #4]
 800a526:	e00c      	b.n	800a542 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	4613      	mov	r3, r2
 800a52c:	009b      	lsls	r3, r3, #2
 800a52e:	4413      	add	r3, r2
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	4a12      	ldr	r2, [pc, #72]	; (800a57c <prvInitialiseTaskLists+0x60>)
 800a534:	4413      	add	r3, r2
 800a536:	4618      	mov	r0, r3
 800a538:	f7fe f946 	bl	80087c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3301      	adds	r3, #1
 800a540:	607b      	str	r3, [r7, #4]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2b37      	cmp	r3, #55	; 0x37
 800a546:	d9ef      	bls.n	800a528 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a548:	480d      	ldr	r0, [pc, #52]	; (800a580 <prvInitialiseTaskLists+0x64>)
 800a54a:	f7fe f93d 	bl	80087c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a54e:	480d      	ldr	r0, [pc, #52]	; (800a584 <prvInitialiseTaskLists+0x68>)
 800a550:	f7fe f93a 	bl	80087c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a554:	480c      	ldr	r0, [pc, #48]	; (800a588 <prvInitialiseTaskLists+0x6c>)
 800a556:	f7fe f937 	bl	80087c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a55a:	480c      	ldr	r0, [pc, #48]	; (800a58c <prvInitialiseTaskLists+0x70>)
 800a55c:	f7fe f934 	bl	80087c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a560:	480b      	ldr	r0, [pc, #44]	; (800a590 <prvInitialiseTaskLists+0x74>)
 800a562:	f7fe f931 	bl	80087c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a566:	4b0b      	ldr	r3, [pc, #44]	; (800a594 <prvInitialiseTaskLists+0x78>)
 800a568:	4a05      	ldr	r2, [pc, #20]	; (800a580 <prvInitialiseTaskLists+0x64>)
 800a56a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a56c:	4b0a      	ldr	r3, [pc, #40]	; (800a598 <prvInitialiseTaskLists+0x7c>)
 800a56e:	4a05      	ldr	r2, [pc, #20]	; (800a584 <prvInitialiseTaskLists+0x68>)
 800a570:	601a      	str	r2, [r3, #0]
}
 800a572:	bf00      	nop
 800a574:	3708      	adds	r7, #8
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	20000a40 	.word	0x20000a40
 800a580:	20000ea0 	.word	0x20000ea0
 800a584:	20000eb4 	.word	0x20000eb4
 800a588:	20000ed0 	.word	0x20000ed0
 800a58c:	20000ee4 	.word	0x20000ee4
 800a590:	20000efc 	.word	0x20000efc
 800a594:	20000ec8 	.word	0x20000ec8
 800a598:	20000ecc 	.word	0x20000ecc

0800a59c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5a2:	e019      	b.n	800a5d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a5a4:	f000 fef6 	bl	800b394 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5a8:	4b10      	ldr	r3, [pc, #64]	; (800a5ec <prvCheckTasksWaitingTermination+0x50>)
 800a5aa:	68db      	ldr	r3, [r3, #12]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	3304      	adds	r3, #4
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7fe f991 	bl	80088dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5ba:	4b0d      	ldr	r3, [pc, #52]	; (800a5f0 <prvCheckTasksWaitingTermination+0x54>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	3b01      	subs	r3, #1
 800a5c0:	4a0b      	ldr	r2, [pc, #44]	; (800a5f0 <prvCheckTasksWaitingTermination+0x54>)
 800a5c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5c4:	4b0b      	ldr	r3, [pc, #44]	; (800a5f4 <prvCheckTasksWaitingTermination+0x58>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	4a0a      	ldr	r2, [pc, #40]	; (800a5f4 <prvCheckTasksWaitingTermination+0x58>)
 800a5cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a5ce:	f000 ff11 	bl	800b3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f810 	bl	800a5f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5d8:	4b06      	ldr	r3, [pc, #24]	; (800a5f4 <prvCheckTasksWaitingTermination+0x58>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e1      	bne.n	800a5a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a5e0:	bf00      	nop
 800a5e2:	bf00      	nop
 800a5e4:	3708      	adds	r7, #8
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	20000ee4 	.word	0x20000ee4
 800a5f0:	20000f10 	.word	0x20000f10
 800a5f4:	20000ef8 	.word	0x20000ef8

0800a5f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	3354      	adds	r3, #84	; 0x54
 800a604:	4618      	mov	r0, r3
 800a606:	f001 fc6d 	bl	800bee4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a610:	2b00      	cmp	r3, #0
 800a612:	d108      	bne.n	800a626 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a618:	4618      	mov	r0, r3
 800a61a:	f001 f8a9 	bl	800b770 <vPortFree>
				vPortFree( pxTCB );
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f001 f8a6 	bl	800b770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a624:	e018      	b.n	800a658 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d103      	bne.n	800a638 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f001 f89d 	bl	800b770 <vPortFree>
	}
 800a636:	e00f      	b.n	800a658 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a63e:	2b02      	cmp	r3, #2
 800a640:	d00a      	beq.n	800a658 <prvDeleteTCB+0x60>
	__asm volatile
 800a642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a646:	f383 8811 	msr	BASEPRI, r3
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	f3bf 8f4f 	dsb	sy
 800a652:	60fb      	str	r3, [r7, #12]
}
 800a654:	bf00      	nop
 800a656:	e7fe      	b.n	800a656 <prvDeleteTCB+0x5e>
	}
 800a658:	bf00      	nop
 800a65a:	3710      	adds	r7, #16
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a666:	4b0c      	ldr	r3, [pc, #48]	; (800a698 <prvResetNextTaskUnblockTime+0x38>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d104      	bne.n	800a67a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a670:	4b0a      	ldr	r3, [pc, #40]	; (800a69c <prvResetNextTaskUnblockTime+0x3c>)
 800a672:	f04f 32ff 	mov.w	r2, #4294967295
 800a676:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a678:	e008      	b.n	800a68c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a67a:	4b07      	ldr	r3, [pc, #28]	; (800a698 <prvResetNextTaskUnblockTime+0x38>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	4a04      	ldr	r2, [pc, #16]	; (800a69c <prvResetNextTaskUnblockTime+0x3c>)
 800a68a:	6013      	str	r3, [r2, #0]
}
 800a68c:	bf00      	nop
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr
 800a698:	20000ec8 	.word	0x20000ec8
 800a69c:	20000f30 	.word	0x20000f30

0800a6a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a6a6:	4b0b      	ldr	r3, [pc, #44]	; (800a6d4 <xTaskGetSchedulerState+0x34>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d102      	bne.n	800a6b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	607b      	str	r3, [r7, #4]
 800a6b2:	e008      	b.n	800a6c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6b4:	4b08      	ldr	r3, [pc, #32]	; (800a6d8 <xTaskGetSchedulerState+0x38>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d102      	bne.n	800a6c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a6bc:	2302      	movs	r3, #2
 800a6be:	607b      	str	r3, [r7, #4]
 800a6c0:	e001      	b.n	800a6c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a6c6:	687b      	ldr	r3, [r7, #4]
	}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	370c      	adds	r7, #12
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr
 800a6d4:	20000f1c 	.word	0x20000f1c
 800a6d8:	20000f38 	.word	0x20000f38

0800a6dc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d051      	beq.n	800a796 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6f6:	4b2a      	ldr	r3, [pc, #168]	; (800a7a0 <xTaskPriorityInherit+0xc4>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d241      	bcs.n	800a784 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	699b      	ldr	r3, [r3, #24]
 800a704:	2b00      	cmp	r3, #0
 800a706:	db06      	blt.n	800a716 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a708:	4b25      	ldr	r3, [pc, #148]	; (800a7a0 <xTaskPriorityInherit+0xc4>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	6959      	ldr	r1, [r3, #20]
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4a1f      	ldr	r2, [pc, #124]	; (800a7a4 <xTaskPriorityInherit+0xc8>)
 800a728:	4413      	add	r3, r2
 800a72a:	4299      	cmp	r1, r3
 800a72c:	d122      	bne.n	800a774 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	3304      	adds	r3, #4
 800a732:	4618      	mov	r0, r3
 800a734:	f7fe f8d2 	bl	80088dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a738:	4b19      	ldr	r3, [pc, #100]	; (800a7a0 <xTaskPriorityInherit+0xc4>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a746:	4b18      	ldr	r3, [pc, #96]	; (800a7a8 <xTaskPriorityInherit+0xcc>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d903      	bls.n	800a756 <xTaskPriorityInherit+0x7a>
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a752:	4a15      	ldr	r2, [pc, #84]	; (800a7a8 <xTaskPriorityInherit+0xcc>)
 800a754:	6013      	str	r3, [r2, #0]
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a75a:	4613      	mov	r3, r2
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	4413      	add	r3, r2
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	4a10      	ldr	r2, [pc, #64]	; (800a7a4 <xTaskPriorityInherit+0xc8>)
 800a764:	441a      	add	r2, r3
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	3304      	adds	r3, #4
 800a76a:	4619      	mov	r1, r3
 800a76c:	4610      	mov	r0, r2
 800a76e:	f7fe f858 	bl	8008822 <vListInsertEnd>
 800a772:	e004      	b.n	800a77e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a774:	4b0a      	ldr	r3, [pc, #40]	; (800a7a0 <xTaskPriorityInherit+0xc4>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a77e:	2301      	movs	r3, #1
 800a780:	60fb      	str	r3, [r7, #12]
 800a782:	e008      	b.n	800a796 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a788:	4b05      	ldr	r3, [pc, #20]	; (800a7a0 <xTaskPriorityInherit+0xc4>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a78e:	429a      	cmp	r2, r3
 800a790:	d201      	bcs.n	800a796 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a792:	2301      	movs	r3, #1
 800a794:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a796:	68fb      	ldr	r3, [r7, #12]
	}
 800a798:	4618      	mov	r0, r3
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}
 800a7a0:	20000a3c 	.word	0x20000a3c
 800a7a4:	20000a40 	.word	0x20000a40
 800a7a8:	20000f18 	.word	0x20000f18

0800a7ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d056      	beq.n	800a870 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a7c2:	4b2e      	ldr	r3, [pc, #184]	; (800a87c <xTaskPriorityDisinherit+0xd0>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d00a      	beq.n	800a7e2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d0:	f383 8811 	msr	BASEPRI, r3
 800a7d4:	f3bf 8f6f 	isb	sy
 800a7d8:	f3bf 8f4f 	dsb	sy
 800a7dc:	60fb      	str	r3, [r7, #12]
}
 800a7de:	bf00      	nop
 800a7e0:	e7fe      	b.n	800a7e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d10a      	bne.n	800a800 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	60bb      	str	r3, [r7, #8]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a804:	1e5a      	subs	r2, r3, #1
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a812:	429a      	cmp	r2, r3
 800a814:	d02c      	beq.n	800a870 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d128      	bne.n	800a870 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	3304      	adds	r3, #4
 800a822:	4618      	mov	r0, r3
 800a824:	f7fe f85a 	bl	80088dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a834:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a840:	4b0f      	ldr	r3, [pc, #60]	; (800a880 <xTaskPriorityDisinherit+0xd4>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	429a      	cmp	r2, r3
 800a846:	d903      	bls.n	800a850 <xTaskPriorityDisinherit+0xa4>
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a84c:	4a0c      	ldr	r2, [pc, #48]	; (800a880 <xTaskPriorityDisinherit+0xd4>)
 800a84e:	6013      	str	r3, [r2, #0]
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a854:	4613      	mov	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4413      	add	r3, r2
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4a09      	ldr	r2, [pc, #36]	; (800a884 <xTaskPriorityDisinherit+0xd8>)
 800a85e:	441a      	add	r2, r3
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	3304      	adds	r3, #4
 800a864:	4619      	mov	r1, r3
 800a866:	4610      	mov	r0, r2
 800a868:	f7fd ffdb 	bl	8008822 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a86c:	2301      	movs	r3, #1
 800a86e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a870:	697b      	ldr	r3, [r7, #20]
	}
 800a872:	4618      	mov	r0, r3
 800a874:	3718      	adds	r7, #24
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	20000a3c 	.word	0x20000a3c
 800a880:	20000f18 	.word	0x20000f18
 800a884:	20000a40 	.word	0x20000a40

0800a888 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b088      	sub	sp, #32
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a896:	2301      	movs	r3, #1
 800a898:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d06a      	beq.n	800a976 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10a      	bne.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ac:	f383 8811 	msr	BASEPRI, r3
 800a8b0:	f3bf 8f6f 	isb	sy
 800a8b4:	f3bf 8f4f 	dsb	sy
 800a8b8:	60fb      	str	r3, [r7, #12]
}
 800a8ba:	bf00      	nop
 800a8bc:	e7fe      	b.n	800a8bc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8c2:	683a      	ldr	r2, [r7, #0]
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d902      	bls.n	800a8ce <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	61fb      	str	r3, [r7, #28]
 800a8cc:	e002      	b.n	800a8d4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8d2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8d8:	69fa      	ldr	r2, [r7, #28]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d04b      	beq.n	800a976 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a8de:	69bb      	ldr	r3, [r7, #24]
 800a8e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8e2:	697a      	ldr	r2, [r7, #20]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d146      	bne.n	800a976 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a8e8:	4b25      	ldr	r3, [pc, #148]	; (800a980 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	69ba      	ldr	r2, [r7, #24]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d10a      	bne.n	800a908 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a8f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f6:	f383 8811 	msr	BASEPRI, r3
 800a8fa:	f3bf 8f6f 	isb	sy
 800a8fe:	f3bf 8f4f 	dsb	sy
 800a902:	60bb      	str	r3, [r7, #8]
}
 800a904:	bf00      	nop
 800a906:	e7fe      	b.n	800a906 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a908:	69bb      	ldr	r3, [r7, #24]
 800a90a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	69fa      	ldr	r2, [r7, #28]
 800a912:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	699b      	ldr	r3, [r3, #24]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	db04      	blt.n	800a926 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	6959      	ldr	r1, [r3, #20]
 800a92a:	693a      	ldr	r2, [r7, #16]
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4a13      	ldr	r2, [pc, #76]	; (800a984 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a936:	4413      	add	r3, r2
 800a938:	4299      	cmp	r1, r3
 800a93a:	d11c      	bne.n	800a976 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	3304      	adds	r3, #4
 800a940:	4618      	mov	r0, r3
 800a942:	f7fd ffcb 	bl	80088dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a94a:	4b0f      	ldr	r3, [pc, #60]	; (800a988 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d903      	bls.n	800a95a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a956:	4a0c      	ldr	r2, [pc, #48]	; (800a988 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a958:	6013      	str	r3, [r2, #0]
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a95e:	4613      	mov	r3, r2
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	4413      	add	r3, r2
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	4a07      	ldr	r2, [pc, #28]	; (800a984 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a968:	441a      	add	r2, r3
 800a96a:	69bb      	ldr	r3, [r7, #24]
 800a96c:	3304      	adds	r3, #4
 800a96e:	4619      	mov	r1, r3
 800a970:	4610      	mov	r0, r2
 800a972:	f7fd ff56 	bl	8008822 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a976:	bf00      	nop
 800a978:	3720      	adds	r7, #32
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	20000a3c 	.word	0x20000a3c
 800a984:	20000a40 	.word	0x20000a40
 800a988:	20000f18 	.word	0x20000f18

0800a98c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a98c:	b480      	push	{r7}
 800a98e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a990:	4b07      	ldr	r3, [pc, #28]	; (800a9b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d004      	beq.n	800a9a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a998:	4b05      	ldr	r3, [pc, #20]	; (800a9b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a99e:	3201      	adds	r2, #1
 800a9a0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a9a2:	4b03      	ldr	r3, [pc, #12]	; (800a9b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
	}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr
 800a9b0:	20000a3c 	.word	0x20000a3c

0800a9b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a9be:	4b21      	ldr	r3, [pc, #132]	; (800aa44 <prvAddCurrentTaskToDelayedList+0x90>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9c4:	4b20      	ldr	r3, [pc, #128]	; (800aa48 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	3304      	adds	r3, #4
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7fd ff86 	bl	80088dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d6:	d10a      	bne.n	800a9ee <prvAddCurrentTaskToDelayedList+0x3a>
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d007      	beq.n	800a9ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9de:	4b1a      	ldr	r3, [pc, #104]	; (800aa48 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	3304      	adds	r3, #4
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	4819      	ldr	r0, [pc, #100]	; (800aa4c <prvAddCurrentTaskToDelayedList+0x98>)
 800a9e8:	f7fd ff1b 	bl	8008822 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a9ec:	e026      	b.n	800aa3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a9ee:	68fa      	ldr	r2, [r7, #12]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	4413      	add	r3, r2
 800a9f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a9f6:	4b14      	ldr	r3, [pc, #80]	; (800aa48 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	68ba      	ldr	r2, [r7, #8]
 800a9fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a9fe:	68ba      	ldr	r2, [r7, #8]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d209      	bcs.n	800aa1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa06:	4b12      	ldr	r3, [pc, #72]	; (800aa50 <prvAddCurrentTaskToDelayedList+0x9c>)
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	4b0f      	ldr	r3, [pc, #60]	; (800aa48 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	4619      	mov	r1, r3
 800aa12:	4610      	mov	r0, r2
 800aa14:	f7fd ff29 	bl	800886a <vListInsert>
}
 800aa18:	e010      	b.n	800aa3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa1a:	4b0e      	ldr	r3, [pc, #56]	; (800aa54 <prvAddCurrentTaskToDelayedList+0xa0>)
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	4b0a      	ldr	r3, [pc, #40]	; (800aa48 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	3304      	adds	r3, #4
 800aa24:	4619      	mov	r1, r3
 800aa26:	4610      	mov	r0, r2
 800aa28:	f7fd ff1f 	bl	800886a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aa2c:	4b0a      	ldr	r3, [pc, #40]	; (800aa58 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d202      	bcs.n	800aa3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aa36:	4a08      	ldr	r2, [pc, #32]	; (800aa58 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	6013      	str	r3, [r2, #0]
}
 800aa3c:	bf00      	nop
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	20000f14 	.word	0x20000f14
 800aa48:	20000a3c 	.word	0x20000a3c
 800aa4c:	20000efc 	.word	0x20000efc
 800aa50:	20000ecc 	.word	0x20000ecc
 800aa54:	20000ec8 	.word	0x20000ec8
 800aa58:	20000f30 	.word	0x20000f30

0800aa5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b08a      	sub	sp, #40	; 0x28
 800aa60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aa62:	2300      	movs	r3, #0
 800aa64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aa66:	f000 fb07 	bl	800b078 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aa6a:	4b1c      	ldr	r3, [pc, #112]	; (800aadc <xTimerCreateTimerTask+0x80>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d021      	beq.n	800aab6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aa72:	2300      	movs	r3, #0
 800aa74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aa76:	2300      	movs	r3, #0
 800aa78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aa7a:	1d3a      	adds	r2, r7, #4
 800aa7c:	f107 0108 	add.w	r1, r7, #8
 800aa80:	f107 030c 	add.w	r3, r7, #12
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7fd fd09 	bl	800849c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aa8a:	6879      	ldr	r1, [r7, #4]
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	9202      	str	r2, [sp, #8]
 800aa92:	9301      	str	r3, [sp, #4]
 800aa94:	2302      	movs	r3, #2
 800aa96:	9300      	str	r3, [sp, #0]
 800aa98:	2300      	movs	r3, #0
 800aa9a:	460a      	mov	r2, r1
 800aa9c:	4910      	ldr	r1, [pc, #64]	; (800aae0 <xTimerCreateTimerTask+0x84>)
 800aa9e:	4811      	ldr	r0, [pc, #68]	; (800aae4 <xTimerCreateTimerTask+0x88>)
 800aaa0:	f7fe ff54 	bl	800994c <xTaskCreateStatic>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	4a10      	ldr	r2, [pc, #64]	; (800aae8 <xTimerCreateTimerTask+0x8c>)
 800aaa8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aaaa:	4b0f      	ldr	r3, [pc, #60]	; (800aae8 <xTimerCreateTimerTask+0x8c>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d001      	beq.n	800aab6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aab2:	2301      	movs	r3, #1
 800aab4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d10a      	bne.n	800aad2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800aabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac0:	f383 8811 	msr	BASEPRI, r3
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	613b      	str	r3, [r7, #16]
}
 800aace:	bf00      	nop
 800aad0:	e7fe      	b.n	800aad0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aad2:	697b      	ldr	r3, [r7, #20]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3718      	adds	r7, #24
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	20000f6c 	.word	0x20000f6c
 800aae0:	0800ce78 	.word	0x0800ce78
 800aae4:	0800ac21 	.word	0x0800ac21
 800aae8:	20000f70 	.word	0x20000f70

0800aaec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b08a      	sub	sp, #40	; 0x28
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	60f8      	str	r0, [r7, #12]
 800aaf4:	60b9      	str	r1, [r7, #8]
 800aaf6:	607a      	str	r2, [r7, #4]
 800aaf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aafa:	2300      	movs	r3, #0
 800aafc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d10a      	bne.n	800ab1a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	623b      	str	r3, [r7, #32]
}
 800ab16:	bf00      	nop
 800ab18:	e7fe      	b.n	800ab18 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ab1a:	4b1a      	ldr	r3, [pc, #104]	; (800ab84 <xTimerGenericCommand+0x98>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d02a      	beq.n	800ab78 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	2b05      	cmp	r3, #5
 800ab32:	dc18      	bgt.n	800ab66 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ab34:	f7ff fdb4 	bl	800a6a0 <xTaskGetSchedulerState>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	d109      	bne.n	800ab52 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ab3e:	4b11      	ldr	r3, [pc, #68]	; (800ab84 <xTimerGenericCommand+0x98>)
 800ab40:	6818      	ldr	r0, [r3, #0]
 800ab42:	f107 0110 	add.w	r1, r7, #16
 800ab46:	2300      	movs	r3, #0
 800ab48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab4a:	f7fe f899 	bl	8008c80 <xQueueGenericSend>
 800ab4e:	6278      	str	r0, [r7, #36]	; 0x24
 800ab50:	e012      	b.n	800ab78 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ab52:	4b0c      	ldr	r3, [pc, #48]	; (800ab84 <xTimerGenericCommand+0x98>)
 800ab54:	6818      	ldr	r0, [r3, #0]
 800ab56:	f107 0110 	add.w	r1, r7, #16
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	f7fe f88f 	bl	8008c80 <xQueueGenericSend>
 800ab62:	6278      	str	r0, [r7, #36]	; 0x24
 800ab64:	e008      	b.n	800ab78 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ab66:	4b07      	ldr	r3, [pc, #28]	; (800ab84 <xTimerGenericCommand+0x98>)
 800ab68:	6818      	ldr	r0, [r3, #0]
 800ab6a:	f107 0110 	add.w	r1, r7, #16
 800ab6e:	2300      	movs	r3, #0
 800ab70:	683a      	ldr	r2, [r7, #0]
 800ab72:	f7fe f983 	bl	8008e7c <xQueueGenericSendFromISR>
 800ab76:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ab78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3728      	adds	r7, #40	; 0x28
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
 800ab82:	bf00      	nop
 800ab84:	20000f6c 	.word	0x20000f6c

0800ab88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b088      	sub	sp, #32
 800ab8c:	af02      	add	r7, sp, #8
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab92:	4b22      	ldr	r3, [pc, #136]	; (800ac1c <prvProcessExpiredTimer+0x94>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	68db      	ldr	r3, [r3, #12]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	3304      	adds	r3, #4
 800aba0:	4618      	mov	r0, r3
 800aba2:	f7fd fe9b 	bl	80088dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800abac:	f003 0304 	and.w	r3, r3, #4
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d022      	beq.n	800abfa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	699a      	ldr	r2, [r3, #24]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	18d1      	adds	r1, r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	683a      	ldr	r2, [r7, #0]
 800abc0:	6978      	ldr	r0, [r7, #20]
 800abc2:	f000 f8d1 	bl	800ad68 <prvInsertTimerInActiveList>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d01f      	beq.n	800ac0c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800abcc:	2300      	movs	r3, #0
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	2300      	movs	r3, #0
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	2100      	movs	r1, #0
 800abd6:	6978      	ldr	r0, [r7, #20]
 800abd8:	f7ff ff88 	bl	800aaec <xTimerGenericCommand>
 800abdc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d113      	bne.n	800ac0c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800abe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe8:	f383 8811 	msr	BASEPRI, r3
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f3bf 8f4f 	dsb	sy
 800abf4:	60fb      	str	r3, [r7, #12]
}
 800abf6:	bf00      	nop
 800abf8:	e7fe      	b.n	800abf8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac00:	f023 0301 	bic.w	r3, r3, #1
 800ac04:	b2da      	uxtb	r2, r3
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	6a1b      	ldr	r3, [r3, #32]
 800ac10:	6978      	ldr	r0, [r7, #20]
 800ac12:	4798      	blx	r3
}
 800ac14:	bf00      	nop
 800ac16:	3718      	adds	r7, #24
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	20000f64 	.word	0x20000f64

0800ac20 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b084      	sub	sp, #16
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac28:	f107 0308 	add.w	r3, r7, #8
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f000 f857 	bl	800ace0 <prvGetNextExpireTime>
 800ac32:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	4619      	mov	r1, r3
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f000 f803 	bl	800ac44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ac3e:	f000 f8d5 	bl	800adec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac42:	e7f1      	b.n	800ac28 <prvTimerTask+0x8>

0800ac44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b084      	sub	sp, #16
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ac4e:	f7ff f8d9 	bl	8009e04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac52:	f107 0308 	add.w	r3, r7, #8
 800ac56:	4618      	mov	r0, r3
 800ac58:	f000 f866 	bl	800ad28 <prvSampleTimeNow>
 800ac5c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d130      	bne.n	800acc6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10a      	bne.n	800ac80 <prvProcessTimerOrBlockTask+0x3c>
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d806      	bhi.n	800ac80 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ac72:	f7ff f8d5 	bl	8009e20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac76:	68f9      	ldr	r1, [r7, #12]
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7ff ff85 	bl	800ab88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ac7e:	e024      	b.n	800acca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d008      	beq.n	800ac98 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ac86:	4b13      	ldr	r3, [pc, #76]	; (800acd4 <prvProcessTimerOrBlockTask+0x90>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d101      	bne.n	800ac94 <prvProcessTimerOrBlockTask+0x50>
 800ac90:	2301      	movs	r3, #1
 800ac92:	e000      	b.n	800ac96 <prvProcessTimerOrBlockTask+0x52>
 800ac94:	2300      	movs	r3, #0
 800ac96:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac98:	4b0f      	ldr	r3, [pc, #60]	; (800acd8 <prvProcessTimerOrBlockTask+0x94>)
 800ac9a:	6818      	ldr	r0, [r3, #0]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	1ad3      	subs	r3, r2, r3
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	4619      	mov	r1, r3
 800aca6:	f7fe fe1d 	bl	80098e4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800acaa:	f7ff f8b9 	bl	8009e20 <xTaskResumeAll>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d10a      	bne.n	800acca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800acb4:	4b09      	ldr	r3, [pc, #36]	; (800acdc <prvProcessTimerOrBlockTask+0x98>)
 800acb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acba:	601a      	str	r2, [r3, #0]
 800acbc:	f3bf 8f4f 	dsb	sy
 800acc0:	f3bf 8f6f 	isb	sy
}
 800acc4:	e001      	b.n	800acca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800acc6:	f7ff f8ab 	bl	8009e20 <xTaskResumeAll>
}
 800acca:	bf00      	nop
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	20000f68 	.word	0x20000f68
 800acd8:	20000f6c 	.word	0x20000f6c
 800acdc:	e000ed04 	.word	0xe000ed04

0800ace0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ace8:	4b0e      	ldr	r3, [pc, #56]	; (800ad24 <prvGetNextExpireTime+0x44>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d101      	bne.n	800acf6 <prvGetNextExpireTime+0x16>
 800acf2:	2201      	movs	r2, #1
 800acf4:	e000      	b.n	800acf8 <prvGetNextExpireTime+0x18>
 800acf6:	2200      	movs	r2, #0
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d105      	bne.n	800ad10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad04:	4b07      	ldr	r3, [pc, #28]	; (800ad24 <prvGetNextExpireTime+0x44>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	60fb      	str	r3, [r7, #12]
 800ad0e:	e001      	b.n	800ad14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ad10:	2300      	movs	r3, #0
 800ad12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ad14:	68fb      	ldr	r3, [r7, #12]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3714      	adds	r7, #20
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr
 800ad22:	bf00      	nop
 800ad24:	20000f64 	.word	0x20000f64

0800ad28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ad30:	f7ff f914 	bl	8009f5c <xTaskGetTickCount>
 800ad34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ad36:	4b0b      	ldr	r3, [pc, #44]	; (800ad64 <prvSampleTimeNow+0x3c>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	68fa      	ldr	r2, [r7, #12]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d205      	bcs.n	800ad4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ad40:	f000 f936 	bl	800afb0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	601a      	str	r2, [r3, #0]
 800ad4a:	e002      	b.n	800ad52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ad52:	4a04      	ldr	r2, [pc, #16]	; (800ad64 <prvSampleTimeNow+0x3c>)
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ad58:	68fb      	ldr	r3, [r7, #12]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3710      	adds	r7, #16
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	20000f74 	.word	0x20000f74

0800ad68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b086      	sub	sp, #24
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	607a      	str	r2, [r7, #4]
 800ad74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ad76:	2300      	movs	r3, #0
 800ad78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	68ba      	ldr	r2, [r7, #8]
 800ad7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ad86:	68ba      	ldr	r2, [r7, #8]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d812      	bhi.n	800adb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	1ad2      	subs	r2, r2, r3
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	699b      	ldr	r3, [r3, #24]
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d302      	bcc.n	800ada2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	617b      	str	r3, [r7, #20]
 800ada0:	e01b      	b.n	800adda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ada2:	4b10      	ldr	r3, [pc, #64]	; (800ade4 <prvInsertTimerInActiveList+0x7c>)
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	3304      	adds	r3, #4
 800adaa:	4619      	mov	r1, r3
 800adac:	4610      	mov	r0, r2
 800adae:	f7fd fd5c 	bl	800886a <vListInsert>
 800adb2:	e012      	b.n	800adda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	429a      	cmp	r2, r3
 800adba:	d206      	bcs.n	800adca <prvInsertTimerInActiveList+0x62>
 800adbc:	68ba      	ldr	r2, [r7, #8]
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d302      	bcc.n	800adca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800adc4:	2301      	movs	r3, #1
 800adc6:	617b      	str	r3, [r7, #20]
 800adc8:	e007      	b.n	800adda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800adca:	4b07      	ldr	r3, [pc, #28]	; (800ade8 <prvInsertTimerInActiveList+0x80>)
 800adcc:	681a      	ldr	r2, [r3, #0]
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	3304      	adds	r3, #4
 800add2:	4619      	mov	r1, r3
 800add4:	4610      	mov	r0, r2
 800add6:	f7fd fd48 	bl	800886a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800adda:	697b      	ldr	r3, [r7, #20]
}
 800addc:	4618      	mov	r0, r3
 800adde:	3718      	adds	r7, #24
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	20000f68 	.word	0x20000f68
 800ade8:	20000f64 	.word	0x20000f64

0800adec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b08e      	sub	sp, #56	; 0x38
 800adf0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adf2:	e0ca      	b.n	800af8a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	da18      	bge.n	800ae2c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800adfa:	1d3b      	adds	r3, r7, #4
 800adfc:	3304      	adds	r3, #4
 800adfe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ae00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10a      	bne.n	800ae1c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ae06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae0a:	f383 8811 	msr	BASEPRI, r3
 800ae0e:	f3bf 8f6f 	isb	sy
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	61fb      	str	r3, [r7, #28]
}
 800ae18:	bf00      	nop
 800ae1a:	e7fe      	b.n	800ae1a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ae1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae22:	6850      	ldr	r0, [r2, #4]
 800ae24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae26:	6892      	ldr	r2, [r2, #8]
 800ae28:	4611      	mov	r1, r2
 800ae2a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	f2c0 80ab 	blt.w	800af8a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ae38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae3a:	695b      	ldr	r3, [r3, #20]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d004      	beq.n	800ae4a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae42:	3304      	adds	r3, #4
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7fd fd49 	bl	80088dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae4a:	463b      	mov	r3, r7
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7ff ff6b 	bl	800ad28 <prvSampleTimeNow>
 800ae52:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b09      	cmp	r3, #9
 800ae58:	f200 8096 	bhi.w	800af88 <prvProcessReceivedCommands+0x19c>
 800ae5c:	a201      	add	r2, pc, #4	; (adr r2, 800ae64 <prvProcessReceivedCommands+0x78>)
 800ae5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae62:	bf00      	nop
 800ae64:	0800ae8d 	.word	0x0800ae8d
 800ae68:	0800ae8d 	.word	0x0800ae8d
 800ae6c:	0800ae8d 	.word	0x0800ae8d
 800ae70:	0800af01 	.word	0x0800af01
 800ae74:	0800af15 	.word	0x0800af15
 800ae78:	0800af5f 	.word	0x0800af5f
 800ae7c:	0800ae8d 	.word	0x0800ae8d
 800ae80:	0800ae8d 	.word	0x0800ae8d
 800ae84:	0800af01 	.word	0x0800af01
 800ae88:	0800af15 	.word	0x0800af15
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae92:	f043 0301 	orr.w	r3, r3, #1
 800ae96:	b2da      	uxtb	r2, r3
 800ae98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea2:	699b      	ldr	r3, [r3, #24]
 800aea4:	18d1      	adds	r1, r2, r3
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aeac:	f7ff ff5c 	bl	800ad68 <prvInsertTimerInActiveList>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d069      	beq.n	800af8a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aeb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb8:	6a1b      	ldr	r3, [r3, #32]
 800aeba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aebc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aec4:	f003 0304 	and.w	r3, r3, #4
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d05e      	beq.n	800af8a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed0:	699b      	ldr	r3, [r3, #24]
 800aed2:	441a      	add	r2, r3
 800aed4:	2300      	movs	r3, #0
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	2300      	movs	r3, #0
 800aeda:	2100      	movs	r1, #0
 800aedc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aede:	f7ff fe05 	bl	800aaec <xTimerGenericCommand>
 800aee2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aee4:	6a3b      	ldr	r3, [r7, #32]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d14f      	bne.n	800af8a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800aeea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeee:	f383 8811 	msr	BASEPRI, r3
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	f3bf 8f4f 	dsb	sy
 800aefa:	61bb      	str	r3, [r7, #24]
}
 800aefc:	bf00      	nop
 800aefe:	e7fe      	b.n	800aefe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af06:	f023 0301 	bic.w	r3, r3, #1
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800af12:	e03a      	b.n	800af8a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af1a:	f043 0301 	orr.w	r3, r3, #1
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800af26:	68ba      	ldr	r2, [r7, #8]
 800af28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af2a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800af2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af2e:	699b      	ldr	r3, [r3, #24]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d10a      	bne.n	800af4a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800af34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af38:	f383 8811 	msr	BASEPRI, r3
 800af3c:	f3bf 8f6f 	isb	sy
 800af40:	f3bf 8f4f 	dsb	sy
 800af44:	617b      	str	r3, [r7, #20]
}
 800af46:	bf00      	nop
 800af48:	e7fe      	b.n	800af48 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800af4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af4c:	699a      	ldr	r2, [r3, #24]
 800af4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af50:	18d1      	adds	r1, r2, r3
 800af52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af58:	f7ff ff06 	bl	800ad68 <prvInsertTimerInActiveList>
					break;
 800af5c:	e015      	b.n	800af8a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af64:	f003 0302 	and.w	r3, r3, #2
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d103      	bne.n	800af74 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800af6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af6e:	f000 fbff 	bl	800b770 <vPortFree>
 800af72:	e00a      	b.n	800af8a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af7a:	f023 0301 	bic.w	r3, r3, #1
 800af7e:	b2da      	uxtb	r2, r3
 800af80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800af86:	e000      	b.n	800af8a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800af88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af8a:	4b08      	ldr	r3, [pc, #32]	; (800afac <prvProcessReceivedCommands+0x1c0>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	1d39      	adds	r1, r7, #4
 800af90:	2200      	movs	r2, #0
 800af92:	4618      	mov	r0, r3
 800af94:	f7fe f89a 	bl	80090cc <xQueueReceive>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	f47f af2a 	bne.w	800adf4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800afa0:	bf00      	nop
 800afa2:	bf00      	nop
 800afa4:	3730      	adds	r7, #48	; 0x30
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	20000f6c 	.word	0x20000f6c

0800afb0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b088      	sub	sp, #32
 800afb4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800afb6:	e048      	b.n	800b04a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800afb8:	4b2d      	ldr	r3, [pc, #180]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	68db      	ldr	r3, [r3, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afc2:	4b2b      	ldr	r3, [pc, #172]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	68db      	ldr	r3, [r3, #12]
 800afca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	3304      	adds	r3, #4
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7fd fc83 	bl	80088dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6a1b      	ldr	r3, [r3, #32]
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afe4:	f003 0304 	and.w	r3, r3, #4
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d02e      	beq.n	800b04a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	699b      	ldr	r3, [r3, #24]
 800aff0:	693a      	ldr	r2, [r7, #16]
 800aff2:	4413      	add	r3, r2
 800aff4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aff6:	68ba      	ldr	r2, [r7, #8]
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	429a      	cmp	r2, r3
 800affc:	d90e      	bls.n	800b01c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	68ba      	ldr	r2, [r7, #8]
 800b002:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b00a:	4b19      	ldr	r3, [pc, #100]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800b00c:	681a      	ldr	r2, [r3, #0]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	3304      	adds	r3, #4
 800b012:	4619      	mov	r1, r3
 800b014:	4610      	mov	r0, r2
 800b016:	f7fd fc28 	bl	800886a <vListInsert>
 800b01a:	e016      	b.n	800b04a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b01c:	2300      	movs	r3, #0
 800b01e:	9300      	str	r3, [sp, #0]
 800b020:	2300      	movs	r3, #0
 800b022:	693a      	ldr	r2, [r7, #16]
 800b024:	2100      	movs	r1, #0
 800b026:	68f8      	ldr	r0, [r7, #12]
 800b028:	f7ff fd60 	bl	800aaec <xTimerGenericCommand>
 800b02c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10a      	bne.n	800b04a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b038:	f383 8811 	msr	BASEPRI, r3
 800b03c:	f3bf 8f6f 	isb	sy
 800b040:	f3bf 8f4f 	dsb	sy
 800b044:	603b      	str	r3, [r7, #0]
}
 800b046:	bf00      	nop
 800b048:	e7fe      	b.n	800b048 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b04a:	4b09      	ldr	r3, [pc, #36]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d1b1      	bne.n	800afb8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b054:	4b06      	ldr	r3, [pc, #24]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b05a:	4b06      	ldr	r3, [pc, #24]	; (800b074 <prvSwitchTimerLists+0xc4>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a04      	ldr	r2, [pc, #16]	; (800b070 <prvSwitchTimerLists+0xc0>)
 800b060:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b062:	4a04      	ldr	r2, [pc, #16]	; (800b074 <prvSwitchTimerLists+0xc4>)
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	6013      	str	r3, [r2, #0]
}
 800b068:	bf00      	nop
 800b06a:	3718      	adds	r7, #24
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}
 800b070:	20000f64 	.word	0x20000f64
 800b074:	20000f68 	.word	0x20000f68

0800b078 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b07e:	f000 f989 	bl	800b394 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b082:	4b15      	ldr	r3, [pc, #84]	; (800b0d8 <prvCheckForValidListAndQueue+0x60>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d120      	bne.n	800b0cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b08a:	4814      	ldr	r0, [pc, #80]	; (800b0dc <prvCheckForValidListAndQueue+0x64>)
 800b08c:	f7fd fb9c 	bl	80087c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b090:	4813      	ldr	r0, [pc, #76]	; (800b0e0 <prvCheckForValidListAndQueue+0x68>)
 800b092:	f7fd fb99 	bl	80087c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b096:	4b13      	ldr	r3, [pc, #76]	; (800b0e4 <prvCheckForValidListAndQueue+0x6c>)
 800b098:	4a10      	ldr	r2, [pc, #64]	; (800b0dc <prvCheckForValidListAndQueue+0x64>)
 800b09a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b09c:	4b12      	ldr	r3, [pc, #72]	; (800b0e8 <prvCheckForValidListAndQueue+0x70>)
 800b09e:	4a10      	ldr	r2, [pc, #64]	; (800b0e0 <prvCheckForValidListAndQueue+0x68>)
 800b0a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	4b11      	ldr	r3, [pc, #68]	; (800b0ec <prvCheckForValidListAndQueue+0x74>)
 800b0a8:	4a11      	ldr	r2, [pc, #68]	; (800b0f0 <prvCheckForValidListAndQueue+0x78>)
 800b0aa:	2110      	movs	r1, #16
 800b0ac:	200a      	movs	r0, #10
 800b0ae:	f7fd fca7 	bl	8008a00 <xQueueGenericCreateStatic>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	4a08      	ldr	r2, [pc, #32]	; (800b0d8 <prvCheckForValidListAndQueue+0x60>)
 800b0b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b0b8:	4b07      	ldr	r3, [pc, #28]	; (800b0d8 <prvCheckForValidListAndQueue+0x60>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d005      	beq.n	800b0cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b0c0:	4b05      	ldr	r3, [pc, #20]	; (800b0d8 <prvCheckForValidListAndQueue+0x60>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	490b      	ldr	r1, [pc, #44]	; (800b0f4 <prvCheckForValidListAndQueue+0x7c>)
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7fe fbb8 	bl	800983c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b0cc:	f000 f992 	bl	800b3f4 <vPortExitCritical>
}
 800b0d0:	bf00      	nop
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	20000f6c 	.word	0x20000f6c
 800b0dc:	20000f3c 	.word	0x20000f3c
 800b0e0:	20000f50 	.word	0x20000f50
 800b0e4:	20000f64 	.word	0x20000f64
 800b0e8:	20000f68 	.word	0x20000f68
 800b0ec:	20001018 	.word	0x20001018
 800b0f0:	20000f78 	.word	0x20000f78
 800b0f4:	0800ce80 	.word	0x0800ce80

0800b0f8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b08a      	sub	sp, #40	; 0x28
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	607a      	str	r2, [r7, #4]
 800b104:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800b106:	f06f 0301 	mvn.w	r3, #1
 800b10a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b118:	4b06      	ldr	r3, [pc, #24]	; (800b134 <xTimerPendFunctionCallFromISR+0x3c>)
 800b11a:	6818      	ldr	r0, [r3, #0]
 800b11c:	f107 0114 	add.w	r1, r7, #20
 800b120:	2300      	movs	r3, #0
 800b122:	683a      	ldr	r2, [r7, #0]
 800b124:	f7fd feaa 	bl	8008e7c <xQueueGenericSendFromISR>
 800b128:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800b12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3728      	adds	r7, #40	; 0x28
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}
 800b134:	20000f6c 	.word	0x20000f6c

0800b138 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	3b04      	subs	r3, #4
 800b148:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	3b04      	subs	r3, #4
 800b156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	f023 0201 	bic.w	r2, r3, #1
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	3b04      	subs	r3, #4
 800b166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b168:	4a0c      	ldr	r2, [pc, #48]	; (800b19c <pxPortInitialiseStack+0x64>)
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	3b14      	subs	r3, #20
 800b172:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3b04      	subs	r3, #4
 800b17e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f06f 0202 	mvn.w	r2, #2
 800b186:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3b20      	subs	r3, #32
 800b18c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b18e:	68fb      	ldr	r3, [r7, #12]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	0800b1a1 	.word	0x0800b1a1

0800b1a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b085      	sub	sp, #20
 800b1a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b1aa:	4b12      	ldr	r3, [pc, #72]	; (800b1f4 <prvTaskExitError+0x54>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b2:	d00a      	beq.n	800b1ca <prvTaskExitError+0x2a>
	__asm volatile
 800b1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b8:	f383 8811 	msr	BASEPRI, r3
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f3bf 8f4f 	dsb	sy
 800b1c4:	60fb      	str	r3, [r7, #12]
}
 800b1c6:	bf00      	nop
 800b1c8:	e7fe      	b.n	800b1c8 <prvTaskExitError+0x28>
	__asm volatile
 800b1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ce:	f383 8811 	msr	BASEPRI, r3
 800b1d2:	f3bf 8f6f 	isb	sy
 800b1d6:	f3bf 8f4f 	dsb	sy
 800b1da:	60bb      	str	r3, [r7, #8]
}
 800b1dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b1de:	bf00      	nop
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d0fc      	beq.n	800b1e0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1e6:	bf00      	nop
 800b1e8:	bf00      	nop
 800b1ea:	3714      	adds	r7, #20
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f2:	4770      	bx	lr
 800b1f4:	2000000c 	.word	0x2000000c
	...

0800b200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b200:	4b07      	ldr	r3, [pc, #28]	; (800b220 <pxCurrentTCBConst2>)
 800b202:	6819      	ldr	r1, [r3, #0]
 800b204:	6808      	ldr	r0, [r1, #0]
 800b206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b20a:	f380 8809 	msr	PSP, r0
 800b20e:	f3bf 8f6f 	isb	sy
 800b212:	f04f 0000 	mov.w	r0, #0
 800b216:	f380 8811 	msr	BASEPRI, r0
 800b21a:	4770      	bx	lr
 800b21c:	f3af 8000 	nop.w

0800b220 <pxCurrentTCBConst2>:
 800b220:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b224:	bf00      	nop
 800b226:	bf00      	nop

0800b228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b228:	4808      	ldr	r0, [pc, #32]	; (800b24c <prvPortStartFirstTask+0x24>)
 800b22a:	6800      	ldr	r0, [r0, #0]
 800b22c:	6800      	ldr	r0, [r0, #0]
 800b22e:	f380 8808 	msr	MSP, r0
 800b232:	f04f 0000 	mov.w	r0, #0
 800b236:	f380 8814 	msr	CONTROL, r0
 800b23a:	b662      	cpsie	i
 800b23c:	b661      	cpsie	f
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	df00      	svc	0
 800b248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b24a:	bf00      	nop
 800b24c:	e000ed08 	.word	0xe000ed08

0800b250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b086      	sub	sp, #24
 800b254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b256:	4b46      	ldr	r3, [pc, #280]	; (800b370 <xPortStartScheduler+0x120>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a46      	ldr	r2, [pc, #280]	; (800b374 <xPortStartScheduler+0x124>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d10a      	bne.n	800b276 <xPortStartScheduler+0x26>
	__asm volatile
 800b260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b264:	f383 8811 	msr	BASEPRI, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	613b      	str	r3, [r7, #16]
}
 800b272:	bf00      	nop
 800b274:	e7fe      	b.n	800b274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b276:	4b3e      	ldr	r3, [pc, #248]	; (800b370 <xPortStartScheduler+0x120>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4a3f      	ldr	r2, [pc, #252]	; (800b378 <xPortStartScheduler+0x128>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d10a      	bne.n	800b296 <xPortStartScheduler+0x46>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	60fb      	str	r3, [r7, #12]
}
 800b292:	bf00      	nop
 800b294:	e7fe      	b.n	800b294 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b296:	4b39      	ldr	r3, [pc, #228]	; (800b37c <xPortStartScheduler+0x12c>)
 800b298:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	22ff      	movs	r2, #255	; 0xff
 800b2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	b2db      	uxtb	r3, r3
 800b2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b2b0:	78fb      	ldrb	r3, [r7, #3]
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b2b8:	b2da      	uxtb	r2, r3
 800b2ba:	4b31      	ldr	r3, [pc, #196]	; (800b380 <xPortStartScheduler+0x130>)
 800b2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b2be:	4b31      	ldr	r3, [pc, #196]	; (800b384 <xPortStartScheduler+0x134>)
 800b2c0:	2207      	movs	r2, #7
 800b2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2c4:	e009      	b.n	800b2da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b2c6:	4b2f      	ldr	r3, [pc, #188]	; (800b384 <xPortStartScheduler+0x134>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	4a2d      	ldr	r2, [pc, #180]	; (800b384 <xPortStartScheduler+0x134>)
 800b2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b2d0:	78fb      	ldrb	r3, [r7, #3]
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	005b      	lsls	r3, r3, #1
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2da:	78fb      	ldrb	r3, [r7, #3]
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2e2:	2b80      	cmp	r3, #128	; 0x80
 800b2e4:	d0ef      	beq.n	800b2c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b2e6:	4b27      	ldr	r3, [pc, #156]	; (800b384 <xPortStartScheduler+0x134>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f1c3 0307 	rsb	r3, r3, #7
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	d00a      	beq.n	800b308 <xPortStartScheduler+0xb8>
	__asm volatile
 800b2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f6:	f383 8811 	msr	BASEPRI, r3
 800b2fa:	f3bf 8f6f 	isb	sy
 800b2fe:	f3bf 8f4f 	dsb	sy
 800b302:	60bb      	str	r3, [r7, #8]
}
 800b304:	bf00      	nop
 800b306:	e7fe      	b.n	800b306 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b308:	4b1e      	ldr	r3, [pc, #120]	; (800b384 <xPortStartScheduler+0x134>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	021b      	lsls	r3, r3, #8
 800b30e:	4a1d      	ldr	r2, [pc, #116]	; (800b384 <xPortStartScheduler+0x134>)
 800b310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b312:	4b1c      	ldr	r3, [pc, #112]	; (800b384 <xPortStartScheduler+0x134>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b31a:	4a1a      	ldr	r2, [pc, #104]	; (800b384 <xPortStartScheduler+0x134>)
 800b31c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	b2da      	uxtb	r2, r3
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b326:	4b18      	ldr	r3, [pc, #96]	; (800b388 <xPortStartScheduler+0x138>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4a17      	ldr	r2, [pc, #92]	; (800b388 <xPortStartScheduler+0x138>)
 800b32c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b332:	4b15      	ldr	r3, [pc, #84]	; (800b388 <xPortStartScheduler+0x138>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a14      	ldr	r2, [pc, #80]	; (800b388 <xPortStartScheduler+0x138>)
 800b338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b33c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b33e:	f000 f8dd 	bl	800b4fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b342:	4b12      	ldr	r3, [pc, #72]	; (800b38c <xPortStartScheduler+0x13c>)
 800b344:	2200      	movs	r2, #0
 800b346:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b348:	f000 f8fc 	bl	800b544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b34c:	4b10      	ldr	r3, [pc, #64]	; (800b390 <xPortStartScheduler+0x140>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a0f      	ldr	r2, [pc, #60]	; (800b390 <xPortStartScheduler+0x140>)
 800b352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b356:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b358:	f7ff ff66 	bl	800b228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b35c:	f7fe fec8 	bl	800a0f0 <vTaskSwitchContext>
	prvTaskExitError();
 800b360:	f7ff ff1e 	bl	800b1a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3718      	adds	r7, #24
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	e000ed00 	.word	0xe000ed00
 800b374:	410fc271 	.word	0x410fc271
 800b378:	410fc270 	.word	0x410fc270
 800b37c:	e000e400 	.word	0xe000e400
 800b380:	20001068 	.word	0x20001068
 800b384:	2000106c 	.word	0x2000106c
 800b388:	e000ed20 	.word	0xe000ed20
 800b38c:	2000000c 	.word	0x2000000c
 800b390:	e000ef34 	.word	0xe000ef34

0800b394 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b394:	b480      	push	{r7}
 800b396:	b083      	sub	sp, #12
 800b398:	af00      	add	r7, sp, #0
	__asm volatile
 800b39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b39e:	f383 8811 	msr	BASEPRI, r3
 800b3a2:	f3bf 8f6f 	isb	sy
 800b3a6:	f3bf 8f4f 	dsb	sy
 800b3aa:	607b      	str	r3, [r7, #4]
}
 800b3ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b3ae:	4b0f      	ldr	r3, [pc, #60]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	4a0d      	ldr	r2, [pc, #52]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b3b8:	4b0c      	ldr	r3, [pc, #48]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d10f      	bne.n	800b3e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b3c0:	4b0b      	ldr	r3, [pc, #44]	; (800b3f0 <vPortEnterCritical+0x5c>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ce:	f383 8811 	msr	BASEPRI, r3
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	f3bf 8f4f 	dsb	sy
 800b3da:	603b      	str	r3, [r7, #0]
}
 800b3dc:	bf00      	nop
 800b3de:	e7fe      	b.n	800b3de <vPortEnterCritical+0x4a>
	}
}
 800b3e0:	bf00      	nop
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	2000000c 	.word	0x2000000c
 800b3f0:	e000ed04 	.word	0xe000ed04

0800b3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b3fa:	4b12      	ldr	r3, [pc, #72]	; (800b444 <vPortExitCritical+0x50>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d10a      	bne.n	800b418 <vPortExitCritical+0x24>
	__asm volatile
 800b402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b406:	f383 8811 	msr	BASEPRI, r3
 800b40a:	f3bf 8f6f 	isb	sy
 800b40e:	f3bf 8f4f 	dsb	sy
 800b412:	607b      	str	r3, [r7, #4]
}
 800b414:	bf00      	nop
 800b416:	e7fe      	b.n	800b416 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b418:	4b0a      	ldr	r3, [pc, #40]	; (800b444 <vPortExitCritical+0x50>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	3b01      	subs	r3, #1
 800b41e:	4a09      	ldr	r2, [pc, #36]	; (800b444 <vPortExitCritical+0x50>)
 800b420:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b422:	4b08      	ldr	r3, [pc, #32]	; (800b444 <vPortExitCritical+0x50>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d105      	bne.n	800b436 <vPortExitCritical+0x42>
 800b42a:	2300      	movs	r3, #0
 800b42c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	f383 8811 	msr	BASEPRI, r3
}
 800b434:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b436:	bf00      	nop
 800b438:	370c      	adds	r7, #12
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
 800b442:	bf00      	nop
 800b444:	2000000c 	.word	0x2000000c
	...

0800b450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b450:	f3ef 8009 	mrs	r0, PSP
 800b454:	f3bf 8f6f 	isb	sy
 800b458:	4b15      	ldr	r3, [pc, #84]	; (800b4b0 <pxCurrentTCBConst>)
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	f01e 0f10 	tst.w	lr, #16
 800b460:	bf08      	it	eq
 800b462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46a:	6010      	str	r0, [r2, #0]
 800b46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b474:	f380 8811 	msr	BASEPRI, r0
 800b478:	f3bf 8f4f 	dsb	sy
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f7fe fe36 	bl	800a0f0 <vTaskSwitchContext>
 800b484:	f04f 0000 	mov.w	r0, #0
 800b488:	f380 8811 	msr	BASEPRI, r0
 800b48c:	bc09      	pop	{r0, r3}
 800b48e:	6819      	ldr	r1, [r3, #0]
 800b490:	6808      	ldr	r0, [r1, #0]
 800b492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b496:	f01e 0f10 	tst.w	lr, #16
 800b49a:	bf08      	it	eq
 800b49c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b4a0:	f380 8809 	msr	PSP, r0
 800b4a4:	f3bf 8f6f 	isb	sy
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	f3af 8000 	nop.w

0800b4b0 <pxCurrentTCBConst>:
 800b4b0:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop

0800b4b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c2:	f383 8811 	msr	BASEPRI, r3
 800b4c6:	f3bf 8f6f 	isb	sy
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	607b      	str	r3, [r7, #4]
}
 800b4d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b4d2:	f7fe fd53 	bl	8009f7c <xTaskIncrementTick>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d003      	beq.n	800b4e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b4dc:	4b06      	ldr	r3, [pc, #24]	; (800b4f8 <xPortSysTickHandler+0x40>)
 800b4de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4e2:	601a      	str	r2, [r3, #0]
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f383 8811 	msr	BASEPRI, r3
}
 800b4ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b4f0:	bf00      	nop
 800b4f2:	3708      	adds	r7, #8
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	e000ed04 	.word	0xe000ed04

0800b4fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b500:	4b0b      	ldr	r3, [pc, #44]	; (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b502:	2200      	movs	r2, #0
 800b504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b506:	4b0b      	ldr	r3, [pc, #44]	; (800b534 <vPortSetupTimerInterrupt+0x38>)
 800b508:	2200      	movs	r2, #0
 800b50a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b50c:	4b0a      	ldr	r3, [pc, #40]	; (800b538 <vPortSetupTimerInterrupt+0x3c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a0a      	ldr	r2, [pc, #40]	; (800b53c <vPortSetupTimerInterrupt+0x40>)
 800b512:	fba2 2303 	umull	r2, r3, r2, r3
 800b516:	099b      	lsrs	r3, r3, #6
 800b518:	4a09      	ldr	r2, [pc, #36]	; (800b540 <vPortSetupTimerInterrupt+0x44>)
 800b51a:	3b01      	subs	r3, #1
 800b51c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b51e:	4b04      	ldr	r3, [pc, #16]	; (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b520:	2207      	movs	r2, #7
 800b522:	601a      	str	r2, [r3, #0]
}
 800b524:	bf00      	nop
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	e000e010 	.word	0xe000e010
 800b534:	e000e018 	.word	0xe000e018
 800b538:	20000000 	.word	0x20000000
 800b53c:	10624dd3 	.word	0x10624dd3
 800b540:	e000e014 	.word	0xe000e014

0800b544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b554 <vPortEnableVFP+0x10>
 800b548:	6801      	ldr	r1, [r0, #0]
 800b54a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b54e:	6001      	str	r1, [r0, #0]
 800b550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b552:	bf00      	nop
 800b554:	e000ed88 	.word	0xe000ed88

0800b558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b55e:	f3ef 8305 	mrs	r3, IPSR
 800b562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2b0f      	cmp	r3, #15
 800b568:	d914      	bls.n	800b594 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b56a:	4a17      	ldr	r2, [pc, #92]	; (800b5c8 <vPortValidateInterruptPriority+0x70>)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	4413      	add	r3, r2
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b574:	4b15      	ldr	r3, [pc, #84]	; (800b5cc <vPortValidateInterruptPriority+0x74>)
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	7afa      	ldrb	r2, [r7, #11]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d20a      	bcs.n	800b594 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	607b      	str	r3, [r7, #4]
}
 800b590:	bf00      	nop
 800b592:	e7fe      	b.n	800b592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b594:	4b0e      	ldr	r3, [pc, #56]	; (800b5d0 <vPortValidateInterruptPriority+0x78>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b59c:	4b0d      	ldr	r3, [pc, #52]	; (800b5d4 <vPortValidateInterruptPriority+0x7c>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d90a      	bls.n	800b5ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	603b      	str	r3, [r7, #0]
}
 800b5b6:	bf00      	nop
 800b5b8:	e7fe      	b.n	800b5b8 <vPortValidateInterruptPriority+0x60>
	}
 800b5ba:	bf00      	nop
 800b5bc:	3714      	adds	r7, #20
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	e000e3f0 	.word	0xe000e3f0
 800b5cc:	20001068 	.word	0x20001068
 800b5d0:	e000ed0c 	.word	0xe000ed0c
 800b5d4:	2000106c 	.word	0x2000106c

0800b5d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b08a      	sub	sp, #40	; 0x28
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b5e4:	f7fe fc0e 	bl	8009e04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b5e8:	4b5b      	ldr	r3, [pc, #364]	; (800b758 <pvPortMalloc+0x180>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d101      	bne.n	800b5f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b5f0:	f000 f920 	bl	800b834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b5f4:	4b59      	ldr	r3, [pc, #356]	; (800b75c <pvPortMalloc+0x184>)
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4013      	ands	r3, r2
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f040 8093 	bne.w	800b728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d01d      	beq.n	800b644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b608:	2208      	movs	r2, #8
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4413      	add	r3, r2
 800b60e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f003 0307 	and.w	r3, r3, #7
 800b616:	2b00      	cmp	r3, #0
 800b618:	d014      	beq.n	800b644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f023 0307 	bic.w	r3, r3, #7
 800b620:	3308      	adds	r3, #8
 800b622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f003 0307 	and.w	r3, r3, #7
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d00a      	beq.n	800b644 <pvPortMalloc+0x6c>
	__asm volatile
 800b62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b632:	f383 8811 	msr	BASEPRI, r3
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	617b      	str	r3, [r7, #20]
}
 800b640:	bf00      	nop
 800b642:	e7fe      	b.n	800b642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d06e      	beq.n	800b728 <pvPortMalloc+0x150>
 800b64a:	4b45      	ldr	r3, [pc, #276]	; (800b760 <pvPortMalloc+0x188>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	429a      	cmp	r2, r3
 800b652:	d869      	bhi.n	800b728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b654:	4b43      	ldr	r3, [pc, #268]	; (800b764 <pvPortMalloc+0x18c>)
 800b656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b658:	4b42      	ldr	r3, [pc, #264]	; (800b764 <pvPortMalloc+0x18c>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b65e:	e004      	b.n	800b66a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	429a      	cmp	r2, r3
 800b672:	d903      	bls.n	800b67c <pvPortMalloc+0xa4>
 800b674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1f1      	bne.n	800b660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b67c:	4b36      	ldr	r3, [pc, #216]	; (800b758 <pvPortMalloc+0x180>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b682:	429a      	cmp	r2, r3
 800b684:	d050      	beq.n	800b728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b686:	6a3b      	ldr	r3, [r7, #32]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	2208      	movs	r2, #8
 800b68c:	4413      	add	r3, r2
 800b68e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b69a:	685a      	ldr	r2, [r3, #4]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	1ad2      	subs	r2, r2, r3
 800b6a0:	2308      	movs	r3, #8
 800b6a2:	005b      	lsls	r3, r3, #1
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d91f      	bls.n	800b6e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	f003 0307 	and.w	r3, r3, #7
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00a      	beq.n	800b6d0 <pvPortMalloc+0xf8>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	613b      	str	r3, [r7, #16]
}
 800b6cc:	bf00      	nop
 800b6ce:	e7fe      	b.n	800b6ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	1ad2      	subs	r2, r2, r3
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b6e2:	69b8      	ldr	r0, [r7, #24]
 800b6e4:	f000 f908 	bl	800b8f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b6e8:	4b1d      	ldr	r3, [pc, #116]	; (800b760 <pvPortMalloc+0x188>)
 800b6ea:	681a      	ldr	r2, [r3, #0]
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	4a1b      	ldr	r2, [pc, #108]	; (800b760 <pvPortMalloc+0x188>)
 800b6f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b6f6:	4b1a      	ldr	r3, [pc, #104]	; (800b760 <pvPortMalloc+0x188>)
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	4b1b      	ldr	r3, [pc, #108]	; (800b768 <pvPortMalloc+0x190>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d203      	bcs.n	800b70a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b702:	4b17      	ldr	r3, [pc, #92]	; (800b760 <pvPortMalloc+0x188>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4a18      	ldr	r2, [pc, #96]	; (800b768 <pvPortMalloc+0x190>)
 800b708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	4b13      	ldr	r3, [pc, #76]	; (800b75c <pvPortMalloc+0x184>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	431a      	orrs	r2, r3
 800b714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b71a:	2200      	movs	r2, #0
 800b71c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b71e:	4b13      	ldr	r3, [pc, #76]	; (800b76c <pvPortMalloc+0x194>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	3301      	adds	r3, #1
 800b724:	4a11      	ldr	r2, [pc, #68]	; (800b76c <pvPortMalloc+0x194>)
 800b726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b728:	f7fe fb7a 	bl	8009e20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	f003 0307 	and.w	r3, r3, #7
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00a      	beq.n	800b74c <pvPortMalloc+0x174>
	__asm volatile
 800b736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b73a:	f383 8811 	msr	BASEPRI, r3
 800b73e:	f3bf 8f6f 	isb	sy
 800b742:	f3bf 8f4f 	dsb	sy
 800b746:	60fb      	str	r3, [r7, #12]
}
 800b748:	bf00      	nop
 800b74a:	e7fe      	b.n	800b74a <pvPortMalloc+0x172>
	return pvReturn;
 800b74c:	69fb      	ldr	r3, [r7, #28]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3728      	adds	r7, #40	; 0x28
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	20004c78 	.word	0x20004c78
 800b75c:	20004c8c 	.word	0x20004c8c
 800b760:	20004c7c 	.word	0x20004c7c
 800b764:	20004c70 	.word	0x20004c70
 800b768:	20004c80 	.word	0x20004c80
 800b76c:	20004c84 	.word	0x20004c84

0800b770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b086      	sub	sp, #24
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d04d      	beq.n	800b81e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b782:	2308      	movs	r3, #8
 800b784:	425b      	negs	r3, r3
 800b786:	697a      	ldr	r2, [r7, #20]
 800b788:	4413      	add	r3, r2
 800b78a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	685a      	ldr	r2, [r3, #4]
 800b794:	4b24      	ldr	r3, [pc, #144]	; (800b828 <vPortFree+0xb8>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4013      	ands	r3, r2
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10a      	bne.n	800b7b4 <vPortFree+0x44>
	__asm volatile
 800b79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a2:	f383 8811 	msr	BASEPRI, r3
 800b7a6:	f3bf 8f6f 	isb	sy
 800b7aa:	f3bf 8f4f 	dsb	sy
 800b7ae:	60fb      	str	r3, [r7, #12]
}
 800b7b0:	bf00      	nop
 800b7b2:	e7fe      	b.n	800b7b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00a      	beq.n	800b7d2 <vPortFree+0x62>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	60bb      	str	r3, [r7, #8]
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	4b14      	ldr	r3, [pc, #80]	; (800b828 <vPortFree+0xb8>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4013      	ands	r3, r2
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d01e      	beq.n	800b81e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d11a      	bne.n	800b81e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	685a      	ldr	r2, [r3, #4]
 800b7ec:	4b0e      	ldr	r3, [pc, #56]	; (800b828 <vPortFree+0xb8>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	43db      	mvns	r3, r3
 800b7f2:	401a      	ands	r2, r3
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b7f8:	f7fe fb04 	bl	8009e04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	685a      	ldr	r2, [r3, #4]
 800b800:	4b0a      	ldr	r3, [pc, #40]	; (800b82c <vPortFree+0xbc>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4413      	add	r3, r2
 800b806:	4a09      	ldr	r2, [pc, #36]	; (800b82c <vPortFree+0xbc>)
 800b808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b80a:	6938      	ldr	r0, [r7, #16]
 800b80c:	f000 f874 	bl	800b8f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b810:	4b07      	ldr	r3, [pc, #28]	; (800b830 <vPortFree+0xc0>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	3301      	adds	r3, #1
 800b816:	4a06      	ldr	r2, [pc, #24]	; (800b830 <vPortFree+0xc0>)
 800b818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b81a:	f7fe fb01 	bl	8009e20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b81e:	bf00      	nop
 800b820:	3718      	adds	r7, #24
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	20004c8c 	.word	0x20004c8c
 800b82c:	20004c7c 	.word	0x20004c7c
 800b830:	20004c88 	.word	0x20004c88

0800b834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b834:	b480      	push	{r7}
 800b836:	b085      	sub	sp, #20
 800b838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b83a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b83e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b840:	4b27      	ldr	r3, [pc, #156]	; (800b8e0 <prvHeapInit+0xac>)
 800b842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f003 0307 	and.w	r3, r3, #7
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00c      	beq.n	800b868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3307      	adds	r3, #7
 800b852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	f023 0307 	bic.w	r3, r3, #7
 800b85a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	1ad3      	subs	r3, r2, r3
 800b862:	4a1f      	ldr	r2, [pc, #124]	; (800b8e0 <prvHeapInit+0xac>)
 800b864:	4413      	add	r3, r2
 800b866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b86c:	4a1d      	ldr	r2, [pc, #116]	; (800b8e4 <prvHeapInit+0xb0>)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b872:	4b1c      	ldr	r3, [pc, #112]	; (800b8e4 <prvHeapInit+0xb0>)
 800b874:	2200      	movs	r2, #0
 800b876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	68ba      	ldr	r2, [r7, #8]
 800b87c:	4413      	add	r3, r2
 800b87e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b880:	2208      	movs	r2, #8
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	1a9b      	subs	r3, r3, r2
 800b886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f023 0307 	bic.w	r3, r3, #7
 800b88e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	4a15      	ldr	r2, [pc, #84]	; (800b8e8 <prvHeapInit+0xb4>)
 800b894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b896:	4b14      	ldr	r3, [pc, #80]	; (800b8e8 <prvHeapInit+0xb4>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2200      	movs	r2, #0
 800b89c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b89e:	4b12      	ldr	r3, [pc, #72]	; (800b8e8 <prvHeapInit+0xb4>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	68fa      	ldr	r2, [r7, #12]
 800b8ae:	1ad2      	subs	r2, r2, r3
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8b4:	4b0c      	ldr	r3, [pc, #48]	; (800b8e8 <prvHeapInit+0xb4>)
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	4a0a      	ldr	r2, [pc, #40]	; (800b8ec <prvHeapInit+0xb8>)
 800b8c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	4a09      	ldr	r2, [pc, #36]	; (800b8f0 <prvHeapInit+0xbc>)
 800b8ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8cc:	4b09      	ldr	r3, [pc, #36]	; (800b8f4 <prvHeapInit+0xc0>)
 800b8ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b8d2:	601a      	str	r2, [r3, #0]
}
 800b8d4:	bf00      	nop
 800b8d6:	3714      	adds	r7, #20
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr
 800b8e0:	20001070 	.word	0x20001070
 800b8e4:	20004c70 	.word	0x20004c70
 800b8e8:	20004c78 	.word	0x20004c78
 800b8ec:	20004c80 	.word	0x20004c80
 800b8f0:	20004c7c 	.word	0x20004c7c
 800b8f4:	20004c8c 	.word	0x20004c8c

0800b8f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b900:	4b28      	ldr	r3, [pc, #160]	; (800b9a4 <prvInsertBlockIntoFreeList+0xac>)
 800b902:	60fb      	str	r3, [r7, #12]
 800b904:	e002      	b.n	800b90c <prvInsertBlockIntoFreeList+0x14>
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	60fb      	str	r3, [r7, #12]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	429a      	cmp	r2, r3
 800b914:	d8f7      	bhi.n	800b906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	4413      	add	r3, r2
 800b922:	687a      	ldr	r2, [r7, #4]
 800b924:	429a      	cmp	r2, r3
 800b926:	d108      	bne.n	800b93a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	685a      	ldr	r2, [r3, #4]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	441a      	add	r2, r3
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	441a      	add	r2, r3
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d118      	bne.n	800b980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	4b15      	ldr	r3, [pc, #84]	; (800b9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	429a      	cmp	r2, r3
 800b958:	d00d      	beq.n	800b976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	685a      	ldr	r2, [r3, #4]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	441a      	add	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	e008      	b.n	800b988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b976:	4b0c      	ldr	r3, [pc, #48]	; (800b9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	601a      	str	r2, [r3, #0]
 800b97e:	e003      	b.n	800b988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b988:	68fa      	ldr	r2, [r7, #12]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d002      	beq.n	800b996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	687a      	ldr	r2, [r7, #4]
 800b994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b996:	bf00      	nop
 800b998:	3714      	adds	r7, #20
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	20004c70 	.word	0x20004c70
 800b9a8:	20004c78 	.word	0x20004c78

0800b9ac <_strtoul_l.constprop.0>:
 800b9ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9b0:	4f36      	ldr	r7, [pc, #216]	; (800ba8c <_strtoul_l.constprop.0+0xe0>)
 800b9b2:	4686      	mov	lr, r0
 800b9b4:	460d      	mov	r5, r1
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b9bc:	5d3e      	ldrb	r6, [r7, r4]
 800b9be:	f016 0608 	ands.w	r6, r6, #8
 800b9c2:	d1f8      	bne.n	800b9b6 <_strtoul_l.constprop.0+0xa>
 800b9c4:	2c2d      	cmp	r4, #45	; 0x2d
 800b9c6:	d130      	bne.n	800ba2a <_strtoul_l.constprop.0+0x7e>
 800b9c8:	782c      	ldrb	r4, [r5, #0]
 800b9ca:	2601      	movs	r6, #1
 800b9cc:	1c85      	adds	r5, r0, #2
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d057      	beq.n	800ba82 <_strtoul_l.constprop.0+0xd6>
 800b9d2:	2b10      	cmp	r3, #16
 800b9d4:	d109      	bne.n	800b9ea <_strtoul_l.constprop.0+0x3e>
 800b9d6:	2c30      	cmp	r4, #48	; 0x30
 800b9d8:	d107      	bne.n	800b9ea <_strtoul_l.constprop.0+0x3e>
 800b9da:	7828      	ldrb	r0, [r5, #0]
 800b9dc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b9e0:	2858      	cmp	r0, #88	; 0x58
 800b9e2:	d149      	bne.n	800ba78 <_strtoul_l.constprop.0+0xcc>
 800b9e4:	786c      	ldrb	r4, [r5, #1]
 800b9e6:	2310      	movs	r3, #16
 800b9e8:	3502      	adds	r5, #2
 800b9ea:	f04f 38ff 	mov.w	r8, #4294967295
 800b9ee:	2700      	movs	r7, #0
 800b9f0:	fbb8 f8f3 	udiv	r8, r8, r3
 800b9f4:	fb03 f908 	mul.w	r9, r3, r8
 800b9f8:	ea6f 0909 	mvn.w	r9, r9
 800b9fc:	4638      	mov	r0, r7
 800b9fe:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ba02:	f1bc 0f09 	cmp.w	ip, #9
 800ba06:	d815      	bhi.n	800ba34 <_strtoul_l.constprop.0+0x88>
 800ba08:	4664      	mov	r4, ip
 800ba0a:	42a3      	cmp	r3, r4
 800ba0c:	dd23      	ble.n	800ba56 <_strtoul_l.constprop.0+0xaa>
 800ba0e:	f1b7 3fff 	cmp.w	r7, #4294967295
 800ba12:	d007      	beq.n	800ba24 <_strtoul_l.constprop.0+0x78>
 800ba14:	4580      	cmp	r8, r0
 800ba16:	d31b      	bcc.n	800ba50 <_strtoul_l.constprop.0+0xa4>
 800ba18:	d101      	bne.n	800ba1e <_strtoul_l.constprop.0+0x72>
 800ba1a:	45a1      	cmp	r9, r4
 800ba1c:	db18      	blt.n	800ba50 <_strtoul_l.constprop.0+0xa4>
 800ba1e:	fb00 4003 	mla	r0, r0, r3, r4
 800ba22:	2701      	movs	r7, #1
 800ba24:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba28:	e7e9      	b.n	800b9fe <_strtoul_l.constprop.0+0x52>
 800ba2a:	2c2b      	cmp	r4, #43	; 0x2b
 800ba2c:	bf04      	itt	eq
 800ba2e:	782c      	ldrbeq	r4, [r5, #0]
 800ba30:	1c85      	addeq	r5, r0, #2
 800ba32:	e7cc      	b.n	800b9ce <_strtoul_l.constprop.0+0x22>
 800ba34:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ba38:	f1bc 0f19 	cmp.w	ip, #25
 800ba3c:	d801      	bhi.n	800ba42 <_strtoul_l.constprop.0+0x96>
 800ba3e:	3c37      	subs	r4, #55	; 0x37
 800ba40:	e7e3      	b.n	800ba0a <_strtoul_l.constprop.0+0x5e>
 800ba42:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ba46:	f1bc 0f19 	cmp.w	ip, #25
 800ba4a:	d804      	bhi.n	800ba56 <_strtoul_l.constprop.0+0xaa>
 800ba4c:	3c57      	subs	r4, #87	; 0x57
 800ba4e:	e7dc      	b.n	800ba0a <_strtoul_l.constprop.0+0x5e>
 800ba50:	f04f 37ff 	mov.w	r7, #4294967295
 800ba54:	e7e6      	b.n	800ba24 <_strtoul_l.constprop.0+0x78>
 800ba56:	1c7b      	adds	r3, r7, #1
 800ba58:	d106      	bne.n	800ba68 <_strtoul_l.constprop.0+0xbc>
 800ba5a:	2322      	movs	r3, #34	; 0x22
 800ba5c:	f8ce 3000 	str.w	r3, [lr]
 800ba60:	4638      	mov	r0, r7
 800ba62:	b932      	cbnz	r2, 800ba72 <_strtoul_l.constprop.0+0xc6>
 800ba64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba68:	b106      	cbz	r6, 800ba6c <_strtoul_l.constprop.0+0xc0>
 800ba6a:	4240      	negs	r0, r0
 800ba6c:	2a00      	cmp	r2, #0
 800ba6e:	d0f9      	beq.n	800ba64 <_strtoul_l.constprop.0+0xb8>
 800ba70:	b107      	cbz	r7, 800ba74 <_strtoul_l.constprop.0+0xc8>
 800ba72:	1e69      	subs	r1, r5, #1
 800ba74:	6011      	str	r1, [r2, #0]
 800ba76:	e7f5      	b.n	800ba64 <_strtoul_l.constprop.0+0xb8>
 800ba78:	2430      	movs	r4, #48	; 0x30
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d1b5      	bne.n	800b9ea <_strtoul_l.constprop.0+0x3e>
 800ba7e:	2308      	movs	r3, #8
 800ba80:	e7b3      	b.n	800b9ea <_strtoul_l.constprop.0+0x3e>
 800ba82:	2c30      	cmp	r4, #48	; 0x30
 800ba84:	d0a9      	beq.n	800b9da <_strtoul_l.constprop.0+0x2e>
 800ba86:	230a      	movs	r3, #10
 800ba88:	e7af      	b.n	800b9ea <_strtoul_l.constprop.0+0x3e>
 800ba8a:	bf00      	nop
 800ba8c:	0800d031 	.word	0x0800d031

0800ba90 <strtoul>:
 800ba90:	4613      	mov	r3, r2
 800ba92:	460a      	mov	r2, r1
 800ba94:	4601      	mov	r1, r0
 800ba96:	4802      	ldr	r0, [pc, #8]	; (800baa0 <strtoul+0x10>)
 800ba98:	6800      	ldr	r0, [r0, #0]
 800ba9a:	f7ff bf87 	b.w	800b9ac <_strtoul_l.constprop.0>
 800ba9e:	bf00      	nop
 800baa0:	20000068 	.word	0x20000068

0800baa4 <std>:
 800baa4:	2300      	movs	r3, #0
 800baa6:	b510      	push	{r4, lr}
 800baa8:	4604      	mov	r4, r0
 800baaa:	e9c0 3300 	strd	r3, r3, [r0]
 800baae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bab2:	6083      	str	r3, [r0, #8]
 800bab4:	8181      	strh	r1, [r0, #12]
 800bab6:	6643      	str	r3, [r0, #100]	; 0x64
 800bab8:	81c2      	strh	r2, [r0, #14]
 800baba:	6183      	str	r3, [r0, #24]
 800babc:	4619      	mov	r1, r3
 800babe:	2208      	movs	r2, #8
 800bac0:	305c      	adds	r0, #92	; 0x5c
 800bac2:	f000 f9f7 	bl	800beb4 <memset>
 800bac6:	4b0d      	ldr	r3, [pc, #52]	; (800bafc <std+0x58>)
 800bac8:	6263      	str	r3, [r4, #36]	; 0x24
 800baca:	4b0d      	ldr	r3, [pc, #52]	; (800bb00 <std+0x5c>)
 800bacc:	62a3      	str	r3, [r4, #40]	; 0x28
 800bace:	4b0d      	ldr	r3, [pc, #52]	; (800bb04 <std+0x60>)
 800bad0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bad2:	4b0d      	ldr	r3, [pc, #52]	; (800bb08 <std+0x64>)
 800bad4:	6323      	str	r3, [r4, #48]	; 0x30
 800bad6:	4b0d      	ldr	r3, [pc, #52]	; (800bb0c <std+0x68>)
 800bad8:	6224      	str	r4, [r4, #32]
 800bada:	429c      	cmp	r4, r3
 800badc:	d006      	beq.n	800baec <std+0x48>
 800bade:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bae2:	4294      	cmp	r4, r2
 800bae4:	d002      	beq.n	800baec <std+0x48>
 800bae6:	33d0      	adds	r3, #208	; 0xd0
 800bae8:	429c      	cmp	r4, r3
 800baea:	d105      	bne.n	800baf8 <std+0x54>
 800baec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800baf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf4:	f000 baac 	b.w	800c050 <__retarget_lock_init_recursive>
 800baf8:	bd10      	pop	{r4, pc}
 800bafa:	bf00      	nop
 800bafc:	0800bd05 	.word	0x0800bd05
 800bb00:	0800bd27 	.word	0x0800bd27
 800bb04:	0800bd5f 	.word	0x0800bd5f
 800bb08:	0800bd83 	.word	0x0800bd83
 800bb0c:	20004c90 	.word	0x20004c90

0800bb10 <stdio_exit_handler>:
 800bb10:	4a02      	ldr	r2, [pc, #8]	; (800bb1c <stdio_exit_handler+0xc>)
 800bb12:	4903      	ldr	r1, [pc, #12]	; (800bb20 <stdio_exit_handler+0x10>)
 800bb14:	4803      	ldr	r0, [pc, #12]	; (800bb24 <stdio_exit_handler+0x14>)
 800bb16:	f000 b869 	b.w	800bbec <_fwalk_sglue>
 800bb1a:	bf00      	nop
 800bb1c:	20000010 	.word	0x20000010
 800bb20:	0800c919 	.word	0x0800c919
 800bb24:	2000001c 	.word	0x2000001c

0800bb28 <cleanup_stdio>:
 800bb28:	6841      	ldr	r1, [r0, #4]
 800bb2a:	4b0c      	ldr	r3, [pc, #48]	; (800bb5c <cleanup_stdio+0x34>)
 800bb2c:	4299      	cmp	r1, r3
 800bb2e:	b510      	push	{r4, lr}
 800bb30:	4604      	mov	r4, r0
 800bb32:	d001      	beq.n	800bb38 <cleanup_stdio+0x10>
 800bb34:	f000 fef0 	bl	800c918 <_fflush_r>
 800bb38:	68a1      	ldr	r1, [r4, #8]
 800bb3a:	4b09      	ldr	r3, [pc, #36]	; (800bb60 <cleanup_stdio+0x38>)
 800bb3c:	4299      	cmp	r1, r3
 800bb3e:	d002      	beq.n	800bb46 <cleanup_stdio+0x1e>
 800bb40:	4620      	mov	r0, r4
 800bb42:	f000 fee9 	bl	800c918 <_fflush_r>
 800bb46:	68e1      	ldr	r1, [r4, #12]
 800bb48:	4b06      	ldr	r3, [pc, #24]	; (800bb64 <cleanup_stdio+0x3c>)
 800bb4a:	4299      	cmp	r1, r3
 800bb4c:	d004      	beq.n	800bb58 <cleanup_stdio+0x30>
 800bb4e:	4620      	mov	r0, r4
 800bb50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb54:	f000 bee0 	b.w	800c918 <_fflush_r>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	bf00      	nop
 800bb5c:	20004c90 	.word	0x20004c90
 800bb60:	20004cf8 	.word	0x20004cf8
 800bb64:	20004d60 	.word	0x20004d60

0800bb68 <global_stdio_init.part.0>:
 800bb68:	b510      	push	{r4, lr}
 800bb6a:	4b0b      	ldr	r3, [pc, #44]	; (800bb98 <global_stdio_init.part.0+0x30>)
 800bb6c:	4c0b      	ldr	r4, [pc, #44]	; (800bb9c <global_stdio_init.part.0+0x34>)
 800bb6e:	4a0c      	ldr	r2, [pc, #48]	; (800bba0 <global_stdio_init.part.0+0x38>)
 800bb70:	601a      	str	r2, [r3, #0]
 800bb72:	4620      	mov	r0, r4
 800bb74:	2200      	movs	r2, #0
 800bb76:	2104      	movs	r1, #4
 800bb78:	f7ff ff94 	bl	800baa4 <std>
 800bb7c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bb80:	2201      	movs	r2, #1
 800bb82:	2109      	movs	r1, #9
 800bb84:	f7ff ff8e 	bl	800baa4 <std>
 800bb88:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bb8c:	2202      	movs	r2, #2
 800bb8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb92:	2112      	movs	r1, #18
 800bb94:	f7ff bf86 	b.w	800baa4 <std>
 800bb98:	20004dc8 	.word	0x20004dc8
 800bb9c:	20004c90 	.word	0x20004c90
 800bba0:	0800bb11 	.word	0x0800bb11

0800bba4 <__sfp_lock_acquire>:
 800bba4:	4801      	ldr	r0, [pc, #4]	; (800bbac <__sfp_lock_acquire+0x8>)
 800bba6:	f000 ba54 	b.w	800c052 <__retarget_lock_acquire_recursive>
 800bbaa:	bf00      	nop
 800bbac:	20004dd1 	.word	0x20004dd1

0800bbb0 <__sfp_lock_release>:
 800bbb0:	4801      	ldr	r0, [pc, #4]	; (800bbb8 <__sfp_lock_release+0x8>)
 800bbb2:	f000 ba4f 	b.w	800c054 <__retarget_lock_release_recursive>
 800bbb6:	bf00      	nop
 800bbb8:	20004dd1 	.word	0x20004dd1

0800bbbc <__sinit>:
 800bbbc:	b510      	push	{r4, lr}
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	f7ff fff0 	bl	800bba4 <__sfp_lock_acquire>
 800bbc4:	6a23      	ldr	r3, [r4, #32]
 800bbc6:	b11b      	cbz	r3, 800bbd0 <__sinit+0x14>
 800bbc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbcc:	f7ff bff0 	b.w	800bbb0 <__sfp_lock_release>
 800bbd0:	4b04      	ldr	r3, [pc, #16]	; (800bbe4 <__sinit+0x28>)
 800bbd2:	6223      	str	r3, [r4, #32]
 800bbd4:	4b04      	ldr	r3, [pc, #16]	; (800bbe8 <__sinit+0x2c>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d1f5      	bne.n	800bbc8 <__sinit+0xc>
 800bbdc:	f7ff ffc4 	bl	800bb68 <global_stdio_init.part.0>
 800bbe0:	e7f2      	b.n	800bbc8 <__sinit+0xc>
 800bbe2:	bf00      	nop
 800bbe4:	0800bb29 	.word	0x0800bb29
 800bbe8:	20004dc8 	.word	0x20004dc8

0800bbec <_fwalk_sglue>:
 800bbec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	4688      	mov	r8, r1
 800bbf4:	4614      	mov	r4, r2
 800bbf6:	2600      	movs	r6, #0
 800bbf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbfc:	f1b9 0901 	subs.w	r9, r9, #1
 800bc00:	d505      	bpl.n	800bc0e <_fwalk_sglue+0x22>
 800bc02:	6824      	ldr	r4, [r4, #0]
 800bc04:	2c00      	cmp	r4, #0
 800bc06:	d1f7      	bne.n	800bbf8 <_fwalk_sglue+0xc>
 800bc08:	4630      	mov	r0, r6
 800bc0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0e:	89ab      	ldrh	r3, [r5, #12]
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d907      	bls.n	800bc24 <_fwalk_sglue+0x38>
 800bc14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	d003      	beq.n	800bc24 <_fwalk_sglue+0x38>
 800bc1c:	4629      	mov	r1, r5
 800bc1e:	4638      	mov	r0, r7
 800bc20:	47c0      	blx	r8
 800bc22:	4306      	orrs	r6, r0
 800bc24:	3568      	adds	r5, #104	; 0x68
 800bc26:	e7e9      	b.n	800bbfc <_fwalk_sglue+0x10>

0800bc28 <iprintf>:
 800bc28:	b40f      	push	{r0, r1, r2, r3}
 800bc2a:	b507      	push	{r0, r1, r2, lr}
 800bc2c:	4906      	ldr	r1, [pc, #24]	; (800bc48 <iprintf+0x20>)
 800bc2e:	ab04      	add	r3, sp, #16
 800bc30:	6808      	ldr	r0, [r1, #0]
 800bc32:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc36:	6881      	ldr	r1, [r0, #8]
 800bc38:	9301      	str	r3, [sp, #4]
 800bc3a:	f000 fb3d 	bl	800c2b8 <_vfiprintf_r>
 800bc3e:	b003      	add	sp, #12
 800bc40:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc44:	b004      	add	sp, #16
 800bc46:	4770      	bx	lr
 800bc48:	20000068 	.word	0x20000068

0800bc4c <_puts_r>:
 800bc4c:	6a03      	ldr	r3, [r0, #32]
 800bc4e:	b570      	push	{r4, r5, r6, lr}
 800bc50:	6884      	ldr	r4, [r0, #8]
 800bc52:	4605      	mov	r5, r0
 800bc54:	460e      	mov	r6, r1
 800bc56:	b90b      	cbnz	r3, 800bc5c <_puts_r+0x10>
 800bc58:	f7ff ffb0 	bl	800bbbc <__sinit>
 800bc5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc5e:	07db      	lsls	r3, r3, #31
 800bc60:	d405      	bmi.n	800bc6e <_puts_r+0x22>
 800bc62:	89a3      	ldrh	r3, [r4, #12]
 800bc64:	0598      	lsls	r0, r3, #22
 800bc66:	d402      	bmi.n	800bc6e <_puts_r+0x22>
 800bc68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc6a:	f000 f9f2 	bl	800c052 <__retarget_lock_acquire_recursive>
 800bc6e:	89a3      	ldrh	r3, [r4, #12]
 800bc70:	0719      	lsls	r1, r3, #28
 800bc72:	d513      	bpl.n	800bc9c <_puts_r+0x50>
 800bc74:	6923      	ldr	r3, [r4, #16]
 800bc76:	b18b      	cbz	r3, 800bc9c <_puts_r+0x50>
 800bc78:	3e01      	subs	r6, #1
 800bc7a:	68a3      	ldr	r3, [r4, #8]
 800bc7c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bc80:	3b01      	subs	r3, #1
 800bc82:	60a3      	str	r3, [r4, #8]
 800bc84:	b9e9      	cbnz	r1, 800bcc2 <_puts_r+0x76>
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	da2e      	bge.n	800bce8 <_puts_r+0x9c>
 800bc8a:	4622      	mov	r2, r4
 800bc8c:	210a      	movs	r1, #10
 800bc8e:	4628      	mov	r0, r5
 800bc90:	f000 f87b 	bl	800bd8a <__swbuf_r>
 800bc94:	3001      	adds	r0, #1
 800bc96:	d007      	beq.n	800bca8 <_puts_r+0x5c>
 800bc98:	250a      	movs	r5, #10
 800bc9a:	e007      	b.n	800bcac <_puts_r+0x60>
 800bc9c:	4621      	mov	r1, r4
 800bc9e:	4628      	mov	r0, r5
 800bca0:	f000 f8b0 	bl	800be04 <__swsetup_r>
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d0e7      	beq.n	800bc78 <_puts_r+0x2c>
 800bca8:	f04f 35ff 	mov.w	r5, #4294967295
 800bcac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bcae:	07da      	lsls	r2, r3, #31
 800bcb0:	d405      	bmi.n	800bcbe <_puts_r+0x72>
 800bcb2:	89a3      	ldrh	r3, [r4, #12]
 800bcb4:	059b      	lsls	r3, r3, #22
 800bcb6:	d402      	bmi.n	800bcbe <_puts_r+0x72>
 800bcb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcba:	f000 f9cb 	bl	800c054 <__retarget_lock_release_recursive>
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	bd70      	pop	{r4, r5, r6, pc}
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	da04      	bge.n	800bcd0 <_puts_r+0x84>
 800bcc6:	69a2      	ldr	r2, [r4, #24]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	dc06      	bgt.n	800bcda <_puts_r+0x8e>
 800bccc:	290a      	cmp	r1, #10
 800bcce:	d004      	beq.n	800bcda <_puts_r+0x8e>
 800bcd0:	6823      	ldr	r3, [r4, #0]
 800bcd2:	1c5a      	adds	r2, r3, #1
 800bcd4:	6022      	str	r2, [r4, #0]
 800bcd6:	7019      	strb	r1, [r3, #0]
 800bcd8:	e7cf      	b.n	800bc7a <_puts_r+0x2e>
 800bcda:	4622      	mov	r2, r4
 800bcdc:	4628      	mov	r0, r5
 800bcde:	f000 f854 	bl	800bd8a <__swbuf_r>
 800bce2:	3001      	adds	r0, #1
 800bce4:	d1c9      	bne.n	800bc7a <_puts_r+0x2e>
 800bce6:	e7df      	b.n	800bca8 <_puts_r+0x5c>
 800bce8:	6823      	ldr	r3, [r4, #0]
 800bcea:	250a      	movs	r5, #10
 800bcec:	1c5a      	adds	r2, r3, #1
 800bcee:	6022      	str	r2, [r4, #0]
 800bcf0:	701d      	strb	r5, [r3, #0]
 800bcf2:	e7db      	b.n	800bcac <_puts_r+0x60>

0800bcf4 <puts>:
 800bcf4:	4b02      	ldr	r3, [pc, #8]	; (800bd00 <puts+0xc>)
 800bcf6:	4601      	mov	r1, r0
 800bcf8:	6818      	ldr	r0, [r3, #0]
 800bcfa:	f7ff bfa7 	b.w	800bc4c <_puts_r>
 800bcfe:	bf00      	nop
 800bd00:	20000068 	.word	0x20000068

0800bd04 <__sread>:
 800bd04:	b510      	push	{r4, lr}
 800bd06:	460c      	mov	r4, r1
 800bd08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd0c:	f000 f952 	bl	800bfb4 <_read_r>
 800bd10:	2800      	cmp	r0, #0
 800bd12:	bfab      	itete	ge
 800bd14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd16:	89a3      	ldrhlt	r3, [r4, #12]
 800bd18:	181b      	addge	r3, r3, r0
 800bd1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd1e:	bfac      	ite	ge
 800bd20:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd22:	81a3      	strhlt	r3, [r4, #12]
 800bd24:	bd10      	pop	{r4, pc}

0800bd26 <__swrite>:
 800bd26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd2a:	461f      	mov	r7, r3
 800bd2c:	898b      	ldrh	r3, [r1, #12]
 800bd2e:	05db      	lsls	r3, r3, #23
 800bd30:	4605      	mov	r5, r0
 800bd32:	460c      	mov	r4, r1
 800bd34:	4616      	mov	r6, r2
 800bd36:	d505      	bpl.n	800bd44 <__swrite+0x1e>
 800bd38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd3c:	2302      	movs	r3, #2
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f000 f926 	bl	800bf90 <_lseek_r>
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd4e:	81a3      	strh	r3, [r4, #12]
 800bd50:	4632      	mov	r2, r6
 800bd52:	463b      	mov	r3, r7
 800bd54:	4628      	mov	r0, r5
 800bd56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd5a:	f000 b93d 	b.w	800bfd8 <_write_r>

0800bd5e <__sseek>:
 800bd5e:	b510      	push	{r4, lr}
 800bd60:	460c      	mov	r4, r1
 800bd62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd66:	f000 f913 	bl	800bf90 <_lseek_r>
 800bd6a:	1c43      	adds	r3, r0, #1
 800bd6c:	89a3      	ldrh	r3, [r4, #12]
 800bd6e:	bf15      	itete	ne
 800bd70:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd7a:	81a3      	strheq	r3, [r4, #12]
 800bd7c:	bf18      	it	ne
 800bd7e:	81a3      	strhne	r3, [r4, #12]
 800bd80:	bd10      	pop	{r4, pc}

0800bd82 <__sclose>:
 800bd82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd86:	f000 b89d 	b.w	800bec4 <_close_r>

0800bd8a <__swbuf_r>:
 800bd8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd8c:	460e      	mov	r6, r1
 800bd8e:	4614      	mov	r4, r2
 800bd90:	4605      	mov	r5, r0
 800bd92:	b118      	cbz	r0, 800bd9c <__swbuf_r+0x12>
 800bd94:	6a03      	ldr	r3, [r0, #32]
 800bd96:	b90b      	cbnz	r3, 800bd9c <__swbuf_r+0x12>
 800bd98:	f7ff ff10 	bl	800bbbc <__sinit>
 800bd9c:	69a3      	ldr	r3, [r4, #24]
 800bd9e:	60a3      	str	r3, [r4, #8]
 800bda0:	89a3      	ldrh	r3, [r4, #12]
 800bda2:	071a      	lsls	r2, r3, #28
 800bda4:	d525      	bpl.n	800bdf2 <__swbuf_r+0x68>
 800bda6:	6923      	ldr	r3, [r4, #16]
 800bda8:	b31b      	cbz	r3, 800bdf2 <__swbuf_r+0x68>
 800bdaa:	6823      	ldr	r3, [r4, #0]
 800bdac:	6922      	ldr	r2, [r4, #16]
 800bdae:	1a98      	subs	r0, r3, r2
 800bdb0:	6963      	ldr	r3, [r4, #20]
 800bdb2:	b2f6      	uxtb	r6, r6
 800bdb4:	4283      	cmp	r3, r0
 800bdb6:	4637      	mov	r7, r6
 800bdb8:	dc04      	bgt.n	800bdc4 <__swbuf_r+0x3a>
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	f000 fdab 	bl	800c918 <_fflush_r>
 800bdc2:	b9e0      	cbnz	r0, 800bdfe <__swbuf_r+0x74>
 800bdc4:	68a3      	ldr	r3, [r4, #8]
 800bdc6:	3b01      	subs	r3, #1
 800bdc8:	60a3      	str	r3, [r4, #8]
 800bdca:	6823      	ldr	r3, [r4, #0]
 800bdcc:	1c5a      	adds	r2, r3, #1
 800bdce:	6022      	str	r2, [r4, #0]
 800bdd0:	701e      	strb	r6, [r3, #0]
 800bdd2:	6962      	ldr	r2, [r4, #20]
 800bdd4:	1c43      	adds	r3, r0, #1
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d004      	beq.n	800bde4 <__swbuf_r+0x5a>
 800bdda:	89a3      	ldrh	r3, [r4, #12]
 800bddc:	07db      	lsls	r3, r3, #31
 800bdde:	d506      	bpl.n	800bdee <__swbuf_r+0x64>
 800bde0:	2e0a      	cmp	r6, #10
 800bde2:	d104      	bne.n	800bdee <__swbuf_r+0x64>
 800bde4:	4621      	mov	r1, r4
 800bde6:	4628      	mov	r0, r5
 800bde8:	f000 fd96 	bl	800c918 <_fflush_r>
 800bdec:	b938      	cbnz	r0, 800bdfe <__swbuf_r+0x74>
 800bdee:	4638      	mov	r0, r7
 800bdf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdf2:	4621      	mov	r1, r4
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	f000 f805 	bl	800be04 <__swsetup_r>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	d0d5      	beq.n	800bdaa <__swbuf_r+0x20>
 800bdfe:	f04f 37ff 	mov.w	r7, #4294967295
 800be02:	e7f4      	b.n	800bdee <__swbuf_r+0x64>

0800be04 <__swsetup_r>:
 800be04:	b538      	push	{r3, r4, r5, lr}
 800be06:	4b2a      	ldr	r3, [pc, #168]	; (800beb0 <__swsetup_r+0xac>)
 800be08:	4605      	mov	r5, r0
 800be0a:	6818      	ldr	r0, [r3, #0]
 800be0c:	460c      	mov	r4, r1
 800be0e:	b118      	cbz	r0, 800be18 <__swsetup_r+0x14>
 800be10:	6a03      	ldr	r3, [r0, #32]
 800be12:	b90b      	cbnz	r3, 800be18 <__swsetup_r+0x14>
 800be14:	f7ff fed2 	bl	800bbbc <__sinit>
 800be18:	89a3      	ldrh	r3, [r4, #12]
 800be1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be1e:	0718      	lsls	r0, r3, #28
 800be20:	d422      	bmi.n	800be68 <__swsetup_r+0x64>
 800be22:	06d9      	lsls	r1, r3, #27
 800be24:	d407      	bmi.n	800be36 <__swsetup_r+0x32>
 800be26:	2309      	movs	r3, #9
 800be28:	602b      	str	r3, [r5, #0]
 800be2a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800be2e:	81a3      	strh	r3, [r4, #12]
 800be30:	f04f 30ff 	mov.w	r0, #4294967295
 800be34:	e034      	b.n	800bea0 <__swsetup_r+0x9c>
 800be36:	0758      	lsls	r0, r3, #29
 800be38:	d512      	bpl.n	800be60 <__swsetup_r+0x5c>
 800be3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be3c:	b141      	cbz	r1, 800be50 <__swsetup_r+0x4c>
 800be3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be42:	4299      	cmp	r1, r3
 800be44:	d002      	beq.n	800be4c <__swsetup_r+0x48>
 800be46:	4628      	mov	r0, r5
 800be48:	f000 f914 	bl	800c074 <_free_r>
 800be4c:	2300      	movs	r3, #0
 800be4e:	6363      	str	r3, [r4, #52]	; 0x34
 800be50:	89a3      	ldrh	r3, [r4, #12]
 800be52:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800be56:	81a3      	strh	r3, [r4, #12]
 800be58:	2300      	movs	r3, #0
 800be5a:	6063      	str	r3, [r4, #4]
 800be5c:	6923      	ldr	r3, [r4, #16]
 800be5e:	6023      	str	r3, [r4, #0]
 800be60:	89a3      	ldrh	r3, [r4, #12]
 800be62:	f043 0308 	orr.w	r3, r3, #8
 800be66:	81a3      	strh	r3, [r4, #12]
 800be68:	6923      	ldr	r3, [r4, #16]
 800be6a:	b94b      	cbnz	r3, 800be80 <__swsetup_r+0x7c>
 800be6c:	89a3      	ldrh	r3, [r4, #12]
 800be6e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800be72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be76:	d003      	beq.n	800be80 <__swsetup_r+0x7c>
 800be78:	4621      	mov	r1, r4
 800be7a:	4628      	mov	r0, r5
 800be7c:	f000 fd9a 	bl	800c9b4 <__smakebuf_r>
 800be80:	89a0      	ldrh	r0, [r4, #12]
 800be82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be86:	f010 0301 	ands.w	r3, r0, #1
 800be8a:	d00a      	beq.n	800bea2 <__swsetup_r+0x9e>
 800be8c:	2300      	movs	r3, #0
 800be8e:	60a3      	str	r3, [r4, #8]
 800be90:	6963      	ldr	r3, [r4, #20]
 800be92:	425b      	negs	r3, r3
 800be94:	61a3      	str	r3, [r4, #24]
 800be96:	6923      	ldr	r3, [r4, #16]
 800be98:	b943      	cbnz	r3, 800beac <__swsetup_r+0xa8>
 800be9a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800be9e:	d1c4      	bne.n	800be2a <__swsetup_r+0x26>
 800bea0:	bd38      	pop	{r3, r4, r5, pc}
 800bea2:	0781      	lsls	r1, r0, #30
 800bea4:	bf58      	it	pl
 800bea6:	6963      	ldrpl	r3, [r4, #20]
 800bea8:	60a3      	str	r3, [r4, #8]
 800beaa:	e7f4      	b.n	800be96 <__swsetup_r+0x92>
 800beac:	2000      	movs	r0, #0
 800beae:	e7f7      	b.n	800bea0 <__swsetup_r+0x9c>
 800beb0:	20000068 	.word	0x20000068

0800beb4 <memset>:
 800beb4:	4402      	add	r2, r0
 800beb6:	4603      	mov	r3, r0
 800beb8:	4293      	cmp	r3, r2
 800beba:	d100      	bne.n	800bebe <memset+0xa>
 800bebc:	4770      	bx	lr
 800bebe:	f803 1b01 	strb.w	r1, [r3], #1
 800bec2:	e7f9      	b.n	800beb8 <memset+0x4>

0800bec4 <_close_r>:
 800bec4:	b538      	push	{r3, r4, r5, lr}
 800bec6:	4d06      	ldr	r5, [pc, #24]	; (800bee0 <_close_r+0x1c>)
 800bec8:	2300      	movs	r3, #0
 800beca:	4604      	mov	r4, r0
 800becc:	4608      	mov	r0, r1
 800bece:	602b      	str	r3, [r5, #0]
 800bed0:	f7f6 f8fb 	bl	80020ca <_close>
 800bed4:	1c43      	adds	r3, r0, #1
 800bed6:	d102      	bne.n	800bede <_close_r+0x1a>
 800bed8:	682b      	ldr	r3, [r5, #0]
 800beda:	b103      	cbz	r3, 800bede <_close_r+0x1a>
 800bedc:	6023      	str	r3, [r4, #0]
 800bede:	bd38      	pop	{r3, r4, r5, pc}
 800bee0:	20004dcc 	.word	0x20004dcc

0800bee4 <_reclaim_reent>:
 800bee4:	4b29      	ldr	r3, [pc, #164]	; (800bf8c <_reclaim_reent+0xa8>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	4283      	cmp	r3, r0
 800beea:	b570      	push	{r4, r5, r6, lr}
 800beec:	4604      	mov	r4, r0
 800beee:	d04b      	beq.n	800bf88 <_reclaim_reent+0xa4>
 800bef0:	69c3      	ldr	r3, [r0, #28]
 800bef2:	b143      	cbz	r3, 800bf06 <_reclaim_reent+0x22>
 800bef4:	68db      	ldr	r3, [r3, #12]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d144      	bne.n	800bf84 <_reclaim_reent+0xa0>
 800befa:	69e3      	ldr	r3, [r4, #28]
 800befc:	6819      	ldr	r1, [r3, #0]
 800befe:	b111      	cbz	r1, 800bf06 <_reclaim_reent+0x22>
 800bf00:	4620      	mov	r0, r4
 800bf02:	f000 f8b7 	bl	800c074 <_free_r>
 800bf06:	6961      	ldr	r1, [r4, #20]
 800bf08:	b111      	cbz	r1, 800bf10 <_reclaim_reent+0x2c>
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f000 f8b2 	bl	800c074 <_free_r>
 800bf10:	69e1      	ldr	r1, [r4, #28]
 800bf12:	b111      	cbz	r1, 800bf1a <_reclaim_reent+0x36>
 800bf14:	4620      	mov	r0, r4
 800bf16:	f000 f8ad 	bl	800c074 <_free_r>
 800bf1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bf1c:	b111      	cbz	r1, 800bf24 <_reclaim_reent+0x40>
 800bf1e:	4620      	mov	r0, r4
 800bf20:	f000 f8a8 	bl	800c074 <_free_r>
 800bf24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf26:	b111      	cbz	r1, 800bf2e <_reclaim_reent+0x4a>
 800bf28:	4620      	mov	r0, r4
 800bf2a:	f000 f8a3 	bl	800c074 <_free_r>
 800bf2e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bf30:	b111      	cbz	r1, 800bf38 <_reclaim_reent+0x54>
 800bf32:	4620      	mov	r0, r4
 800bf34:	f000 f89e 	bl	800c074 <_free_r>
 800bf38:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bf3a:	b111      	cbz	r1, 800bf42 <_reclaim_reent+0x5e>
 800bf3c:	4620      	mov	r0, r4
 800bf3e:	f000 f899 	bl	800c074 <_free_r>
 800bf42:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bf44:	b111      	cbz	r1, 800bf4c <_reclaim_reent+0x68>
 800bf46:	4620      	mov	r0, r4
 800bf48:	f000 f894 	bl	800c074 <_free_r>
 800bf4c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bf4e:	b111      	cbz	r1, 800bf56 <_reclaim_reent+0x72>
 800bf50:	4620      	mov	r0, r4
 800bf52:	f000 f88f 	bl	800c074 <_free_r>
 800bf56:	6a23      	ldr	r3, [r4, #32]
 800bf58:	b1b3      	cbz	r3, 800bf88 <_reclaim_reent+0xa4>
 800bf5a:	4620      	mov	r0, r4
 800bf5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bf60:	4718      	bx	r3
 800bf62:	5949      	ldr	r1, [r1, r5]
 800bf64:	b941      	cbnz	r1, 800bf78 <_reclaim_reent+0x94>
 800bf66:	3504      	adds	r5, #4
 800bf68:	69e3      	ldr	r3, [r4, #28]
 800bf6a:	2d80      	cmp	r5, #128	; 0x80
 800bf6c:	68d9      	ldr	r1, [r3, #12]
 800bf6e:	d1f8      	bne.n	800bf62 <_reclaim_reent+0x7e>
 800bf70:	4620      	mov	r0, r4
 800bf72:	f000 f87f 	bl	800c074 <_free_r>
 800bf76:	e7c0      	b.n	800befa <_reclaim_reent+0x16>
 800bf78:	680e      	ldr	r6, [r1, #0]
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f000 f87a 	bl	800c074 <_free_r>
 800bf80:	4631      	mov	r1, r6
 800bf82:	e7ef      	b.n	800bf64 <_reclaim_reent+0x80>
 800bf84:	2500      	movs	r5, #0
 800bf86:	e7ef      	b.n	800bf68 <_reclaim_reent+0x84>
 800bf88:	bd70      	pop	{r4, r5, r6, pc}
 800bf8a:	bf00      	nop
 800bf8c:	20000068 	.word	0x20000068

0800bf90 <_lseek_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	4d07      	ldr	r5, [pc, #28]	; (800bfb0 <_lseek_r+0x20>)
 800bf94:	4604      	mov	r4, r0
 800bf96:	4608      	mov	r0, r1
 800bf98:	4611      	mov	r1, r2
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	602a      	str	r2, [r5, #0]
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	f7f6 f8ba 	bl	8002118 <_lseek>
 800bfa4:	1c43      	adds	r3, r0, #1
 800bfa6:	d102      	bne.n	800bfae <_lseek_r+0x1e>
 800bfa8:	682b      	ldr	r3, [r5, #0]
 800bfaa:	b103      	cbz	r3, 800bfae <_lseek_r+0x1e>
 800bfac:	6023      	str	r3, [r4, #0]
 800bfae:	bd38      	pop	{r3, r4, r5, pc}
 800bfb0:	20004dcc 	.word	0x20004dcc

0800bfb4 <_read_r>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	4d07      	ldr	r5, [pc, #28]	; (800bfd4 <_read_r+0x20>)
 800bfb8:	4604      	mov	r4, r0
 800bfba:	4608      	mov	r0, r1
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	602a      	str	r2, [r5, #0]
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	f7f6 f864 	bl	8002090 <_read>
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	d102      	bne.n	800bfd2 <_read_r+0x1e>
 800bfcc:	682b      	ldr	r3, [r5, #0]
 800bfce:	b103      	cbz	r3, 800bfd2 <_read_r+0x1e>
 800bfd0:	6023      	str	r3, [r4, #0]
 800bfd2:	bd38      	pop	{r3, r4, r5, pc}
 800bfd4:	20004dcc 	.word	0x20004dcc

0800bfd8 <_write_r>:
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	4d07      	ldr	r5, [pc, #28]	; (800bff8 <_write_r+0x20>)
 800bfdc:	4604      	mov	r4, r0
 800bfde:	4608      	mov	r0, r1
 800bfe0:	4611      	mov	r1, r2
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	602a      	str	r2, [r5, #0]
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	f7f4 faf7 	bl	80005da <_write>
 800bfec:	1c43      	adds	r3, r0, #1
 800bfee:	d102      	bne.n	800bff6 <_write_r+0x1e>
 800bff0:	682b      	ldr	r3, [r5, #0]
 800bff2:	b103      	cbz	r3, 800bff6 <_write_r+0x1e>
 800bff4:	6023      	str	r3, [r4, #0]
 800bff6:	bd38      	pop	{r3, r4, r5, pc}
 800bff8:	20004dcc 	.word	0x20004dcc

0800bffc <__errno>:
 800bffc:	4b01      	ldr	r3, [pc, #4]	; (800c004 <__errno+0x8>)
 800bffe:	6818      	ldr	r0, [r3, #0]
 800c000:	4770      	bx	lr
 800c002:	bf00      	nop
 800c004:	20000068 	.word	0x20000068

0800c008 <__libc_init_array>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	4d0d      	ldr	r5, [pc, #52]	; (800c040 <__libc_init_array+0x38>)
 800c00c:	4c0d      	ldr	r4, [pc, #52]	; (800c044 <__libc_init_array+0x3c>)
 800c00e:	1b64      	subs	r4, r4, r5
 800c010:	10a4      	asrs	r4, r4, #2
 800c012:	2600      	movs	r6, #0
 800c014:	42a6      	cmp	r6, r4
 800c016:	d109      	bne.n	800c02c <__libc_init_array+0x24>
 800c018:	4d0b      	ldr	r5, [pc, #44]	; (800c048 <__libc_init_array+0x40>)
 800c01a:	4c0c      	ldr	r4, [pc, #48]	; (800c04c <__libc_init_array+0x44>)
 800c01c:	f000 fd38 	bl	800ca90 <_init>
 800c020:	1b64      	subs	r4, r4, r5
 800c022:	10a4      	asrs	r4, r4, #2
 800c024:	2600      	movs	r6, #0
 800c026:	42a6      	cmp	r6, r4
 800c028:	d105      	bne.n	800c036 <__libc_init_array+0x2e>
 800c02a:	bd70      	pop	{r4, r5, r6, pc}
 800c02c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c030:	4798      	blx	r3
 800c032:	3601      	adds	r6, #1
 800c034:	e7ee      	b.n	800c014 <__libc_init_array+0xc>
 800c036:	f855 3b04 	ldr.w	r3, [r5], #4
 800c03a:	4798      	blx	r3
 800c03c:	3601      	adds	r6, #1
 800c03e:	e7f2      	b.n	800c026 <__libc_init_array+0x1e>
 800c040:	0800d16c 	.word	0x0800d16c
 800c044:	0800d16c 	.word	0x0800d16c
 800c048:	0800d16c 	.word	0x0800d16c
 800c04c:	0800d170 	.word	0x0800d170

0800c050 <__retarget_lock_init_recursive>:
 800c050:	4770      	bx	lr

0800c052 <__retarget_lock_acquire_recursive>:
 800c052:	4770      	bx	lr

0800c054 <__retarget_lock_release_recursive>:
 800c054:	4770      	bx	lr

0800c056 <memcpy>:
 800c056:	440a      	add	r2, r1
 800c058:	4291      	cmp	r1, r2
 800c05a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c05e:	d100      	bne.n	800c062 <memcpy+0xc>
 800c060:	4770      	bx	lr
 800c062:	b510      	push	{r4, lr}
 800c064:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c068:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c06c:	4291      	cmp	r1, r2
 800c06e:	d1f9      	bne.n	800c064 <memcpy+0xe>
 800c070:	bd10      	pop	{r4, pc}
	...

0800c074 <_free_r>:
 800c074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c076:	2900      	cmp	r1, #0
 800c078:	d044      	beq.n	800c104 <_free_r+0x90>
 800c07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c07e:	9001      	str	r0, [sp, #4]
 800c080:	2b00      	cmp	r3, #0
 800c082:	f1a1 0404 	sub.w	r4, r1, #4
 800c086:	bfb8      	it	lt
 800c088:	18e4      	addlt	r4, r4, r3
 800c08a:	f000 f8df 	bl	800c24c <__malloc_lock>
 800c08e:	4a1e      	ldr	r2, [pc, #120]	; (800c108 <_free_r+0x94>)
 800c090:	9801      	ldr	r0, [sp, #4]
 800c092:	6813      	ldr	r3, [r2, #0]
 800c094:	b933      	cbnz	r3, 800c0a4 <_free_r+0x30>
 800c096:	6063      	str	r3, [r4, #4]
 800c098:	6014      	str	r4, [r2, #0]
 800c09a:	b003      	add	sp, #12
 800c09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0a0:	f000 b8da 	b.w	800c258 <__malloc_unlock>
 800c0a4:	42a3      	cmp	r3, r4
 800c0a6:	d908      	bls.n	800c0ba <_free_r+0x46>
 800c0a8:	6825      	ldr	r5, [r4, #0]
 800c0aa:	1961      	adds	r1, r4, r5
 800c0ac:	428b      	cmp	r3, r1
 800c0ae:	bf01      	itttt	eq
 800c0b0:	6819      	ldreq	r1, [r3, #0]
 800c0b2:	685b      	ldreq	r3, [r3, #4]
 800c0b4:	1949      	addeq	r1, r1, r5
 800c0b6:	6021      	streq	r1, [r4, #0]
 800c0b8:	e7ed      	b.n	800c096 <_free_r+0x22>
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	685b      	ldr	r3, [r3, #4]
 800c0be:	b10b      	cbz	r3, 800c0c4 <_free_r+0x50>
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d9fa      	bls.n	800c0ba <_free_r+0x46>
 800c0c4:	6811      	ldr	r1, [r2, #0]
 800c0c6:	1855      	adds	r5, r2, r1
 800c0c8:	42a5      	cmp	r5, r4
 800c0ca:	d10b      	bne.n	800c0e4 <_free_r+0x70>
 800c0cc:	6824      	ldr	r4, [r4, #0]
 800c0ce:	4421      	add	r1, r4
 800c0d0:	1854      	adds	r4, r2, r1
 800c0d2:	42a3      	cmp	r3, r4
 800c0d4:	6011      	str	r1, [r2, #0]
 800c0d6:	d1e0      	bne.n	800c09a <_free_r+0x26>
 800c0d8:	681c      	ldr	r4, [r3, #0]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	6053      	str	r3, [r2, #4]
 800c0de:	440c      	add	r4, r1
 800c0e0:	6014      	str	r4, [r2, #0]
 800c0e2:	e7da      	b.n	800c09a <_free_r+0x26>
 800c0e4:	d902      	bls.n	800c0ec <_free_r+0x78>
 800c0e6:	230c      	movs	r3, #12
 800c0e8:	6003      	str	r3, [r0, #0]
 800c0ea:	e7d6      	b.n	800c09a <_free_r+0x26>
 800c0ec:	6825      	ldr	r5, [r4, #0]
 800c0ee:	1961      	adds	r1, r4, r5
 800c0f0:	428b      	cmp	r3, r1
 800c0f2:	bf04      	itt	eq
 800c0f4:	6819      	ldreq	r1, [r3, #0]
 800c0f6:	685b      	ldreq	r3, [r3, #4]
 800c0f8:	6063      	str	r3, [r4, #4]
 800c0fa:	bf04      	itt	eq
 800c0fc:	1949      	addeq	r1, r1, r5
 800c0fe:	6021      	streq	r1, [r4, #0]
 800c100:	6054      	str	r4, [r2, #4]
 800c102:	e7ca      	b.n	800c09a <_free_r+0x26>
 800c104:	b003      	add	sp, #12
 800c106:	bd30      	pop	{r4, r5, pc}
 800c108:	20004dd4 	.word	0x20004dd4

0800c10c <sbrk_aligned>:
 800c10c:	b570      	push	{r4, r5, r6, lr}
 800c10e:	4e0e      	ldr	r6, [pc, #56]	; (800c148 <sbrk_aligned+0x3c>)
 800c110:	460c      	mov	r4, r1
 800c112:	6831      	ldr	r1, [r6, #0]
 800c114:	4605      	mov	r5, r0
 800c116:	b911      	cbnz	r1, 800c11e <sbrk_aligned+0x12>
 800c118:	f000 fcaa 	bl	800ca70 <_sbrk_r>
 800c11c:	6030      	str	r0, [r6, #0]
 800c11e:	4621      	mov	r1, r4
 800c120:	4628      	mov	r0, r5
 800c122:	f000 fca5 	bl	800ca70 <_sbrk_r>
 800c126:	1c43      	adds	r3, r0, #1
 800c128:	d00a      	beq.n	800c140 <sbrk_aligned+0x34>
 800c12a:	1cc4      	adds	r4, r0, #3
 800c12c:	f024 0403 	bic.w	r4, r4, #3
 800c130:	42a0      	cmp	r0, r4
 800c132:	d007      	beq.n	800c144 <sbrk_aligned+0x38>
 800c134:	1a21      	subs	r1, r4, r0
 800c136:	4628      	mov	r0, r5
 800c138:	f000 fc9a 	bl	800ca70 <_sbrk_r>
 800c13c:	3001      	adds	r0, #1
 800c13e:	d101      	bne.n	800c144 <sbrk_aligned+0x38>
 800c140:	f04f 34ff 	mov.w	r4, #4294967295
 800c144:	4620      	mov	r0, r4
 800c146:	bd70      	pop	{r4, r5, r6, pc}
 800c148:	20004dd8 	.word	0x20004dd8

0800c14c <_malloc_r>:
 800c14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c150:	1ccd      	adds	r5, r1, #3
 800c152:	f025 0503 	bic.w	r5, r5, #3
 800c156:	3508      	adds	r5, #8
 800c158:	2d0c      	cmp	r5, #12
 800c15a:	bf38      	it	cc
 800c15c:	250c      	movcc	r5, #12
 800c15e:	2d00      	cmp	r5, #0
 800c160:	4607      	mov	r7, r0
 800c162:	db01      	blt.n	800c168 <_malloc_r+0x1c>
 800c164:	42a9      	cmp	r1, r5
 800c166:	d905      	bls.n	800c174 <_malloc_r+0x28>
 800c168:	230c      	movs	r3, #12
 800c16a:	603b      	str	r3, [r7, #0]
 800c16c:	2600      	movs	r6, #0
 800c16e:	4630      	mov	r0, r6
 800c170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c174:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c248 <_malloc_r+0xfc>
 800c178:	f000 f868 	bl	800c24c <__malloc_lock>
 800c17c:	f8d8 3000 	ldr.w	r3, [r8]
 800c180:	461c      	mov	r4, r3
 800c182:	bb5c      	cbnz	r4, 800c1dc <_malloc_r+0x90>
 800c184:	4629      	mov	r1, r5
 800c186:	4638      	mov	r0, r7
 800c188:	f7ff ffc0 	bl	800c10c <sbrk_aligned>
 800c18c:	1c43      	adds	r3, r0, #1
 800c18e:	4604      	mov	r4, r0
 800c190:	d155      	bne.n	800c23e <_malloc_r+0xf2>
 800c192:	f8d8 4000 	ldr.w	r4, [r8]
 800c196:	4626      	mov	r6, r4
 800c198:	2e00      	cmp	r6, #0
 800c19a:	d145      	bne.n	800c228 <_malloc_r+0xdc>
 800c19c:	2c00      	cmp	r4, #0
 800c19e:	d048      	beq.n	800c232 <_malloc_r+0xe6>
 800c1a0:	6823      	ldr	r3, [r4, #0]
 800c1a2:	4631      	mov	r1, r6
 800c1a4:	4638      	mov	r0, r7
 800c1a6:	eb04 0903 	add.w	r9, r4, r3
 800c1aa:	f000 fc61 	bl	800ca70 <_sbrk_r>
 800c1ae:	4581      	cmp	r9, r0
 800c1b0:	d13f      	bne.n	800c232 <_malloc_r+0xe6>
 800c1b2:	6821      	ldr	r1, [r4, #0]
 800c1b4:	1a6d      	subs	r5, r5, r1
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	4638      	mov	r0, r7
 800c1ba:	f7ff ffa7 	bl	800c10c <sbrk_aligned>
 800c1be:	3001      	adds	r0, #1
 800c1c0:	d037      	beq.n	800c232 <_malloc_r+0xe6>
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	442b      	add	r3, r5
 800c1c6:	6023      	str	r3, [r4, #0]
 800c1c8:	f8d8 3000 	ldr.w	r3, [r8]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d038      	beq.n	800c242 <_malloc_r+0xf6>
 800c1d0:	685a      	ldr	r2, [r3, #4]
 800c1d2:	42a2      	cmp	r2, r4
 800c1d4:	d12b      	bne.n	800c22e <_malloc_r+0xe2>
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	605a      	str	r2, [r3, #4]
 800c1da:	e00f      	b.n	800c1fc <_malloc_r+0xb0>
 800c1dc:	6822      	ldr	r2, [r4, #0]
 800c1de:	1b52      	subs	r2, r2, r5
 800c1e0:	d41f      	bmi.n	800c222 <_malloc_r+0xd6>
 800c1e2:	2a0b      	cmp	r2, #11
 800c1e4:	d917      	bls.n	800c216 <_malloc_r+0xca>
 800c1e6:	1961      	adds	r1, r4, r5
 800c1e8:	42a3      	cmp	r3, r4
 800c1ea:	6025      	str	r5, [r4, #0]
 800c1ec:	bf18      	it	ne
 800c1ee:	6059      	strne	r1, [r3, #4]
 800c1f0:	6863      	ldr	r3, [r4, #4]
 800c1f2:	bf08      	it	eq
 800c1f4:	f8c8 1000 	streq.w	r1, [r8]
 800c1f8:	5162      	str	r2, [r4, r5]
 800c1fa:	604b      	str	r3, [r1, #4]
 800c1fc:	4638      	mov	r0, r7
 800c1fe:	f104 060b 	add.w	r6, r4, #11
 800c202:	f000 f829 	bl	800c258 <__malloc_unlock>
 800c206:	f026 0607 	bic.w	r6, r6, #7
 800c20a:	1d23      	adds	r3, r4, #4
 800c20c:	1af2      	subs	r2, r6, r3
 800c20e:	d0ae      	beq.n	800c16e <_malloc_r+0x22>
 800c210:	1b9b      	subs	r3, r3, r6
 800c212:	50a3      	str	r3, [r4, r2]
 800c214:	e7ab      	b.n	800c16e <_malloc_r+0x22>
 800c216:	42a3      	cmp	r3, r4
 800c218:	6862      	ldr	r2, [r4, #4]
 800c21a:	d1dd      	bne.n	800c1d8 <_malloc_r+0x8c>
 800c21c:	f8c8 2000 	str.w	r2, [r8]
 800c220:	e7ec      	b.n	800c1fc <_malloc_r+0xb0>
 800c222:	4623      	mov	r3, r4
 800c224:	6864      	ldr	r4, [r4, #4]
 800c226:	e7ac      	b.n	800c182 <_malloc_r+0x36>
 800c228:	4634      	mov	r4, r6
 800c22a:	6876      	ldr	r6, [r6, #4]
 800c22c:	e7b4      	b.n	800c198 <_malloc_r+0x4c>
 800c22e:	4613      	mov	r3, r2
 800c230:	e7cc      	b.n	800c1cc <_malloc_r+0x80>
 800c232:	230c      	movs	r3, #12
 800c234:	603b      	str	r3, [r7, #0]
 800c236:	4638      	mov	r0, r7
 800c238:	f000 f80e 	bl	800c258 <__malloc_unlock>
 800c23c:	e797      	b.n	800c16e <_malloc_r+0x22>
 800c23e:	6025      	str	r5, [r4, #0]
 800c240:	e7dc      	b.n	800c1fc <_malloc_r+0xb0>
 800c242:	605b      	str	r3, [r3, #4]
 800c244:	deff      	udf	#255	; 0xff
 800c246:	bf00      	nop
 800c248:	20004dd4 	.word	0x20004dd4

0800c24c <__malloc_lock>:
 800c24c:	4801      	ldr	r0, [pc, #4]	; (800c254 <__malloc_lock+0x8>)
 800c24e:	f7ff bf00 	b.w	800c052 <__retarget_lock_acquire_recursive>
 800c252:	bf00      	nop
 800c254:	20004dd0 	.word	0x20004dd0

0800c258 <__malloc_unlock>:
 800c258:	4801      	ldr	r0, [pc, #4]	; (800c260 <__malloc_unlock+0x8>)
 800c25a:	f7ff befb 	b.w	800c054 <__retarget_lock_release_recursive>
 800c25e:	bf00      	nop
 800c260:	20004dd0 	.word	0x20004dd0

0800c264 <__sfputc_r>:
 800c264:	6893      	ldr	r3, [r2, #8]
 800c266:	3b01      	subs	r3, #1
 800c268:	2b00      	cmp	r3, #0
 800c26a:	b410      	push	{r4}
 800c26c:	6093      	str	r3, [r2, #8]
 800c26e:	da08      	bge.n	800c282 <__sfputc_r+0x1e>
 800c270:	6994      	ldr	r4, [r2, #24]
 800c272:	42a3      	cmp	r3, r4
 800c274:	db01      	blt.n	800c27a <__sfputc_r+0x16>
 800c276:	290a      	cmp	r1, #10
 800c278:	d103      	bne.n	800c282 <__sfputc_r+0x1e>
 800c27a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c27e:	f7ff bd84 	b.w	800bd8a <__swbuf_r>
 800c282:	6813      	ldr	r3, [r2, #0]
 800c284:	1c58      	adds	r0, r3, #1
 800c286:	6010      	str	r0, [r2, #0]
 800c288:	7019      	strb	r1, [r3, #0]
 800c28a:	4608      	mov	r0, r1
 800c28c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c290:	4770      	bx	lr

0800c292 <__sfputs_r>:
 800c292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c294:	4606      	mov	r6, r0
 800c296:	460f      	mov	r7, r1
 800c298:	4614      	mov	r4, r2
 800c29a:	18d5      	adds	r5, r2, r3
 800c29c:	42ac      	cmp	r4, r5
 800c29e:	d101      	bne.n	800c2a4 <__sfputs_r+0x12>
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	e007      	b.n	800c2b4 <__sfputs_r+0x22>
 800c2a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2a8:	463a      	mov	r2, r7
 800c2aa:	4630      	mov	r0, r6
 800c2ac:	f7ff ffda 	bl	800c264 <__sfputc_r>
 800c2b0:	1c43      	adds	r3, r0, #1
 800c2b2:	d1f3      	bne.n	800c29c <__sfputs_r+0xa>
 800c2b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c2b8 <_vfiprintf_r>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	460d      	mov	r5, r1
 800c2be:	b09d      	sub	sp, #116	; 0x74
 800c2c0:	4614      	mov	r4, r2
 800c2c2:	4698      	mov	r8, r3
 800c2c4:	4606      	mov	r6, r0
 800c2c6:	b118      	cbz	r0, 800c2d0 <_vfiprintf_r+0x18>
 800c2c8:	6a03      	ldr	r3, [r0, #32]
 800c2ca:	b90b      	cbnz	r3, 800c2d0 <_vfiprintf_r+0x18>
 800c2cc:	f7ff fc76 	bl	800bbbc <__sinit>
 800c2d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2d2:	07d9      	lsls	r1, r3, #31
 800c2d4:	d405      	bmi.n	800c2e2 <_vfiprintf_r+0x2a>
 800c2d6:	89ab      	ldrh	r3, [r5, #12]
 800c2d8:	059a      	lsls	r2, r3, #22
 800c2da:	d402      	bmi.n	800c2e2 <_vfiprintf_r+0x2a>
 800c2dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2de:	f7ff feb8 	bl	800c052 <__retarget_lock_acquire_recursive>
 800c2e2:	89ab      	ldrh	r3, [r5, #12]
 800c2e4:	071b      	lsls	r3, r3, #28
 800c2e6:	d501      	bpl.n	800c2ec <_vfiprintf_r+0x34>
 800c2e8:	692b      	ldr	r3, [r5, #16]
 800c2ea:	b99b      	cbnz	r3, 800c314 <_vfiprintf_r+0x5c>
 800c2ec:	4629      	mov	r1, r5
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	f7ff fd88 	bl	800be04 <__swsetup_r>
 800c2f4:	b170      	cbz	r0, 800c314 <_vfiprintf_r+0x5c>
 800c2f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2f8:	07dc      	lsls	r4, r3, #31
 800c2fa:	d504      	bpl.n	800c306 <_vfiprintf_r+0x4e>
 800c2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c300:	b01d      	add	sp, #116	; 0x74
 800c302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c306:	89ab      	ldrh	r3, [r5, #12]
 800c308:	0598      	lsls	r0, r3, #22
 800c30a:	d4f7      	bmi.n	800c2fc <_vfiprintf_r+0x44>
 800c30c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c30e:	f7ff fea1 	bl	800c054 <__retarget_lock_release_recursive>
 800c312:	e7f3      	b.n	800c2fc <_vfiprintf_r+0x44>
 800c314:	2300      	movs	r3, #0
 800c316:	9309      	str	r3, [sp, #36]	; 0x24
 800c318:	2320      	movs	r3, #32
 800c31a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c31e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c322:	2330      	movs	r3, #48	; 0x30
 800c324:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c4d8 <_vfiprintf_r+0x220>
 800c328:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c32c:	f04f 0901 	mov.w	r9, #1
 800c330:	4623      	mov	r3, r4
 800c332:	469a      	mov	sl, r3
 800c334:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c338:	b10a      	cbz	r2, 800c33e <_vfiprintf_r+0x86>
 800c33a:	2a25      	cmp	r2, #37	; 0x25
 800c33c:	d1f9      	bne.n	800c332 <_vfiprintf_r+0x7a>
 800c33e:	ebba 0b04 	subs.w	fp, sl, r4
 800c342:	d00b      	beq.n	800c35c <_vfiprintf_r+0xa4>
 800c344:	465b      	mov	r3, fp
 800c346:	4622      	mov	r2, r4
 800c348:	4629      	mov	r1, r5
 800c34a:	4630      	mov	r0, r6
 800c34c:	f7ff ffa1 	bl	800c292 <__sfputs_r>
 800c350:	3001      	adds	r0, #1
 800c352:	f000 80a9 	beq.w	800c4a8 <_vfiprintf_r+0x1f0>
 800c356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c358:	445a      	add	r2, fp
 800c35a:	9209      	str	r2, [sp, #36]	; 0x24
 800c35c:	f89a 3000 	ldrb.w	r3, [sl]
 800c360:	2b00      	cmp	r3, #0
 800c362:	f000 80a1 	beq.w	800c4a8 <_vfiprintf_r+0x1f0>
 800c366:	2300      	movs	r3, #0
 800c368:	f04f 32ff 	mov.w	r2, #4294967295
 800c36c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c370:	f10a 0a01 	add.w	sl, sl, #1
 800c374:	9304      	str	r3, [sp, #16]
 800c376:	9307      	str	r3, [sp, #28]
 800c378:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c37c:	931a      	str	r3, [sp, #104]	; 0x68
 800c37e:	4654      	mov	r4, sl
 800c380:	2205      	movs	r2, #5
 800c382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c386:	4854      	ldr	r0, [pc, #336]	; (800c4d8 <_vfiprintf_r+0x220>)
 800c388:	f7f3 ff32 	bl	80001f0 <memchr>
 800c38c:	9a04      	ldr	r2, [sp, #16]
 800c38e:	b9d8      	cbnz	r0, 800c3c8 <_vfiprintf_r+0x110>
 800c390:	06d1      	lsls	r1, r2, #27
 800c392:	bf44      	itt	mi
 800c394:	2320      	movmi	r3, #32
 800c396:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c39a:	0713      	lsls	r3, r2, #28
 800c39c:	bf44      	itt	mi
 800c39e:	232b      	movmi	r3, #43	; 0x2b
 800c3a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3a4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3a8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3aa:	d015      	beq.n	800c3d8 <_vfiprintf_r+0x120>
 800c3ac:	9a07      	ldr	r2, [sp, #28]
 800c3ae:	4654      	mov	r4, sl
 800c3b0:	2000      	movs	r0, #0
 800c3b2:	f04f 0c0a 	mov.w	ip, #10
 800c3b6:	4621      	mov	r1, r4
 800c3b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3bc:	3b30      	subs	r3, #48	; 0x30
 800c3be:	2b09      	cmp	r3, #9
 800c3c0:	d94d      	bls.n	800c45e <_vfiprintf_r+0x1a6>
 800c3c2:	b1b0      	cbz	r0, 800c3f2 <_vfiprintf_r+0x13a>
 800c3c4:	9207      	str	r2, [sp, #28]
 800c3c6:	e014      	b.n	800c3f2 <_vfiprintf_r+0x13a>
 800c3c8:	eba0 0308 	sub.w	r3, r0, r8
 800c3cc:	fa09 f303 	lsl.w	r3, r9, r3
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	9304      	str	r3, [sp, #16]
 800c3d4:	46a2      	mov	sl, r4
 800c3d6:	e7d2      	b.n	800c37e <_vfiprintf_r+0xc6>
 800c3d8:	9b03      	ldr	r3, [sp, #12]
 800c3da:	1d19      	adds	r1, r3, #4
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	9103      	str	r1, [sp, #12]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	bfbb      	ittet	lt
 800c3e4:	425b      	neglt	r3, r3
 800c3e6:	f042 0202 	orrlt.w	r2, r2, #2
 800c3ea:	9307      	strge	r3, [sp, #28]
 800c3ec:	9307      	strlt	r3, [sp, #28]
 800c3ee:	bfb8      	it	lt
 800c3f0:	9204      	strlt	r2, [sp, #16]
 800c3f2:	7823      	ldrb	r3, [r4, #0]
 800c3f4:	2b2e      	cmp	r3, #46	; 0x2e
 800c3f6:	d10c      	bne.n	800c412 <_vfiprintf_r+0x15a>
 800c3f8:	7863      	ldrb	r3, [r4, #1]
 800c3fa:	2b2a      	cmp	r3, #42	; 0x2a
 800c3fc:	d134      	bne.n	800c468 <_vfiprintf_r+0x1b0>
 800c3fe:	9b03      	ldr	r3, [sp, #12]
 800c400:	1d1a      	adds	r2, r3, #4
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	9203      	str	r2, [sp, #12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfb8      	it	lt
 800c40a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c40e:	3402      	adds	r4, #2
 800c410:	9305      	str	r3, [sp, #20]
 800c412:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c4e8 <_vfiprintf_r+0x230>
 800c416:	7821      	ldrb	r1, [r4, #0]
 800c418:	2203      	movs	r2, #3
 800c41a:	4650      	mov	r0, sl
 800c41c:	f7f3 fee8 	bl	80001f0 <memchr>
 800c420:	b138      	cbz	r0, 800c432 <_vfiprintf_r+0x17a>
 800c422:	9b04      	ldr	r3, [sp, #16]
 800c424:	eba0 000a 	sub.w	r0, r0, sl
 800c428:	2240      	movs	r2, #64	; 0x40
 800c42a:	4082      	lsls	r2, r0
 800c42c:	4313      	orrs	r3, r2
 800c42e:	3401      	adds	r4, #1
 800c430:	9304      	str	r3, [sp, #16]
 800c432:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c436:	4829      	ldr	r0, [pc, #164]	; (800c4dc <_vfiprintf_r+0x224>)
 800c438:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c43c:	2206      	movs	r2, #6
 800c43e:	f7f3 fed7 	bl	80001f0 <memchr>
 800c442:	2800      	cmp	r0, #0
 800c444:	d03f      	beq.n	800c4c6 <_vfiprintf_r+0x20e>
 800c446:	4b26      	ldr	r3, [pc, #152]	; (800c4e0 <_vfiprintf_r+0x228>)
 800c448:	bb1b      	cbnz	r3, 800c492 <_vfiprintf_r+0x1da>
 800c44a:	9b03      	ldr	r3, [sp, #12]
 800c44c:	3307      	adds	r3, #7
 800c44e:	f023 0307 	bic.w	r3, r3, #7
 800c452:	3308      	adds	r3, #8
 800c454:	9303      	str	r3, [sp, #12]
 800c456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c458:	443b      	add	r3, r7
 800c45a:	9309      	str	r3, [sp, #36]	; 0x24
 800c45c:	e768      	b.n	800c330 <_vfiprintf_r+0x78>
 800c45e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c462:	460c      	mov	r4, r1
 800c464:	2001      	movs	r0, #1
 800c466:	e7a6      	b.n	800c3b6 <_vfiprintf_r+0xfe>
 800c468:	2300      	movs	r3, #0
 800c46a:	3401      	adds	r4, #1
 800c46c:	9305      	str	r3, [sp, #20]
 800c46e:	4619      	mov	r1, r3
 800c470:	f04f 0c0a 	mov.w	ip, #10
 800c474:	4620      	mov	r0, r4
 800c476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c47a:	3a30      	subs	r2, #48	; 0x30
 800c47c:	2a09      	cmp	r2, #9
 800c47e:	d903      	bls.n	800c488 <_vfiprintf_r+0x1d0>
 800c480:	2b00      	cmp	r3, #0
 800c482:	d0c6      	beq.n	800c412 <_vfiprintf_r+0x15a>
 800c484:	9105      	str	r1, [sp, #20]
 800c486:	e7c4      	b.n	800c412 <_vfiprintf_r+0x15a>
 800c488:	fb0c 2101 	mla	r1, ip, r1, r2
 800c48c:	4604      	mov	r4, r0
 800c48e:	2301      	movs	r3, #1
 800c490:	e7f0      	b.n	800c474 <_vfiprintf_r+0x1bc>
 800c492:	ab03      	add	r3, sp, #12
 800c494:	9300      	str	r3, [sp, #0]
 800c496:	462a      	mov	r2, r5
 800c498:	4b12      	ldr	r3, [pc, #72]	; (800c4e4 <_vfiprintf_r+0x22c>)
 800c49a:	a904      	add	r1, sp, #16
 800c49c:	4630      	mov	r0, r6
 800c49e:	f3af 8000 	nop.w
 800c4a2:	4607      	mov	r7, r0
 800c4a4:	1c78      	adds	r0, r7, #1
 800c4a6:	d1d6      	bne.n	800c456 <_vfiprintf_r+0x19e>
 800c4a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4aa:	07d9      	lsls	r1, r3, #31
 800c4ac:	d405      	bmi.n	800c4ba <_vfiprintf_r+0x202>
 800c4ae:	89ab      	ldrh	r3, [r5, #12]
 800c4b0:	059a      	lsls	r2, r3, #22
 800c4b2:	d402      	bmi.n	800c4ba <_vfiprintf_r+0x202>
 800c4b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4b6:	f7ff fdcd 	bl	800c054 <__retarget_lock_release_recursive>
 800c4ba:	89ab      	ldrh	r3, [r5, #12]
 800c4bc:	065b      	lsls	r3, r3, #25
 800c4be:	f53f af1d 	bmi.w	800c2fc <_vfiprintf_r+0x44>
 800c4c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4c4:	e71c      	b.n	800c300 <_vfiprintf_r+0x48>
 800c4c6:	ab03      	add	r3, sp, #12
 800c4c8:	9300      	str	r3, [sp, #0]
 800c4ca:	462a      	mov	r2, r5
 800c4cc:	4b05      	ldr	r3, [pc, #20]	; (800c4e4 <_vfiprintf_r+0x22c>)
 800c4ce:	a904      	add	r1, sp, #16
 800c4d0:	4630      	mov	r0, r6
 800c4d2:	f000 f879 	bl	800c5c8 <_printf_i>
 800c4d6:	e7e4      	b.n	800c4a2 <_vfiprintf_r+0x1ea>
 800c4d8:	0800d131 	.word	0x0800d131
 800c4dc:	0800d13b 	.word	0x0800d13b
 800c4e0:	00000000 	.word	0x00000000
 800c4e4:	0800c293 	.word	0x0800c293
 800c4e8:	0800d137 	.word	0x0800d137

0800c4ec <_printf_common>:
 800c4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4f0:	4616      	mov	r6, r2
 800c4f2:	4699      	mov	r9, r3
 800c4f4:	688a      	ldr	r2, [r1, #8]
 800c4f6:	690b      	ldr	r3, [r1, #16]
 800c4f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	bfb8      	it	lt
 800c500:	4613      	movlt	r3, r2
 800c502:	6033      	str	r3, [r6, #0]
 800c504:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c508:	4607      	mov	r7, r0
 800c50a:	460c      	mov	r4, r1
 800c50c:	b10a      	cbz	r2, 800c512 <_printf_common+0x26>
 800c50e:	3301      	adds	r3, #1
 800c510:	6033      	str	r3, [r6, #0]
 800c512:	6823      	ldr	r3, [r4, #0]
 800c514:	0699      	lsls	r1, r3, #26
 800c516:	bf42      	ittt	mi
 800c518:	6833      	ldrmi	r3, [r6, #0]
 800c51a:	3302      	addmi	r3, #2
 800c51c:	6033      	strmi	r3, [r6, #0]
 800c51e:	6825      	ldr	r5, [r4, #0]
 800c520:	f015 0506 	ands.w	r5, r5, #6
 800c524:	d106      	bne.n	800c534 <_printf_common+0x48>
 800c526:	f104 0a19 	add.w	sl, r4, #25
 800c52a:	68e3      	ldr	r3, [r4, #12]
 800c52c:	6832      	ldr	r2, [r6, #0]
 800c52e:	1a9b      	subs	r3, r3, r2
 800c530:	42ab      	cmp	r3, r5
 800c532:	dc26      	bgt.n	800c582 <_printf_common+0x96>
 800c534:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c538:	1e13      	subs	r3, r2, #0
 800c53a:	6822      	ldr	r2, [r4, #0]
 800c53c:	bf18      	it	ne
 800c53e:	2301      	movne	r3, #1
 800c540:	0692      	lsls	r2, r2, #26
 800c542:	d42b      	bmi.n	800c59c <_printf_common+0xb0>
 800c544:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c548:	4649      	mov	r1, r9
 800c54a:	4638      	mov	r0, r7
 800c54c:	47c0      	blx	r8
 800c54e:	3001      	adds	r0, #1
 800c550:	d01e      	beq.n	800c590 <_printf_common+0xa4>
 800c552:	6823      	ldr	r3, [r4, #0]
 800c554:	6922      	ldr	r2, [r4, #16]
 800c556:	f003 0306 	and.w	r3, r3, #6
 800c55a:	2b04      	cmp	r3, #4
 800c55c:	bf02      	ittt	eq
 800c55e:	68e5      	ldreq	r5, [r4, #12]
 800c560:	6833      	ldreq	r3, [r6, #0]
 800c562:	1aed      	subeq	r5, r5, r3
 800c564:	68a3      	ldr	r3, [r4, #8]
 800c566:	bf0c      	ite	eq
 800c568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c56c:	2500      	movne	r5, #0
 800c56e:	4293      	cmp	r3, r2
 800c570:	bfc4      	itt	gt
 800c572:	1a9b      	subgt	r3, r3, r2
 800c574:	18ed      	addgt	r5, r5, r3
 800c576:	2600      	movs	r6, #0
 800c578:	341a      	adds	r4, #26
 800c57a:	42b5      	cmp	r5, r6
 800c57c:	d11a      	bne.n	800c5b4 <_printf_common+0xc8>
 800c57e:	2000      	movs	r0, #0
 800c580:	e008      	b.n	800c594 <_printf_common+0xa8>
 800c582:	2301      	movs	r3, #1
 800c584:	4652      	mov	r2, sl
 800c586:	4649      	mov	r1, r9
 800c588:	4638      	mov	r0, r7
 800c58a:	47c0      	blx	r8
 800c58c:	3001      	adds	r0, #1
 800c58e:	d103      	bne.n	800c598 <_printf_common+0xac>
 800c590:	f04f 30ff 	mov.w	r0, #4294967295
 800c594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c598:	3501      	adds	r5, #1
 800c59a:	e7c6      	b.n	800c52a <_printf_common+0x3e>
 800c59c:	18e1      	adds	r1, r4, r3
 800c59e:	1c5a      	adds	r2, r3, #1
 800c5a0:	2030      	movs	r0, #48	; 0x30
 800c5a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5a6:	4422      	add	r2, r4
 800c5a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c5ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c5b0:	3302      	adds	r3, #2
 800c5b2:	e7c7      	b.n	800c544 <_printf_common+0x58>
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	4622      	mov	r2, r4
 800c5b8:	4649      	mov	r1, r9
 800c5ba:	4638      	mov	r0, r7
 800c5bc:	47c0      	blx	r8
 800c5be:	3001      	adds	r0, #1
 800c5c0:	d0e6      	beq.n	800c590 <_printf_common+0xa4>
 800c5c2:	3601      	adds	r6, #1
 800c5c4:	e7d9      	b.n	800c57a <_printf_common+0x8e>
	...

0800c5c8 <_printf_i>:
 800c5c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5cc:	7e0f      	ldrb	r7, [r1, #24]
 800c5ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c5d0:	2f78      	cmp	r7, #120	; 0x78
 800c5d2:	4691      	mov	r9, r2
 800c5d4:	4680      	mov	r8, r0
 800c5d6:	460c      	mov	r4, r1
 800c5d8:	469a      	mov	sl, r3
 800c5da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c5de:	d807      	bhi.n	800c5f0 <_printf_i+0x28>
 800c5e0:	2f62      	cmp	r7, #98	; 0x62
 800c5e2:	d80a      	bhi.n	800c5fa <_printf_i+0x32>
 800c5e4:	2f00      	cmp	r7, #0
 800c5e6:	f000 80d4 	beq.w	800c792 <_printf_i+0x1ca>
 800c5ea:	2f58      	cmp	r7, #88	; 0x58
 800c5ec:	f000 80c0 	beq.w	800c770 <_printf_i+0x1a8>
 800c5f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c5f8:	e03a      	b.n	800c670 <_printf_i+0xa8>
 800c5fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c5fe:	2b15      	cmp	r3, #21
 800c600:	d8f6      	bhi.n	800c5f0 <_printf_i+0x28>
 800c602:	a101      	add	r1, pc, #4	; (adr r1, 800c608 <_printf_i+0x40>)
 800c604:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c608:	0800c661 	.word	0x0800c661
 800c60c:	0800c675 	.word	0x0800c675
 800c610:	0800c5f1 	.word	0x0800c5f1
 800c614:	0800c5f1 	.word	0x0800c5f1
 800c618:	0800c5f1 	.word	0x0800c5f1
 800c61c:	0800c5f1 	.word	0x0800c5f1
 800c620:	0800c675 	.word	0x0800c675
 800c624:	0800c5f1 	.word	0x0800c5f1
 800c628:	0800c5f1 	.word	0x0800c5f1
 800c62c:	0800c5f1 	.word	0x0800c5f1
 800c630:	0800c5f1 	.word	0x0800c5f1
 800c634:	0800c779 	.word	0x0800c779
 800c638:	0800c6a1 	.word	0x0800c6a1
 800c63c:	0800c733 	.word	0x0800c733
 800c640:	0800c5f1 	.word	0x0800c5f1
 800c644:	0800c5f1 	.word	0x0800c5f1
 800c648:	0800c79b 	.word	0x0800c79b
 800c64c:	0800c5f1 	.word	0x0800c5f1
 800c650:	0800c6a1 	.word	0x0800c6a1
 800c654:	0800c5f1 	.word	0x0800c5f1
 800c658:	0800c5f1 	.word	0x0800c5f1
 800c65c:	0800c73b 	.word	0x0800c73b
 800c660:	682b      	ldr	r3, [r5, #0]
 800c662:	1d1a      	adds	r2, r3, #4
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	602a      	str	r2, [r5, #0]
 800c668:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c66c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c670:	2301      	movs	r3, #1
 800c672:	e09f      	b.n	800c7b4 <_printf_i+0x1ec>
 800c674:	6820      	ldr	r0, [r4, #0]
 800c676:	682b      	ldr	r3, [r5, #0]
 800c678:	0607      	lsls	r7, r0, #24
 800c67a:	f103 0104 	add.w	r1, r3, #4
 800c67e:	6029      	str	r1, [r5, #0]
 800c680:	d501      	bpl.n	800c686 <_printf_i+0xbe>
 800c682:	681e      	ldr	r6, [r3, #0]
 800c684:	e003      	b.n	800c68e <_printf_i+0xc6>
 800c686:	0646      	lsls	r6, r0, #25
 800c688:	d5fb      	bpl.n	800c682 <_printf_i+0xba>
 800c68a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c68e:	2e00      	cmp	r6, #0
 800c690:	da03      	bge.n	800c69a <_printf_i+0xd2>
 800c692:	232d      	movs	r3, #45	; 0x2d
 800c694:	4276      	negs	r6, r6
 800c696:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c69a:	485a      	ldr	r0, [pc, #360]	; (800c804 <_printf_i+0x23c>)
 800c69c:	230a      	movs	r3, #10
 800c69e:	e012      	b.n	800c6c6 <_printf_i+0xfe>
 800c6a0:	682b      	ldr	r3, [r5, #0]
 800c6a2:	6820      	ldr	r0, [r4, #0]
 800c6a4:	1d19      	adds	r1, r3, #4
 800c6a6:	6029      	str	r1, [r5, #0]
 800c6a8:	0605      	lsls	r5, r0, #24
 800c6aa:	d501      	bpl.n	800c6b0 <_printf_i+0xe8>
 800c6ac:	681e      	ldr	r6, [r3, #0]
 800c6ae:	e002      	b.n	800c6b6 <_printf_i+0xee>
 800c6b0:	0641      	lsls	r1, r0, #25
 800c6b2:	d5fb      	bpl.n	800c6ac <_printf_i+0xe4>
 800c6b4:	881e      	ldrh	r6, [r3, #0]
 800c6b6:	4853      	ldr	r0, [pc, #332]	; (800c804 <_printf_i+0x23c>)
 800c6b8:	2f6f      	cmp	r7, #111	; 0x6f
 800c6ba:	bf0c      	ite	eq
 800c6bc:	2308      	moveq	r3, #8
 800c6be:	230a      	movne	r3, #10
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c6c6:	6865      	ldr	r5, [r4, #4]
 800c6c8:	60a5      	str	r5, [r4, #8]
 800c6ca:	2d00      	cmp	r5, #0
 800c6cc:	bfa2      	ittt	ge
 800c6ce:	6821      	ldrge	r1, [r4, #0]
 800c6d0:	f021 0104 	bicge.w	r1, r1, #4
 800c6d4:	6021      	strge	r1, [r4, #0]
 800c6d6:	b90e      	cbnz	r6, 800c6dc <_printf_i+0x114>
 800c6d8:	2d00      	cmp	r5, #0
 800c6da:	d04b      	beq.n	800c774 <_printf_i+0x1ac>
 800c6dc:	4615      	mov	r5, r2
 800c6de:	fbb6 f1f3 	udiv	r1, r6, r3
 800c6e2:	fb03 6711 	mls	r7, r3, r1, r6
 800c6e6:	5dc7      	ldrb	r7, [r0, r7]
 800c6e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c6ec:	4637      	mov	r7, r6
 800c6ee:	42bb      	cmp	r3, r7
 800c6f0:	460e      	mov	r6, r1
 800c6f2:	d9f4      	bls.n	800c6de <_printf_i+0x116>
 800c6f4:	2b08      	cmp	r3, #8
 800c6f6:	d10b      	bne.n	800c710 <_printf_i+0x148>
 800c6f8:	6823      	ldr	r3, [r4, #0]
 800c6fa:	07de      	lsls	r6, r3, #31
 800c6fc:	d508      	bpl.n	800c710 <_printf_i+0x148>
 800c6fe:	6923      	ldr	r3, [r4, #16]
 800c700:	6861      	ldr	r1, [r4, #4]
 800c702:	4299      	cmp	r1, r3
 800c704:	bfde      	ittt	le
 800c706:	2330      	movle	r3, #48	; 0x30
 800c708:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c70c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c710:	1b52      	subs	r2, r2, r5
 800c712:	6122      	str	r2, [r4, #16]
 800c714:	f8cd a000 	str.w	sl, [sp]
 800c718:	464b      	mov	r3, r9
 800c71a:	aa03      	add	r2, sp, #12
 800c71c:	4621      	mov	r1, r4
 800c71e:	4640      	mov	r0, r8
 800c720:	f7ff fee4 	bl	800c4ec <_printf_common>
 800c724:	3001      	adds	r0, #1
 800c726:	d14a      	bne.n	800c7be <_printf_i+0x1f6>
 800c728:	f04f 30ff 	mov.w	r0, #4294967295
 800c72c:	b004      	add	sp, #16
 800c72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c732:	6823      	ldr	r3, [r4, #0]
 800c734:	f043 0320 	orr.w	r3, r3, #32
 800c738:	6023      	str	r3, [r4, #0]
 800c73a:	4833      	ldr	r0, [pc, #204]	; (800c808 <_printf_i+0x240>)
 800c73c:	2778      	movs	r7, #120	; 0x78
 800c73e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c742:	6823      	ldr	r3, [r4, #0]
 800c744:	6829      	ldr	r1, [r5, #0]
 800c746:	061f      	lsls	r7, r3, #24
 800c748:	f851 6b04 	ldr.w	r6, [r1], #4
 800c74c:	d402      	bmi.n	800c754 <_printf_i+0x18c>
 800c74e:	065f      	lsls	r7, r3, #25
 800c750:	bf48      	it	mi
 800c752:	b2b6      	uxthmi	r6, r6
 800c754:	07df      	lsls	r7, r3, #31
 800c756:	bf48      	it	mi
 800c758:	f043 0320 	orrmi.w	r3, r3, #32
 800c75c:	6029      	str	r1, [r5, #0]
 800c75e:	bf48      	it	mi
 800c760:	6023      	strmi	r3, [r4, #0]
 800c762:	b91e      	cbnz	r6, 800c76c <_printf_i+0x1a4>
 800c764:	6823      	ldr	r3, [r4, #0]
 800c766:	f023 0320 	bic.w	r3, r3, #32
 800c76a:	6023      	str	r3, [r4, #0]
 800c76c:	2310      	movs	r3, #16
 800c76e:	e7a7      	b.n	800c6c0 <_printf_i+0xf8>
 800c770:	4824      	ldr	r0, [pc, #144]	; (800c804 <_printf_i+0x23c>)
 800c772:	e7e4      	b.n	800c73e <_printf_i+0x176>
 800c774:	4615      	mov	r5, r2
 800c776:	e7bd      	b.n	800c6f4 <_printf_i+0x12c>
 800c778:	682b      	ldr	r3, [r5, #0]
 800c77a:	6826      	ldr	r6, [r4, #0]
 800c77c:	6961      	ldr	r1, [r4, #20]
 800c77e:	1d18      	adds	r0, r3, #4
 800c780:	6028      	str	r0, [r5, #0]
 800c782:	0635      	lsls	r5, r6, #24
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	d501      	bpl.n	800c78c <_printf_i+0x1c4>
 800c788:	6019      	str	r1, [r3, #0]
 800c78a:	e002      	b.n	800c792 <_printf_i+0x1ca>
 800c78c:	0670      	lsls	r0, r6, #25
 800c78e:	d5fb      	bpl.n	800c788 <_printf_i+0x1c0>
 800c790:	8019      	strh	r1, [r3, #0]
 800c792:	2300      	movs	r3, #0
 800c794:	6123      	str	r3, [r4, #16]
 800c796:	4615      	mov	r5, r2
 800c798:	e7bc      	b.n	800c714 <_printf_i+0x14c>
 800c79a:	682b      	ldr	r3, [r5, #0]
 800c79c:	1d1a      	adds	r2, r3, #4
 800c79e:	602a      	str	r2, [r5, #0]
 800c7a0:	681d      	ldr	r5, [r3, #0]
 800c7a2:	6862      	ldr	r2, [r4, #4]
 800c7a4:	2100      	movs	r1, #0
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	f7f3 fd22 	bl	80001f0 <memchr>
 800c7ac:	b108      	cbz	r0, 800c7b2 <_printf_i+0x1ea>
 800c7ae:	1b40      	subs	r0, r0, r5
 800c7b0:	6060      	str	r0, [r4, #4]
 800c7b2:	6863      	ldr	r3, [r4, #4]
 800c7b4:	6123      	str	r3, [r4, #16]
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7bc:	e7aa      	b.n	800c714 <_printf_i+0x14c>
 800c7be:	6923      	ldr	r3, [r4, #16]
 800c7c0:	462a      	mov	r2, r5
 800c7c2:	4649      	mov	r1, r9
 800c7c4:	4640      	mov	r0, r8
 800c7c6:	47d0      	blx	sl
 800c7c8:	3001      	adds	r0, #1
 800c7ca:	d0ad      	beq.n	800c728 <_printf_i+0x160>
 800c7cc:	6823      	ldr	r3, [r4, #0]
 800c7ce:	079b      	lsls	r3, r3, #30
 800c7d0:	d413      	bmi.n	800c7fa <_printf_i+0x232>
 800c7d2:	68e0      	ldr	r0, [r4, #12]
 800c7d4:	9b03      	ldr	r3, [sp, #12]
 800c7d6:	4298      	cmp	r0, r3
 800c7d8:	bfb8      	it	lt
 800c7da:	4618      	movlt	r0, r3
 800c7dc:	e7a6      	b.n	800c72c <_printf_i+0x164>
 800c7de:	2301      	movs	r3, #1
 800c7e0:	4632      	mov	r2, r6
 800c7e2:	4649      	mov	r1, r9
 800c7e4:	4640      	mov	r0, r8
 800c7e6:	47d0      	blx	sl
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	d09d      	beq.n	800c728 <_printf_i+0x160>
 800c7ec:	3501      	adds	r5, #1
 800c7ee:	68e3      	ldr	r3, [r4, #12]
 800c7f0:	9903      	ldr	r1, [sp, #12]
 800c7f2:	1a5b      	subs	r3, r3, r1
 800c7f4:	42ab      	cmp	r3, r5
 800c7f6:	dcf2      	bgt.n	800c7de <_printf_i+0x216>
 800c7f8:	e7eb      	b.n	800c7d2 <_printf_i+0x20a>
 800c7fa:	2500      	movs	r5, #0
 800c7fc:	f104 0619 	add.w	r6, r4, #25
 800c800:	e7f5      	b.n	800c7ee <_printf_i+0x226>
 800c802:	bf00      	nop
 800c804:	0800d142 	.word	0x0800d142
 800c808:	0800d153 	.word	0x0800d153

0800c80c <__sflush_r>:
 800c80c:	898a      	ldrh	r2, [r1, #12]
 800c80e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c812:	4605      	mov	r5, r0
 800c814:	0710      	lsls	r0, r2, #28
 800c816:	460c      	mov	r4, r1
 800c818:	d458      	bmi.n	800c8cc <__sflush_r+0xc0>
 800c81a:	684b      	ldr	r3, [r1, #4]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	dc05      	bgt.n	800c82c <__sflush_r+0x20>
 800c820:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c822:	2b00      	cmp	r3, #0
 800c824:	dc02      	bgt.n	800c82c <__sflush_r+0x20>
 800c826:	2000      	movs	r0, #0
 800c828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c82c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c82e:	2e00      	cmp	r6, #0
 800c830:	d0f9      	beq.n	800c826 <__sflush_r+0x1a>
 800c832:	2300      	movs	r3, #0
 800c834:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c838:	682f      	ldr	r7, [r5, #0]
 800c83a:	6a21      	ldr	r1, [r4, #32]
 800c83c:	602b      	str	r3, [r5, #0]
 800c83e:	d032      	beq.n	800c8a6 <__sflush_r+0x9a>
 800c840:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	075a      	lsls	r2, r3, #29
 800c846:	d505      	bpl.n	800c854 <__sflush_r+0x48>
 800c848:	6863      	ldr	r3, [r4, #4]
 800c84a:	1ac0      	subs	r0, r0, r3
 800c84c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c84e:	b10b      	cbz	r3, 800c854 <__sflush_r+0x48>
 800c850:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c852:	1ac0      	subs	r0, r0, r3
 800c854:	2300      	movs	r3, #0
 800c856:	4602      	mov	r2, r0
 800c858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c85a:	6a21      	ldr	r1, [r4, #32]
 800c85c:	4628      	mov	r0, r5
 800c85e:	47b0      	blx	r6
 800c860:	1c43      	adds	r3, r0, #1
 800c862:	89a3      	ldrh	r3, [r4, #12]
 800c864:	d106      	bne.n	800c874 <__sflush_r+0x68>
 800c866:	6829      	ldr	r1, [r5, #0]
 800c868:	291d      	cmp	r1, #29
 800c86a:	d82b      	bhi.n	800c8c4 <__sflush_r+0xb8>
 800c86c:	4a29      	ldr	r2, [pc, #164]	; (800c914 <__sflush_r+0x108>)
 800c86e:	410a      	asrs	r2, r1
 800c870:	07d6      	lsls	r6, r2, #31
 800c872:	d427      	bmi.n	800c8c4 <__sflush_r+0xb8>
 800c874:	2200      	movs	r2, #0
 800c876:	6062      	str	r2, [r4, #4]
 800c878:	04d9      	lsls	r1, r3, #19
 800c87a:	6922      	ldr	r2, [r4, #16]
 800c87c:	6022      	str	r2, [r4, #0]
 800c87e:	d504      	bpl.n	800c88a <__sflush_r+0x7e>
 800c880:	1c42      	adds	r2, r0, #1
 800c882:	d101      	bne.n	800c888 <__sflush_r+0x7c>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	b903      	cbnz	r3, 800c88a <__sflush_r+0x7e>
 800c888:	6560      	str	r0, [r4, #84]	; 0x54
 800c88a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c88c:	602f      	str	r7, [r5, #0]
 800c88e:	2900      	cmp	r1, #0
 800c890:	d0c9      	beq.n	800c826 <__sflush_r+0x1a>
 800c892:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c896:	4299      	cmp	r1, r3
 800c898:	d002      	beq.n	800c8a0 <__sflush_r+0x94>
 800c89a:	4628      	mov	r0, r5
 800c89c:	f7ff fbea 	bl	800c074 <_free_r>
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	6360      	str	r0, [r4, #52]	; 0x34
 800c8a4:	e7c0      	b.n	800c828 <__sflush_r+0x1c>
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	47b0      	blx	r6
 800c8ac:	1c41      	adds	r1, r0, #1
 800c8ae:	d1c8      	bne.n	800c842 <__sflush_r+0x36>
 800c8b0:	682b      	ldr	r3, [r5, #0]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d0c5      	beq.n	800c842 <__sflush_r+0x36>
 800c8b6:	2b1d      	cmp	r3, #29
 800c8b8:	d001      	beq.n	800c8be <__sflush_r+0xb2>
 800c8ba:	2b16      	cmp	r3, #22
 800c8bc:	d101      	bne.n	800c8c2 <__sflush_r+0xb6>
 800c8be:	602f      	str	r7, [r5, #0]
 800c8c0:	e7b1      	b.n	800c826 <__sflush_r+0x1a>
 800c8c2:	89a3      	ldrh	r3, [r4, #12]
 800c8c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8c8:	81a3      	strh	r3, [r4, #12]
 800c8ca:	e7ad      	b.n	800c828 <__sflush_r+0x1c>
 800c8cc:	690f      	ldr	r7, [r1, #16]
 800c8ce:	2f00      	cmp	r7, #0
 800c8d0:	d0a9      	beq.n	800c826 <__sflush_r+0x1a>
 800c8d2:	0793      	lsls	r3, r2, #30
 800c8d4:	680e      	ldr	r6, [r1, #0]
 800c8d6:	bf08      	it	eq
 800c8d8:	694b      	ldreq	r3, [r1, #20]
 800c8da:	600f      	str	r7, [r1, #0]
 800c8dc:	bf18      	it	ne
 800c8de:	2300      	movne	r3, #0
 800c8e0:	eba6 0807 	sub.w	r8, r6, r7
 800c8e4:	608b      	str	r3, [r1, #8]
 800c8e6:	f1b8 0f00 	cmp.w	r8, #0
 800c8ea:	dd9c      	ble.n	800c826 <__sflush_r+0x1a>
 800c8ec:	6a21      	ldr	r1, [r4, #32]
 800c8ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8f0:	4643      	mov	r3, r8
 800c8f2:	463a      	mov	r2, r7
 800c8f4:	4628      	mov	r0, r5
 800c8f6:	47b0      	blx	r6
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	dc06      	bgt.n	800c90a <__sflush_r+0xfe>
 800c8fc:	89a3      	ldrh	r3, [r4, #12]
 800c8fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c902:	81a3      	strh	r3, [r4, #12]
 800c904:	f04f 30ff 	mov.w	r0, #4294967295
 800c908:	e78e      	b.n	800c828 <__sflush_r+0x1c>
 800c90a:	4407      	add	r7, r0
 800c90c:	eba8 0800 	sub.w	r8, r8, r0
 800c910:	e7e9      	b.n	800c8e6 <__sflush_r+0xda>
 800c912:	bf00      	nop
 800c914:	dfbffffe 	.word	0xdfbffffe

0800c918 <_fflush_r>:
 800c918:	b538      	push	{r3, r4, r5, lr}
 800c91a:	690b      	ldr	r3, [r1, #16]
 800c91c:	4605      	mov	r5, r0
 800c91e:	460c      	mov	r4, r1
 800c920:	b913      	cbnz	r3, 800c928 <_fflush_r+0x10>
 800c922:	2500      	movs	r5, #0
 800c924:	4628      	mov	r0, r5
 800c926:	bd38      	pop	{r3, r4, r5, pc}
 800c928:	b118      	cbz	r0, 800c932 <_fflush_r+0x1a>
 800c92a:	6a03      	ldr	r3, [r0, #32]
 800c92c:	b90b      	cbnz	r3, 800c932 <_fflush_r+0x1a>
 800c92e:	f7ff f945 	bl	800bbbc <__sinit>
 800c932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d0f3      	beq.n	800c922 <_fflush_r+0xa>
 800c93a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c93c:	07d0      	lsls	r0, r2, #31
 800c93e:	d404      	bmi.n	800c94a <_fflush_r+0x32>
 800c940:	0599      	lsls	r1, r3, #22
 800c942:	d402      	bmi.n	800c94a <_fflush_r+0x32>
 800c944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c946:	f7ff fb84 	bl	800c052 <__retarget_lock_acquire_recursive>
 800c94a:	4628      	mov	r0, r5
 800c94c:	4621      	mov	r1, r4
 800c94e:	f7ff ff5d 	bl	800c80c <__sflush_r>
 800c952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c954:	07da      	lsls	r2, r3, #31
 800c956:	4605      	mov	r5, r0
 800c958:	d4e4      	bmi.n	800c924 <_fflush_r+0xc>
 800c95a:	89a3      	ldrh	r3, [r4, #12]
 800c95c:	059b      	lsls	r3, r3, #22
 800c95e:	d4e1      	bmi.n	800c924 <_fflush_r+0xc>
 800c960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c962:	f7ff fb77 	bl	800c054 <__retarget_lock_release_recursive>
 800c966:	e7dd      	b.n	800c924 <_fflush_r+0xc>

0800c968 <__swhatbuf_r>:
 800c968:	b570      	push	{r4, r5, r6, lr}
 800c96a:	460c      	mov	r4, r1
 800c96c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c970:	2900      	cmp	r1, #0
 800c972:	b096      	sub	sp, #88	; 0x58
 800c974:	4615      	mov	r5, r2
 800c976:	461e      	mov	r6, r3
 800c978:	da0d      	bge.n	800c996 <__swhatbuf_r+0x2e>
 800c97a:	89a3      	ldrh	r3, [r4, #12]
 800c97c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c980:	f04f 0100 	mov.w	r1, #0
 800c984:	bf0c      	ite	eq
 800c986:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c98a:	2340      	movne	r3, #64	; 0x40
 800c98c:	2000      	movs	r0, #0
 800c98e:	6031      	str	r1, [r6, #0]
 800c990:	602b      	str	r3, [r5, #0]
 800c992:	b016      	add	sp, #88	; 0x58
 800c994:	bd70      	pop	{r4, r5, r6, pc}
 800c996:	466a      	mov	r2, sp
 800c998:	f000 f848 	bl	800ca2c <_fstat_r>
 800c99c:	2800      	cmp	r0, #0
 800c99e:	dbec      	blt.n	800c97a <__swhatbuf_r+0x12>
 800c9a0:	9901      	ldr	r1, [sp, #4]
 800c9a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c9a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c9aa:	4259      	negs	r1, r3
 800c9ac:	4159      	adcs	r1, r3
 800c9ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9b2:	e7eb      	b.n	800c98c <__swhatbuf_r+0x24>

0800c9b4 <__smakebuf_r>:
 800c9b4:	898b      	ldrh	r3, [r1, #12]
 800c9b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9b8:	079d      	lsls	r5, r3, #30
 800c9ba:	4606      	mov	r6, r0
 800c9bc:	460c      	mov	r4, r1
 800c9be:	d507      	bpl.n	800c9d0 <__smakebuf_r+0x1c>
 800c9c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c9c4:	6023      	str	r3, [r4, #0]
 800c9c6:	6123      	str	r3, [r4, #16]
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	6163      	str	r3, [r4, #20]
 800c9cc:	b002      	add	sp, #8
 800c9ce:	bd70      	pop	{r4, r5, r6, pc}
 800c9d0:	ab01      	add	r3, sp, #4
 800c9d2:	466a      	mov	r2, sp
 800c9d4:	f7ff ffc8 	bl	800c968 <__swhatbuf_r>
 800c9d8:	9900      	ldr	r1, [sp, #0]
 800c9da:	4605      	mov	r5, r0
 800c9dc:	4630      	mov	r0, r6
 800c9de:	f7ff fbb5 	bl	800c14c <_malloc_r>
 800c9e2:	b948      	cbnz	r0, 800c9f8 <__smakebuf_r+0x44>
 800c9e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9e8:	059a      	lsls	r2, r3, #22
 800c9ea:	d4ef      	bmi.n	800c9cc <__smakebuf_r+0x18>
 800c9ec:	f023 0303 	bic.w	r3, r3, #3
 800c9f0:	f043 0302 	orr.w	r3, r3, #2
 800c9f4:	81a3      	strh	r3, [r4, #12]
 800c9f6:	e7e3      	b.n	800c9c0 <__smakebuf_r+0xc>
 800c9f8:	89a3      	ldrh	r3, [r4, #12]
 800c9fa:	6020      	str	r0, [r4, #0]
 800c9fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca00:	81a3      	strh	r3, [r4, #12]
 800ca02:	9b00      	ldr	r3, [sp, #0]
 800ca04:	6163      	str	r3, [r4, #20]
 800ca06:	9b01      	ldr	r3, [sp, #4]
 800ca08:	6120      	str	r0, [r4, #16]
 800ca0a:	b15b      	cbz	r3, 800ca24 <__smakebuf_r+0x70>
 800ca0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca10:	4630      	mov	r0, r6
 800ca12:	f000 f81d 	bl	800ca50 <_isatty_r>
 800ca16:	b128      	cbz	r0, 800ca24 <__smakebuf_r+0x70>
 800ca18:	89a3      	ldrh	r3, [r4, #12]
 800ca1a:	f023 0303 	bic.w	r3, r3, #3
 800ca1e:	f043 0301 	orr.w	r3, r3, #1
 800ca22:	81a3      	strh	r3, [r4, #12]
 800ca24:	89a3      	ldrh	r3, [r4, #12]
 800ca26:	431d      	orrs	r5, r3
 800ca28:	81a5      	strh	r5, [r4, #12]
 800ca2a:	e7cf      	b.n	800c9cc <__smakebuf_r+0x18>

0800ca2c <_fstat_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	; (800ca4c <_fstat_r+0x20>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	4608      	mov	r0, r1
 800ca36:	4611      	mov	r1, r2
 800ca38:	602b      	str	r3, [r5, #0]
 800ca3a:	f7f5 fb52 	bl	80020e2 <_fstat>
 800ca3e:	1c43      	adds	r3, r0, #1
 800ca40:	d102      	bne.n	800ca48 <_fstat_r+0x1c>
 800ca42:	682b      	ldr	r3, [r5, #0]
 800ca44:	b103      	cbz	r3, 800ca48 <_fstat_r+0x1c>
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	bd38      	pop	{r3, r4, r5, pc}
 800ca4a:	bf00      	nop
 800ca4c:	20004dcc 	.word	0x20004dcc

0800ca50 <_isatty_r>:
 800ca50:	b538      	push	{r3, r4, r5, lr}
 800ca52:	4d06      	ldr	r5, [pc, #24]	; (800ca6c <_isatty_r+0x1c>)
 800ca54:	2300      	movs	r3, #0
 800ca56:	4604      	mov	r4, r0
 800ca58:	4608      	mov	r0, r1
 800ca5a:	602b      	str	r3, [r5, #0]
 800ca5c:	f7f5 fb51 	bl	8002102 <_isatty>
 800ca60:	1c43      	adds	r3, r0, #1
 800ca62:	d102      	bne.n	800ca6a <_isatty_r+0x1a>
 800ca64:	682b      	ldr	r3, [r5, #0]
 800ca66:	b103      	cbz	r3, 800ca6a <_isatty_r+0x1a>
 800ca68:	6023      	str	r3, [r4, #0]
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
 800ca6c:	20004dcc 	.word	0x20004dcc

0800ca70 <_sbrk_r>:
 800ca70:	b538      	push	{r3, r4, r5, lr}
 800ca72:	4d06      	ldr	r5, [pc, #24]	; (800ca8c <_sbrk_r+0x1c>)
 800ca74:	2300      	movs	r3, #0
 800ca76:	4604      	mov	r4, r0
 800ca78:	4608      	mov	r0, r1
 800ca7a:	602b      	str	r3, [r5, #0]
 800ca7c:	f7f5 fb5a 	bl	8002134 <_sbrk>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_sbrk_r+0x1a>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_sbrk_r+0x1a>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	20004dcc 	.word	0x20004dcc

0800ca90 <_init>:
 800ca90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca92:	bf00      	nop
 800ca94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca96:	bc08      	pop	{r3}
 800ca98:	469e      	mov	lr, r3
 800ca9a:	4770      	bx	lr

0800ca9c <_fini>:
 800ca9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca9e:	bf00      	nop
 800caa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caa2:	bc08      	pop	{r3}
 800caa4:	469e      	mov	lr, r3
 800caa6:	4770      	bx	lr
