0.7
2020.2
May 22 2025
00:13:55
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.sim/sim_1/synth/func/xsim/tb_top_func_synth.v,1754837593,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counters.v,,cnn;compD;dense;ftCounter;glbl;layer_mem__parameterized0;max;mem__parameterized0;memory;memory__parameterized0;memory__parameterized1;memory__parameterized2;memory__parameterized3;memory__parameterized4;memory__parameterized5;memory__parameterized6;memory__parameterized7;memory__parameterized8;weightMem,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/pool_tb.sv,1754836548,systemVerilog,,,,pool_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_comp.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,,comp_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,1754836548,systemVerilog,,,,conv_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,1754836548,verilog,,,,conv_control_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counter.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,,counter_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counters.v,1754836548,verilog,,,,counters_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,1754836548,verilog,,,,tb_image_mem,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v,1754836548,systemVerilog,,,,tb_layer1,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1_mem.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,,tb_layer1_mem,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,,tb_layer2,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,,layer_control_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,1754836548,verilog,,,,load_bias_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_kernel.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,,tb_load_kernel,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,,mult_mux_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,,products_reg_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,,result_registerFile_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,1754837363,systemVerilog,,,,tb_top,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
