

================================================================
== Synthesis Summary Report of 'fft_stages'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 21:16:04 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_FFT_general
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |        |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ fft_stages  |     -|  0.04|        -|       -|         -|        -|     -|        no|  2 (~0%)|  7 (3%)|  2142 (2%)|  2769 (5%)|    -|
    | o DFTpts     |    II|  7.30|        -|       -|        25|        5|     -|       yes|        -|       -|          -|          -|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| OUT_I_0_address0 | 8        |
| OUT_I_0_d0       | 32       |
| OUT_I_1_address0 | 8        |
| OUT_I_1_d0       | 32       |
| OUT_I_2_address0 | 8        |
| OUT_I_2_d0       | 32       |
| OUT_I_3_address0 | 8        |
| OUT_I_3_d0       | 32       |
| OUT_R_0_address0 | 8        |
| OUT_R_0_d0       | 32       |
| OUT_R_1_address0 | 8        |
| OUT_R_1_d0       | 32       |
| OUT_R_2_address0 | 8        |
| OUT_R_2_d0       | 32       |
| OUT_R_3_address0 | 8        |
| OUT_R_3_d0       | 32       |
| X_I_0_address0   | 8        |
| X_I_0_q0         | 32       |
| X_I_1_address0   | 8        |
| X_I_1_q0         | 32       |
| X_I_2_address0   | 8        |
| X_I_2_q0         | 32       |
| X_I_3_address0   | 8        |
| X_I_3_q0         | 32       |
| X_R_0_address0   | 8        |
| X_R_0_q0         | 32       |
| X_R_1_address0   | 8        |
| X_R_1_q0         | 32       |
| X_R_2_address0   | 8        |
| X_R_2_q0         | 32       |
| X_R_3_address0   | 8        |
| X_R_3_q0         | 32       |
+------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| stage     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| stage    | in        | int      |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| X_R      | X_R_0_address0   | port    | offset   |
| X_R      | X_R_0_ce0        | port    |          |
| X_R      | X_R_0_q0         | port    |          |
| X_R      | X_R_1_address0   | port    | offset   |
| X_R      | X_R_1_ce0        | port    |          |
| X_R      | X_R_1_q0         | port    |          |
| X_R      | X_R_2_address0   | port    | offset   |
| X_R      | X_R_2_ce0        | port    |          |
| X_R      | X_R_2_q0         | port    |          |
| X_R      | X_R_3_address0   | port    | offset   |
| X_R      | X_R_3_ce0        | port    |          |
| X_R      | X_R_3_q0         | port    |          |
| X_I      | X_I_0_address0   | port    | offset   |
| X_I      | X_I_0_ce0        | port    |          |
| X_I      | X_I_0_q0         | port    |          |
| X_I      | X_I_1_address0   | port    | offset   |
| X_I      | X_I_1_ce0        | port    |          |
| X_I      | X_I_1_q0         | port    |          |
| X_I      | X_I_2_address0   | port    | offset   |
| X_I      | X_I_2_ce0        | port    |          |
| X_I      | X_I_2_q0         | port    |          |
| X_I      | X_I_3_address0   | port    | offset   |
| X_I      | X_I_3_ce0        | port    |          |
| X_I      | X_I_3_q0         | port    |          |
| stage    | stage            | port    |          |
| OUT_R    | OUT_R_0_address0 | port    | offset   |
| OUT_R    | OUT_R_0_ce0      | port    |          |
| OUT_R    | OUT_R_0_we0      | port    |          |
| OUT_R    | OUT_R_0_d0       | port    |          |
| OUT_R    | OUT_R_1_address0 | port    | offset   |
| OUT_R    | OUT_R_1_ce0      | port    |          |
| OUT_R    | OUT_R_1_we0      | port    |          |
| OUT_R    | OUT_R_1_d0       | port    |          |
| OUT_R    | OUT_R_2_address0 | port    | offset   |
| OUT_R    | OUT_R_2_ce0      | port    |          |
| OUT_R    | OUT_R_2_we0      | port    |          |
| OUT_R    | OUT_R_2_d0       | port    |          |
| OUT_R    | OUT_R_3_address0 | port    | offset   |
| OUT_R    | OUT_R_3_ce0      | port    |          |
| OUT_R    | OUT_R_3_we0      | port    |          |
| OUT_R    | OUT_R_3_d0       | port    |          |
| OUT_I    | OUT_I_0_address0 | port    | offset   |
| OUT_I    | OUT_I_0_ce0      | port    |          |
| OUT_I    | OUT_I_0_we0      | port    |          |
| OUT_I    | OUT_I_0_d0       | port    |          |
| OUT_I    | OUT_I_1_address0 | port    | offset   |
| OUT_I    | OUT_I_1_ce0      | port    |          |
| OUT_I    | OUT_I_1_we0      | port    |          |
| OUT_I    | OUT_I_1_d0       | port    |          |
| OUT_I    | OUT_I_2_address0 | port    | offset   |
| OUT_I    | OUT_I_2_ce0      | port    |          |
| OUT_I    | OUT_I_2_we0      | port    |          |
| OUT_I    | OUT_I_2_d0       | port    |          |
| OUT_I    | OUT_I_3_address0 | port    | offset   |
| OUT_I    | OUT_I_3_ce0      | port    |          |
| OUT_I    | OUT_I_3_we0      | port    |          |
| OUT_I    | OUT_I_3_d0       | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+------------+------+---------+---------+
| + fft_stages                            | 7   |        |            |      |         |         |
|   sub_ln34_fu_671_p2                    | -   |        | sub_ln34   | sub  | fabric  | 0       |
|   sub_ln34_1_fu_726_p2                  | -   |        | sub_ln34_1 | sub  | fabric  | 0       |
|   one_V_fu_742_p2                       | -   |        | one_V      | add  | fabric  | 0       |
|   sub4_fu_753_p2                        | -   |        | sub4       | add  | fabric  | 0       |
|   sub_ln674_fu_840_p2                   | -   |        | sub_ln674  | sub  | fabric  | 0       |
|   mul_9s_9s_9_1_1_U6                    | -   |        | ret_V      | mul  | auto    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul        | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul1       | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_R     | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul2       | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul3       | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_I     | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U2     | 2   |        | sub        | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U2     | 2   |        | sub1       | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add        | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add1       | fsub | fulldsp | 4       |
|   add_ln55_fu_956_p2                    | -   |        | add_ln55   | add  | fabric  | 0       |
|   i_2_fu_970_p2                         | -   |        | i_2        | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + fft_stages | 2    | 0    |        |          |         |      |         |
|   W_real_U   | 1    | -    |        | W_real   | rom_1p  | auto | 1       |
|   W_imag_U   | 1    | -    |        | W_imag   | rom_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+----------------------------------------------------------------------------------+
| Type            | Options                              | Location                                                                         |
+-----------------+--------------------------------------+----------------------------------------------------------------------------------+
| dependence      | variable=OUT_I intra WAW false       | ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38 in fft_stages, OUT_I |
| dependence      | variable=OUT_R intra WAW false       | ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39 in fft_stages, OUT_R |
| array_partition | variable=OUT_I cyclic factor=4 dim=1 | hls_FFT_general/solution1/directives.tcl:11 in fft_stages, OUT_I                 |
| array_partition | variable=OUT_R cyclic factor=4 dim=1 | hls_FFT_general/solution1/directives.tcl:10 in fft_stages, OUT_R                 |
| array_partition | variable=X_I cyclic factor=4 dim=1   | hls_FFT_general/solution1/directives.tcl:9 in fft_stages, X_I                    |
| array_partition | variable=X_R cyclic factor=4 dim=1   | hls_FFT_general/solution1/directives.tcl:8 in fft_stages, X_R                    |
| pipeline        | rewind                               | hls_FFT_general/solution1/directives.tcl:12 in fft_stages                        |
+-----------------+--------------------------------------+----------------------------------------------------------------------------------+


