{"Murali Kudlugi": [0, ["Static Scheduling of Multi-Domain Memories For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2001.968590", "iccad", 2001]], "Charles Selvidge": [0, ["Static Scheduling of Multi-Domain Memories For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2001.968590", "iccad", 2001]], "Russell Tessier": [0, ["Static Scheduling of Multi-Domain Memories For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2001.968590", "iccad", 2001]], "Scott A. Taylor": [0, ["A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems", ["Scott A. Taylor", "Carl Ramey", "Craig Barner", "David Asher"], "https://doi.org/10.1109/ICCAD.2001.968591", "iccad", 2001]], "Carl Ramey": [0, ["A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems", ["Scott A. Taylor", "Carl Ramey", "Craig Barner", "David Asher"], "https://doi.org/10.1109/ICCAD.2001.968591", "iccad", 2001]], "Craig Barner": [0, ["A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems", ["Scott A. Taylor", "Carl Ramey", "Craig Barner", "David Asher"], "https://doi.org/10.1109/ICCAD.2001.968591", "iccad", 2001]], "David Asher": [0, ["A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems", ["Scott A. Taylor", "Carl Ramey", "Craig Barner", "David Asher"], "https://doi.org/10.1109/ICCAD.2001.968591", "iccad", 2001]], "Jinsheng Xu": [0, ["Predicting the Performance of Synchronous Discrete Event Simulation Systems", ["Jinsheng Xu", "Moon-Jung Chung"], "https://doi.org/10.1109/ICCAD.2001.968592", "iccad", 2001]], "Moon-Jung Chung": [0.9994046837091446, ["Predicting the Performance of Synchronous Discrete Event Simulation Systems", ["Jinsheng Xu", "Moon-Jung Chung"], "https://doi.org/10.1109/ICCAD.2001.968592", "iccad", 2001]], "Tony Givargis": [0, ["System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip", ["Tony Givargis", "Frank Vahid", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968593", "iccad", 2001]], "Frank Vahid": [0, ["System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip", ["Tony Givargis", "Frank Vahid", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968593", "iccad", 2001]], "Jorg Henkel": [0, ["System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip", ["Tony Givargis", "Frank Vahid", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968593", "iccad", 2001], ["I-CoPES: Fast Instruction Code Placement for Embedded Systems to Improve Performance and Energy Efficiency", ["Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968728", "iccad", 2001]], "Paul Lieverse": [0, ["System Level Design with Spade: an M-JPEG Case Study", ["Paul Lieverse", "Todor Stefanov", "Pieter van der Wolf", "Ed F. Deprettere"], "https://doi.org/10.1109/ICCAD.2001.968594", "iccad", 2001]], "Todor Stefanov": [0, ["System Level Design with Spade: an M-JPEG Case Study", ["Paul Lieverse", "Todor Stefanov", "Pieter van der Wolf", "Ed F. Deprettere"], "https://doi.org/10.1109/ICCAD.2001.968594", "iccad", 2001]], "Pieter van der Wolf": [0, ["System Level Design with Spade: an M-JPEG Case Study", ["Paul Lieverse", "Todor Stefanov", "Pieter van der Wolf", "Ed F. Deprettere"], "https://doi.org/10.1109/ICCAD.2001.968594", "iccad", 2001]], "Ed F. Deprettere": [0, ["System Level Design with Spade: an M-JPEG Case Study", ["Paul Lieverse", "Todor Stefanov", "Pieter van der Wolf", "Ed F. Deprettere"], "https://doi.org/10.1109/ICCAD.2001.968594", "iccad", 2001]], "Gokhan Memik": [0, ["NetBench: A Benchmarking Suite for Network Processors", ["Gokhan Memik", "William H. Mangione-Smith", "Wendong Hu"], "https://doi.org/10.1109/ICCAD.2001.968595", "iccad", 2001]], "William H. Mangione-Smith": [0, ["NetBench: A Benchmarking Suite for Network Processors", ["Gokhan Memik", "William H. Mangione-Smith", "Wendong Hu"], "https://doi.org/10.1109/ICCAD.2001.968595", "iccad", 2001]], "Wendong Hu": [0, ["NetBench: A Benchmarking Suite for Network Processors", ["Gokhan Memik", "William H. Mangione-Smith", "Wendong Hu"], "https://doi.org/10.1109/ICCAD.2001.968595", "iccad", 2001]], "Amir H. Ajami": [0, ["Analysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968596", "iccad", 2001]], "Kaustav Banerjee": [0, ["Analysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968596", "iccad", 2001], ["Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets", ["Kaustav Banerjee", "Amit Mehrotra"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10006", "iccad", 2001], ["Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects", ["TingYen Chiang", "Kaustav Banerjee", "Krishna Saraswat"], "https://doi.org/10.1109/ICCAD.2001.968613", "iccad", 2001]], "Massoud Pedram": [0, ["Analysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968596", "iccad", 2001], ["Model Reduction of Variable-Geometry Interconnects using Variational Spectrally-Weighted Balanced Truncation", ["Payam Heydari", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968716", "iccad", 2001]], "Xiaoping Tang": [0, ["A New Algorithm for Routing Tree Construction with Buffer Insertion and Wire Sizing under Obstacle Constraints", ["Xiaoping Tang", "Ruiqi Tian", "Hua Xiang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968597", "iccad", 2001], ["An Algorithm for Simultaneous Pin Assignment and Routing", ["Hua Xiang", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968623", "iccad", 2001]], "Ruiqi Tian": [0, ["A New Algorithm for Routing Tree Construction with Buffer Insertion and Wire Sizing under Obstacle Constraints", ["Xiaoping Tang", "Ruiqi Tian", "Hua Xiang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968597", "iccad", 2001]], "Hua Xiang": [0, ["A New Algorithm for Routing Tree Construction with Buffer Insertion and Wire Sizing under Obstacle Constraints", ["Xiaoping Tang", "Ruiqi Tian", "Hua Xiang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968597", "iccad", 2001], ["An Algorithm for Simultaneous Pin Assignment and Routing", ["Hua Xiang", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968623", "iccad", 2001]], "D. F. Wong": [0, ["A New Algorithm for Routing Tree Construction with Buffer Insertion and Wire Sizing under Obstacle Constraints", ["Xiaoping Tang", "Ruiqi Tian", "Hua Xiang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968597", "iccad", 2001], ["An Algorithm for Simultaneous Pin Assignment and Routing", ["Hua Xiang", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.2001.968623", "iccad", 2001]], "Bret M. Victor": [0, ["Bus Encoding to Prevent Crosstalk Delay", ["Bret M. Victor", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2001.968598", "iccad", 2001]], "Kurt Keutzer": [0, ["Bus Encoding to Prevent Crosstalk Delay", ["Bret M. Victor", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2001.968598", "iccad", 2001]], "Xin Li": [0, ["Behavioral Modeling of Analog Circuits by Wavelet Collocation Method", ["Xin Li", "Xuan Zeng", "Dian Zhou", "Xieting Ling"], "https://doi.org/10.1109/ICCAD.2001.968599", "iccad", 2001]], "Xuan Zeng": [0, ["Behavioral Modeling of Analog Circuits by Wavelet Collocation Method", ["Xin Li", "Xuan Zeng", "Dian Zhou", "Xieting Ling"], "https://doi.org/10.1109/ICCAD.2001.968599", "iccad", 2001]], "Dian Zhou": [0, ["Behavioral Modeling of Analog Circuits by Wavelet Collocation Method", ["Xin Li", "Xuan Zeng", "Dian Zhou", "Xieting Ling"], "https://doi.org/10.1109/ICCAD.2001.968599", "iccad", 2001]], "Xieting Ling": [0, ["Behavioral Modeling of Analog Circuits by Wavelet Collocation Method", ["Xin Li", "Xuan Zeng", "Dian Zhou", "Xieting Ling"], "https://doi.org/10.1109/ICCAD.2001.968599", "iccad", 2001]], "Walter Daems": [0, ["Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968600", "iccad", 2001]], "Georges G. E. Gielen": [0, ["Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968600", "iccad", 2001], ["Embedded Tutorial: CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design", ["Domine Leenaerts", "Rob A. Rutenbar", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2001.968633", "iccad", 2001], ["A Layout-Aware Synthesis Methodology for RF Circuits", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", "iccad", 2001]], "Willy M. C. Sansen": [0, ["Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968600", "iccad", 2001], ["A Layout-Aware Synthesis Methodology for RF Circuits", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", "iccad", 2001]], "Yu-Min Lee": [0.5, ["Power Grid Transient Simulation in Linear Time Based on Transmission-Line-Modeling Alternating-Direction-Implicit Method", ["Yu-Min Lee", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2001.968601", "iccad", 2001]], "Charlie Chung-Ping Chen": [0, ["Power Grid Transient Simulation in Linear Time Based on Transmission-Line-Modeling Alternating-Direction-Implicit Method", ["Yu-Min Lee", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2001.968601", "iccad", 2001]], "Subarnarekha Sinha": [0, ["Sequential SPFDs", ["Subarnarekha Sinha", "Andreas Kuehlmann", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968602", "iccad", 2001]], "Andreas Kuehlmann": [0, ["Sequential SPFDs", ["Subarnarekha Sinha", "Andreas Kuehlmann", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968602", "iccad", 2001], ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001], ["Min-Area Retiming on Dynamic Circuit Structures", ["Jason Baumgartner", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2001.968615", "iccad", 2001]], "Robert K. Brayton": [0, ["Sequential SPFDs", ["Subarnarekha Sinha", "Andreas Kuehlmann", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968602", "iccad", 2001], ["Solution of Parallel Language Equations for Logic Synthesis", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", "iccad", 2001], ["A Force-Directed Maze Router", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968658", "iccad", 2001], ["Compatible Observability Don't Cares Revisited", ["Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968725", "iccad", 2001]], "Enrique San Millan": [0, ["On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits", ["Enrique San Millan", "Luis Entrena", "Jose Alberto Espejo"], "https://doi.org/10.1109/ICCAD.2001.968603", "iccad", 2001]], "Luis Entrena": [0, ["On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits", ["Enrique San Millan", "Luis Entrena", "Jose Alberto Espejo"], "https://doi.org/10.1109/ICCAD.2001.968603", "iccad", 2001]], "Jose Alberto Espejo": [0, ["On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits", ["Enrique San Millan", "Luis Entrena", "Jose Alberto Espejo"], "https://doi.org/10.1109/ICCAD.2001.968603", "iccad", 2001]], "Ingmar Neumann": [0, ["Placement Driven Retiming with a Coupled Edge Timing Model", ["Ingmar Neumann", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968604", "iccad", 2001]], "Wolfgang Kunz": [0, ["Placement Driven Retiming with a Coupled Edge Timing Model", ["Ingmar Neumann", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968604", "iccad", 2001], ["Verification of Integer Multipliers on the Arithmetic Bit Level", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968616", "iccad", 2001]], "Nina Yevtushenko": [0, ["Solution of Parallel Language Equations for Logic Synthesis", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", "iccad", 2001]], "Tiziano Villa": [0, ["Solution of Parallel Language Equations for Logic Synthesis", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", "iccad", 2001]], "Alexandre Petrenko": [0, ["Solution of Parallel Language Equations for Logic Synthesis", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", "iccad", 2001]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Solution of Parallel Language Equations for Logic Synthesis", ["Nina Yevtushenko", "Tiziano Villa", "Robert K. Brayton", "Alexandre Petrenko", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968605", "iccad", 2001], ["System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels", ["Radu Marculescu", "Amit Nandi", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968620", "iccad", 2001], ["Addressing the Timing Closure Problem by Integrating Logic Optimization and Placement", ["Wilsin Gosti", "Sunil P. Khatri", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968622", "iccad", 2001], ["Techniques for Including Dielectrics when Extracting Passive Low-Order Models of High Speed Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968625", "iccad", 2001]], "Cagdas Akturan": [0, ["CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors", ["Cagdas Akturan", "Margarida F. Jacome"], "https://doi.org/10.1109/ICCAD.2001.968606", "iccad", 2001]], "Margarida F. Jacome": [0, ["CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors", ["Cagdas Akturan", "Margarida F. Jacome"], "https://doi.org/10.1109/ICCAD.2001.968606", "iccad", 2001]], "Prabhat Jain": [0, ["Software-Assisted Cache Replacement Mechanisms for Embedded Systems", ["Prabhat Jain", "Srinivas Devadas", "Daniel W. Engels", "Larry Rudolph"], "https://doi.org/10.1109/ICCAD.2001.968607", "iccad", 2001]], "Srinivas Devadas": [0, ["Software-Assisted Cache Replacement Mechanisms for Embedded Systems", ["Prabhat Jain", "Srinivas Devadas", "Daniel W. Engels", "Larry Rudolph"], "https://doi.org/10.1109/ICCAD.2001.968607", "iccad", 2001]], "Daniel W. Engels": [0, ["Software-Assisted Cache Replacement Mechanisms for Embedded Systems", ["Prabhat Jain", "Srinivas Devadas", "Daniel W. Engels", "Larry Rudolph"], "https://doi.org/10.1109/ICCAD.2001.968607", "iccad", 2001]], "Larry Rudolph": [0, ["Software-Assisted Cache Replacement Mechanisms for Embedded Systems", ["Prabhat Jain", "Srinivas Devadas", "Daniel W. Engels", "Larry Rudolph"], "https://doi.org/10.1109/ICCAD.2001.968607", "iccad", 2001]], "Ryan Kastner": [0, ["Instruction Generation for Hybrid Reconfigurable Systems", ["Ryan Kastner", "Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968608", "iccad", 2001], ["A Super-Scheduler for Embedded Reconfigurable Systems", ["Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968653", "iccad", 2001], ["Congestion Reduction During Placement Based on Integer Programming", ["Xiaojian Yang", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968712", "iccad", 2001]], "Seda Ogrenci Memik": [0, ["Instruction Generation for Hybrid Reconfigurable Systems", ["Ryan Kastner", "Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968608", "iccad", 2001], ["A Super-Scheduler for Embedded Reconfigurable Systems", ["Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968653", "iccad", 2001]], "Elaheh Bozorgzadeh": [0, ["Instruction Generation for Hybrid Reconfigurable Systems", ["Ryan Kastner", "Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968608", "iccad", 2001], ["A Super-Scheduler for Embedded Reconfigurable Systems", ["Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968653", "iccad", 2001]], "Majid Sarrafzadeh": [0, ["Instruction Generation for Hybrid Reconfigurable Systems", ["Ryan Kastner", "Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968608", "iccad", 2001], ["A Super-Scheduler for Embedded Reconfigurable Systems", ["Seda Ogrenci Memik", "Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968653", "iccad", 2001], ["Congestion Reduction During Placement Based on Integer Programming", ["Xiaojian Yang", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968712", "iccad", 2001]], "Amit Singh": [0, ["Interconnect Resource-Aware Placement for Hierarchical FPGAs", ["Amit Singh", "Ganapathy Parthasarathy", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968609", "iccad", 2001]], "Ganapathy Parthasarathy": [0, ["Interconnect Resource-Aware Placement for Hierarchical FPGAs", ["Amit Singh", "Ganapathy Parthasarathy", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968609", "iccad", 2001]], "Malgorzata Marek-Sadowska": [0, ["Interconnect Resource-Aware Placement for Hierarchical FPGAs", ["Amit Singh", "Ganapathy Parthasarathy", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968609", "iccad", 2001], ["Single-Pass Redundancy Addition and Removal", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968723", "iccad", 2001]], "Nak-Woong Eum": [0.9030970185995102, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001]], "Taewhan Kim": [1, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001], ["An Integrated Data Path Optimization for Low Power Based on Network Flow Method", ["Chun-Gi Lyuh", "Taewhan Kim", "Chien-Liang Liu"], "https://doi.org/10.1109/ICCAD.2001.968704", "iccad", 2001]], "Chong-Min Kyung": [0.5, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001]], "Vinay Verma": [0, ["A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs", ["Vinay Verma", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2001.968611", "iccad", 2001]], "Shantanu Dutt": [0, ["A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs", ["Vinay Verma", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2001.968611", "iccad", 2001]], "Xiaohai Wu": [1.3896981482242055e-10, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001]], "Xianlong Hong": [5.6014110683122453e-08, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001]], "Yici Cai": [0, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001]], "Chung-Kuan Cheng": [0, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001]], "Jun Gu": [0.07243982143700123, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001]], "Wayne Wei-Ming Dai": [0, ["Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques", ["Xiaohai Wu", "Xianlong Hong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968612", "iccad", 2001], ["Fast 3-D Inductance Extraction in Lossy Multi-Layer Substrate", ["Minqing Liu", "Tiejun Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968663", "iccad", 2001]], "Amit Mehrotra": [0, ["Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets", ["Kaustav Banerjee", "Amit Mehrotra"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10006", "iccad", 2001]], "TingYen Chiang": [0, ["Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects", ["TingYen Chiang", "Kaustav Banerjee", "Krishna Saraswat"], "https://doi.org/10.1109/ICCAD.2001.968613", "iccad", 2001]], "Krishna Saraswat": [0, ["Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects", ["TingYen Chiang", "Kaustav Banerjee", "Krishna Saraswat"], "https://doi.org/10.1109/ICCAD.2001.968613", "iccad", 2001]], "Robert W. Dutton": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Paul D. Franzon": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Seth Copen Goldstein": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Philip Luekes": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Eric Parker": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Thomas N. Theis": [0, ["Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)", ["Andreas Kuehlmann", "Robert W. Dutton", "Paul D. Franzon", "Seth Copen Goldstein", "Philip Luekes", "Eric Parker", "Thomas N. Theis"], "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad2001/papers/2001/iccad01/htmfiles/sun_sgi/iccadabs.htm#panel1", "iccad", 2001]], "Jason Baumgartner": [0, ["Min-Area Retiming on Dynamic Circuit Structures", ["Jason Baumgartner", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2001.968615", "iccad", 2001]], "Dominik Stoffel": [0, ["Verification of Integer Multipliers on the Arithmetic Bit Level", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2001.968616", "iccad", 2001]], "Ying-Tsai Chang": [2.6600344648318452e-12, ["Induction-Based Gate-Level Verification of Multipliers", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2001.968617", "iccad", 2001]], "Kwang-Ting Cheng": [0, ["Induction-Based Gate-Level Verification of Multipliers", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2001.968617", "iccad", 2001]], "Giovanni Beltrame": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "Carlo Brandolese": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "William Fornaciari": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "Fabio Salice": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "Donatella Sciuto": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "Vito Trianni": [0, ["An Assembly-Level Execution-Time Model for Pipelined Architectures", ["Giovanni Beltrame", "Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto", "Vito Trianni"], "https://doi.org/10.1109/ICCAD.2001.968618", "iccad", 2001]], "Mahmut T. Kandemir": [0, ["Improving Memory Energy Using Access Pattern Classification", ["Mahmut T. Kandemir", "Ugur Sezer", "Victor Delaluz"], "https://doi.org/10.1109/ICCAD.2001.968619", "iccad", 2001]], "Ugur Sezer": [0, ["Improving Memory Energy Using Access Pattern Classification", ["Mahmut T. Kandemir", "Ugur Sezer", "Victor Delaluz"], "https://doi.org/10.1109/ICCAD.2001.968619", "iccad", 2001]], "Victor Delaluz": [0, ["Improving Memory Energy Using Access Pattern Classification", ["Mahmut T. Kandemir", "Ugur Sezer", "Victor Delaluz"], "https://doi.org/10.1109/ICCAD.2001.968619", "iccad", 2001]], "Radu Marculescu": [0, ["System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels", ["Radu Marculescu", "Amit Nandi", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968620", "iccad", 2001]], "Amit Nandi": [0, ["System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels", ["Radu Marculescu", "Amit Nandi", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968620", "iccad", 2001]], "Luciano Lavagno": [0, ["System-Level Power/Performance Analysis of Portable Multimedia Systems Communicating over Wireless Channels", ["Radu Marculescu", "Amit Nandi", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968620", "iccad", 2001]], "Thomas Kutzschebauch": [0, ["Congestion Aware Layout Driven Logic Synthesis", ["Thomas Kutzschebauch", "Leon Stok"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.968621", "iccad", 2001]], "Leon Stok": [0, ["Congestion Aware Layout Driven Logic Synthesis", ["Thomas Kutzschebauch", "Leon Stok"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.968621", "iccad", 2001]], "Wilsin Gosti": [0, ["Addressing the Timing Closure Problem by Integrating Logic Optimization and Placement", ["Wilsin Gosti", "Sunil P. Khatri", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968622", "iccad", 2001]], "Sunil P. Khatri": [0, ["Addressing the Timing Closure Problem by Integrating Logic Optimization and Placement", ["Wilsin Gosti", "Sunil P. Khatri", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2001.968622", "iccad", 2001]], "Luca Daniel": [0, ["Techniques for Including Dielectrics when Extracting Passive Low-Order Models of High Speed Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968625", "iccad", 2001]], "Jacob White": [0, ["Techniques for Including Dielectrics when Extracting Passive Low-Order Models of High Speed Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968625", "iccad", 2001], ["A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices", ["Michal Rewienski", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968627", "iccad", 2001], ["Highly Accurate Fast Methods for Extraction and Sparsification of Substrate Coupling Based on Low-Rank Approximation", ["Joe Kanapka", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968661", "iccad", 2001], ["Improving the Robustness of a Surface Integral Formulation for Wideband Impendance Extraction of 3D Structures", ["Zhenhai Zhu", "Jingfang Huang", "Ben Song", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968718", "iccad", 2001]], "Carlos P. Coelho": [0, ["A Convex Programming Approach to Positive Real Rational Approximation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968626", "iccad", 2001]], "Joel R. Phillips": [0, ["A Convex Programming Approach to Positive Real Rational Approximation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968626", "iccad", 2001], ["Simulation Approaches for Strongly Coupled Interconnect Systems", ["Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968665", "iccad", 2001]], "Luis Miguel Silveira": [0, ["A Convex Programming Approach to Positive Real Rational Approximation", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968626", "iccad", 2001], ["Simulation Approaches for Strongly Coupled Interconnect Systems", ["Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2001.968665", "iccad", 2001]], "Michal Rewienski": [0, ["A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices", ["Michal Rewienski", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968627", "iccad", 2001]], "Niraj K. Jha": [0, ["Low Power System Scheduling and Synthesis", ["Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2001.968629", "iccad", 2001]], "Lothar Thiele": [0, ["Integral Design Representations for Embedded Systems", ["Lothar Thiele"], "https://doi.org/10.1109/ICCAD.2001.968631", "iccad", 2001]], "Diederik Verkest": [0, ["Optimisation Problems for Dynamic Concurrent Task-Based Systems", ["Diederik Verkest", "Peng Yang", "Chun Wong", "Paul Marchal"], "https://doi.org/10.1109/ICCAD.2001.968632", "iccad", 2001]], "Peng Yang": [1.796872129489202e-05, ["Optimisation Problems for Dynamic Concurrent Task-Based Systems", ["Diederik Verkest", "Peng Yang", "Chun Wong", "Paul Marchal"], "https://doi.org/10.1109/ICCAD.2001.968632", "iccad", 2001]], "Chun Wong": [0, ["Optimisation Problems for Dynamic Concurrent Task-Based Systems", ["Diederik Verkest", "Peng Yang", "Chun Wong", "Paul Marchal"], "https://doi.org/10.1109/ICCAD.2001.968632", "iccad", 2001]], "Paul Marchal": [0, ["Optimisation Problems for Dynamic Concurrent Task-Based Systems", ["Diederik Verkest", "Peng Yang", "Chun Wong", "Paul Marchal"], "https://doi.org/10.1109/ICCAD.2001.968632", "iccad", 2001]], "Domine Leenaerts": [0, ["Embedded Tutorial: CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design", ["Domine Leenaerts", "Rob A. Rutenbar", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2001.968633", "iccad", 2001]], "Rob A. Rutenbar": [0, ["Embedded Tutorial: CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design", ["Domine Leenaerts", "Rob A. Rutenbar", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2001.968633", "iccad", 2001], ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001], ["Direct Transistor-Level Layout for Digital Blocks", ["Prakash Gopalakrishnan", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2001.968713", "iccad", 2001], ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Lintao Zhang": [0, ["Efficient Conflict Driven Learning in Boolean Satisfiability Solver", ["Lintao Zhang", "Conor F. Madigan", "Matthew W. Moskewicz", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968634", "iccad", 2001], ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", "iccad", 2001]], "Conor F. Madigan": [0, ["Efficient Conflict Driven Learning in Boolean Satisfiability Solver", ["Lintao Zhang", "Conor F. Madigan", "Matthew W. Moskewicz", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968634", "iccad", 2001]], "Matthew W. Moskewicz": [0, ["Efficient Conflict Driven Learning in Boolean Satisfiability Solver", ["Lintao Zhang", "Conor F. Madigan", "Matthew W. Moskewicz", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968634", "iccad", 2001]], "Sharad Malik": [0, ["Efficient Conflict Driven Learning in Boolean Satisfiability Solver", ["Lintao Zhang", "Conor F. Madigan", "Matthew W. Moskewicz", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968634", "iccad", 2001], ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", "iccad", 2001]], "Aarti Gupta": [0, ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", "iccad", 2001]], "Zijiang Yang": [2.9698863368565753e-09, ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", "iccad", 2001]], "Pranav Ashar": [0, ["Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs", ["Aarti Gupta", "Zijiang Yang", "Pranav Ashar", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2001.968635", "iccad", 2001]], "Pankaj Chauhan": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Edmund M. Clarke": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Somesh Jha": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "James H. Kukula": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Thomas R. Shiple": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Helmut Veith": [0, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Dong Wang": [0.1973298266530037, ["Non-linear Quantification Scheduling in Image Computation", ["Pankaj Chauhan", "Edmund M. Clarke", "Somesh Jha", "James H. Kukula", "Thomas R. Shiple", "Helmut Veith", "Dong Wang"], "https://doi.org/10.1109/ICCAD.2001.968636", "iccad", 2001]], "Armita Peymandoust": [0, ["Symbolic Algebra and Timing Driven Data-flow Synthesis", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2001.968637", "iccad", 2001]], "Giovanni De Micheli": [0, ["Symbolic Algebra and Timing Driven Data-flow Synthesis", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2001.968637", "iccad", 2001]], "Diana Marculescu": [0, ["Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis", ["Diana Marculescu", "Anoop Iyer"], "https://doi.org/10.1109/ICCAD.2001.968638", "iccad", 2001]], "Anoop Iyer": [0, ["Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis", ["Diana Marculescu", "Anoop Iyer"], "https://doi.org/10.1109/ICCAD.2001.968638", "iccad", 2001]], "Malay Haldar": [0, ["A System for Synthesizing Optimized FPGA Hardware from MATLAB", ["Malay Haldar", "Anshuman Nayak", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.2001.968639", "iccad", 2001]], "Anshuman Nayak": [0, ["A System for Synthesizing Optimized FPGA Hardware from MATLAB", ["Malay Haldar", "Anshuman Nayak", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.2001.968639", "iccad", 2001]], "Alok N. Choudhary": [0, ["A System for Synthesizing Optimized FPGA Hardware from MATLAB", ["Malay Haldar", "Anshuman Nayak", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.2001.968639", "iccad", 2001]], "Prithviraj Banerjee": [0, ["A System for Synthesizing Optimized FPGA Hardware from MATLAB", ["Malay Haldar", "Anshuman Nayak", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.2001.968639", "iccad", 2001]], "Daehong Kim": [0.8585706949234009, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Jinyong Jung": [0.5, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Sunghyun Lee": [0.9931042641401291, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Jinhwan Jeon": [0.9726525098085403, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Kiyoung Choi": [1, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "James D. Z. Ma": [0, ["Formulae and Applications of Interconnect Estimation Considering Shield Insertion and Net Ordering", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1109/ICCAD.2001.968641", "iccad", 2001]], "Lei He": [0, ["Formulae and Applications of Interconnect Estimation Considering Shield Insertion and Net Ordering", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1109/ICCAD.2001.968641", "iccad", 2001]], "Haihua Su": [0, ["Hybrid Structured Clock Network Construction", ["Haihua Su", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968643", "iccad", 2001]], "Sachin S. Sapatnekar": [0, ["Hybrid Structured Clock Network Construction", ["Haihua Su", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968643", "iccad", 2001], ["Recursive Bipartitioning of BDDs for Performance Driven Synthesis of Pass Transistor Logic Circuits", ["Rupesh S. Shelar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968674", "iccad", 2001]], "Yonghee Im": [0.6628445833921432, ["CASh: A Novel \"Clock as Shield\" Design Methodology for Noise Immune Precharge-Evaluate Logic", ["Yonghee Im", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2001.968644", "iccad", 2001]], "Kaushik Roy": [0, ["CASh: A Novel \"Clock as Shield\" Design Methodology for Noise Immune Precharge-Evaluate Logic", ["Yonghee Im", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2001.968644", "iccad", 2001]], "Helmut E. Graeb": [0, ["The Sizing Rules Method for Analog Integrated Circuit Design", ["Helmut E. Graeb", "Stephan Zizala", "Josef Eckmueller", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2001.968645", "iccad", 2001]], "Stephan Zizala": [0, ["The Sizing Rules Method for Analog Integrated Circuit Design", ["Helmut E. Graeb", "Stephan Zizala", "Josef Eckmueller", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2001.968645", "iccad", 2001]], "Josef Eckmueller": [0, ["The Sizing Rules Method for Analog Integrated Circuit Design", ["Helmut E. Graeb", "Stephan Zizala", "Josef Eckmueller", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2001.968645", "iccad", 2001]], "Kurt Antreich": [0, ["The Sizing Rules Method for Analog Integrated Circuit Design", ["Helmut E. Graeb", "Stephan Zizala", "Josef Eckmueller", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.2001.968645", "iccad", 2001]], "Michael Krasnicki": [0, ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001]], "Rodney Phelps": [0, ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001]], "James R. Hellums": [0, ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001]], "Mark McClung": [0, ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001]], "L. Richard Carley": [0, ["ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits", ["Michael Krasnicki", "Rodney Phelps", "James R. Hellums", "Mark McClung", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.2001.968646", "iccad", 2001]], "Peter J. Vancorenland": [0, ["A Layout-Aware Synthesis Methodology for RF Circuits", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", "iccad", 2001]], "Geert Van der Plas": [0, ["A Layout-Aware Synthesis Methodology for RF Circuits", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", "iccad", 2001]], "Michiel Steyaert": [0, ["A Layout-Aware Synthesis Methodology for RF Circuits", ["Peter J. Vancorenland", "Geert Van der Plas", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.2001.968647", "iccad", 2001]], "Seiji Kajihara": [0, ["On Identifying Don't Care Inputs of Test Patterns for Combinational Circuits", ["Seiji Kajihara", "Kohei Miyase"], "https://doi.org/10.1109/ICCAD.2001.968648", "iccad", 2001]], "Kohei Miyase": [0, ["On Identifying Don't Care Inputs of Test Patterns for Combinational Circuits", ["Seiji Kajihara", "Kohei Miyase"], "https://doi.org/10.1109/ICCAD.2001.968648", "iccad", 2001]], "Chen Wang": [0.0011174077517352998, ["REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits", ["Chen Wang", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2001.968649", "iccad", 2001]], "Irith Pomeranz": [0, ["REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits", ["Chen Wang", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2001.968649", "iccad", 2001]], "Sudhakar M. Reddy": [0, ["REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits", ["Chen Wang", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2001.968649", "iccad", 2001]], "Xiaoyun Sun": [4.158667743503486e-09, ["Crosstalk Fault Detection by Dynamic Idd", ["Xiaoyun Sun", "Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2001.968650", "iccad", 2001]], "Seonki Kim": [0.9999279379844666, ["Crosstalk Fault Detection by Dynamic Idd", ["Xiaoyun Sun", "Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2001.968650", "iccad", 2001]], "Bapiraju Vinnakota": [0, ["Crosstalk Fault Detection by Dynamic Idd", ["Xiaoyun Sun", "Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2001.968650", "iccad", 2001]], "Jianwen Zhu": [0, ["Color Permutation: An Iterative Algorithm for Memory Packing", ["Jianwen Zhu", "Edward S. Rogers Sr."], "https://doi.org/10.1109/ICCAD.2001.968651", "iccad", 2001]], "Edward S. Rogers Sr.": [0, ["Color Permutation: An Iterative Algorithm for Memory Packing", ["Jianwen Zhu", "Edward S. Rogers Sr."], "https://doi.org/10.1109/ICCAD.2001.968651", "iccad", 2001]], "Carlos A. Alba Pinto": [0, ["Constraint Satisfaction for Relative Location Assignment and Scheduling", ["Carlos A. Alba Pinto", "Bart Mesman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.2001.968652", "iccad", 2001]], "Bart Mesman": [0, ["Constraint Satisfaction for Relative Location Assignment and Scheduling", ["Carlos A. Alba Pinto", "Bart Mesman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.2001.968652", "iccad", 2001]], "Jochen A. G. Jess": [0, ["Constraint Satisfaction for Relative Location Assignment and Scheduling", ["Carlos A. Alba Pinto", "Bart Mesman", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.2001.968652", "iccad", 2001]], "Jason Cong": [0, ["Multilevel Approach to Full-Chip Gridless Routing", ["Jason Cong", "Jie Fang", "Yan Zhang VI"], "https://doi.org/10.1109/ICCAD.2001.968655", "iccad", 2001]], "Jie Fang": [0, ["Multilevel Approach to Full-Chip Gridless Routing", ["Jason Cong", "Jie Fang", "Yan Zhang VI"], "https://doi.org/10.1109/ICCAD.2001.968655", "iccad", 2001]], "Yan Zhang VI": [0, ["Multilevel Approach to Full-Chip Gridless Routing", ["Jason Cong", "Jie Fang", "Yan Zhang VI"], "https://doi.org/10.1109/ICCAD.2001.968655", "iccad", 2001]], "Fan Mo": [0, ["A Force-Directed Maze Router", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968658", "iccad", 2001]], "Abdallah Tabbara": [0, ["A Force-Directed Maze Router", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2001.968658", "iccad", 2001]], "Charles J. Alpert": [0, ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", "iccad", 2001]], "Andrew B. Kahng": [8.938485951404118e-09, ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", "iccad", 2001]], "Bao Liu": [0, ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", "iccad", 2001]], "Ion I. Mandoiu": [0, ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", "iccad", 2001]], "Alexander Zelikovsky": [0, ["Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability Control", ["Charles J. Alpert", "Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2001.968659", "iccad", 2001]], "Joe Kanapka": [0, ["Highly Accurate Fast Methods for Extraction and Sparsification of Substrate Coupling Based on Low-Rank Approximation", ["Joe Kanapka", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968661", "iccad", 2001]], "Minqing Liu": [0, ["Fast 3-D Inductance Extraction in Lossy Multi-Layer Substrate", ["Minqing Liu", "Tiejun Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968663", "iccad", 2001]], "Tiejun Yu": [6.954595482966397e-05, ["Fast 3-D Inductance Extraction in Lossy Multi-Layer Substrate", ["Minqing Liu", "Tiejun Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2001.968663", "iccad", 2001]], "Jan Hlavicka": [0, ["BOOM - A Heuristic Boolean Minimizer", ["Jan Hlavicka", "Petr Fiser"], "https://doi.org/10.1109/ICCAD.2001.968667", "iccad", 2001]], "Petr Fiser": [0, ["BOOM - A Heuristic Boolean Minimizer", ["Jan Hlavicka", "Petr Fiser"], "https://doi.org/10.1109/ICCAD.2001.968667", "iccad", 2001]], "Fadi A. Aloul": [0, ["Faster SAT and Smaller BDDs via Common Function Structure", ["Fadi A. Aloul", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2001.968669", "iccad", 2001]], "Igor L. Markov": [0, ["Faster SAT and Smaller BDDs via Common Function Structure", ["Fadi A. Aloul", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2001.968669", "iccad", 2001]], "Karem A. Sakallah": [0, ["Faster SAT and Smaller BDDs via Common Function Structure", ["Fadi A. Aloul", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2001.968669", "iccad", 2001]], "Rupesh S. Shelar": [0, ["Recursive Bipartitioning of BDDs for Performance Driven Synthesis of Pass Transistor Logic Circuits", ["Rupesh S. Shelar", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2001.968674", "iccad", 2001]], "Jennifer L. Wong": [0, ["A Probabilistic Constructive Approach to Optimization Problems", ["Jennifer L. Wong", "Farinaz Koushanfar", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2001.968676", "iccad", 2001]], "Farinaz Koushanfar": [0, ["A Probabilistic Constructive Approach to Optimization Problems", ["Jennifer L. Wong", "Farinaz Koushanfar", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2001.968676", "iccad", 2001]], "Seapahn Meguerdichian": [0, ["A Probabilistic Constructive Approach to Optimization Problems", ["Jennifer L. Wong", "Farinaz Koushanfar", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2001.968676", "iccad", 2001]], "Miodrag Potkonjak": [0, ["A Probabilistic Constructive Approach to Optimization Problems", ["Jennifer L. Wong", "Farinaz Koushanfar", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2001.968676", "iccad", 2001]], "Amit Sinha": [0, ["Energy Efficient Real-Time Scheduling", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2001.968679", "iccad", 2001]], "Anantha Chandrakasan": [0, ["Energy Efficient Real-Time Scheduling", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2001.968679", "iccad", 2001]], "Hongchao Stephanie Liu": [0, ["Efficient Performance Estimation for General Real-Time Task Systems", ["Hongchao Stephanie Liu", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2001.968681", "iccad", 2001]], "Xiaobo Sharon Hu": [0, ["Efficient Performance Estimation for General Real-Time Task Systems", ["Hongchao Stephanie Liu", "Xiaobo Sharon Hu"], "https://doi.org/10.1109/ICCAD.2001.968681", "iccad", 2001]], "Felice Balarin": [0, ["Stars in VCC: Complementing Simulation with Worst-Case Analysis", ["Felice Balarin"], "https://doi.org/10.1109/ICCAD.2001.968683", "iccad", 2001]], "Joseph N. Kozhaya": [0, ["Multigrid-Like Technique for Power Grid Analysis", ["Joseph N. Kozhaya", "Sani R. Nassif", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2001.968685", "iccad", 2001]], "Sani R. Nassif": [0, ["Multigrid-Like Technique for Power Grid Analysis", ["Joseph N. Kozhaya", "Sani R. Nassif", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2001.968685", "iccad", 2001]], "Farid N. Najm": [0, ["Multigrid-Like Technique for Power Grid Analysis", ["Joseph N. Kozhaya", "Sani R. Nassif", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2001.968685", "iccad", 2001]], "Daler N. Rakhmatov": [0, ["An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2001.968687", "iccad", 2001]], "Sarma B. K. Vrudhula": [0, ["An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2001.968687", "iccad", 2001]], "Jose Luis Rossello": [0, ["Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization", ["Jose Luis Rossello", "Jaume Segura"], "https://doi.org/10.1109/ICCAD.2001.968689", "iccad", 2001]], "Jaume Segura": [0, ["Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization", ["Jose Luis Rossello", "Jaume Segura"], "https://doi.org/10.1109/ICCAD.2001.968689", "iccad", 2001]], "Clayton B. McDonald": [0, ["A Symbolic Simulation-Based Methodology for Generating Black-Box Timing Models of Custom Macrocells", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.2001.968691", "iccad", 2001]], "Randal E. Bryant": [0, ["A Symbolic Simulation-Based Methodology for Generating Black-Box Timing Models of Custom Macrocells", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.2001.968691", "iccad", 2001]], "Jin-fuw Lee": [0.013474571518599987, ["On the Signal Bounding Problem in Timing Analysis", ["Jin-fuw Lee", "Daniel L. Ostapko", "Jeffery Soreff", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.2001.968693", "iccad", 2001]], "Daniel L. Ostapko": [0, ["On the Signal Bounding Problem in Timing Analysis", ["Jin-fuw Lee", "Daniel L. Ostapko", "Jeffery Soreff", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.2001.968693", "iccad", 2001]], "Jeffery Soreff": [0, ["On the Signal Bounding Problem in Timing Analysis", ["Jin-fuw Lee", "Daniel L. Ostapko", "Jeffery Soreff", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.2001.968693", "iccad", 2001]], "C. K. Wong": [0, ["On the Signal Bounding Problem in Timing Analysis", ["Jin-fuw Lee", "Daniel L. Ostapko", "Jeffery Soreff", "C. K. Wong"], "https://doi.org/10.1109/ICCAD.2001.968693", "iccad", 2001]], "Alexey Glebov": [0, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "Sergey Gavrilov": [0, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "David T. Blaauw": [0, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "Supamas Sirichotiyakul": [0, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "Chanhee Oh": [0.7742477208375931, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "Vladimir Zolotov": [0, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]], "Erik Larsson": [0, ["The Design and Optimization of SOC Test Solutions", ["Erik Larsson", "Zebo Peng", "Gunnar Carlsson"], "https://doi.org/10.1109/ICCAD.2001.968697", "iccad", 2001]], "Zebo Peng": [0, ["The Design and Optimization of SOC Test Solutions", ["Erik Larsson", "Zebo Peng", "Gunnar Carlsson"], "https://doi.org/10.1109/ICCAD.2001.968697", "iccad", 2001]], "Gunnar Carlsson": [0, ["The Design and Optimization of SOC Test Solutions", ["Erik Larsson", "Zebo Peng", "Gunnar Carlsson"], "https://doi.org/10.1109/ICCAD.2001.968697", "iccad", 2001]], "Donald B. Shaw": [0, ["Accurate CMOS Bridge Fault Modeling with Neural Network-Based VHDL Saboteurs", ["Donald B. Shaw", "Dhamin Al-Khalili", "Come Rozon"], "https://doi.org/10.1109/ICCAD.2001.968700", "iccad", 2001]], "Dhamin Al-Khalili": [0, ["Accurate CMOS Bridge Fault Modeling with Neural Network-Based VHDL Saboteurs", ["Donald B. Shaw", "Dhamin Al-Khalili", "Come Rozon"], "https://doi.org/10.1109/ICCAD.2001.968700", "iccad", 2001]], "Come Rozon": [0, ["Accurate CMOS Bridge Fault Modeling with Neural Network-Based VHDL Saboteurs", ["Donald B. Shaw", "Dhamin Al-Khalili", "Come Rozon"], "https://doi.org/10.1109/ICCAD.2001.968700", "iccad", 2001]], "Kaijie Wu": [2.7694462723104607e-08, ["Algorithm Level Re-Computing - A Register Transfer Level Concurrent Error Detection Technique", ["Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2001.968702", "iccad", 2001]], "Ramesh Karri": [0, ["Algorithm Level Re-Computing - A Register Transfer Level Concurrent Error Detection Technique", ["Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2001.968702", "iccad", 2001]], "Vijay Raghunathan": [0, ["Transient Power Management Through High Level Synthesis", ["Vijay Raghunathan", "Srivaths Ravi", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1109/ICCAD.2001.968703", "iccad", 2001]], "Srivaths Ravi": [0, ["Transient Power Management Through High Level Synthesis", ["Vijay Raghunathan", "Srivaths Ravi", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1109/ICCAD.2001.968703", "iccad", 2001]], "Anand Raghunathan": [0, ["Transient Power Management Through High Level Synthesis", ["Vijay Raghunathan", "Srivaths Ravi", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1109/ICCAD.2001.968703", "iccad", 2001]], "Ganesh Lakshminarayana": [0, ["Transient Power Management Through High Level Synthesis", ["Vijay Raghunathan", "Srivaths Ravi", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1109/ICCAD.2001.968703", "iccad", 2001]], "Chun-Gi Lyuh": [0, ["An Integrated Data Path Optimization for Low Power Based on Network Flow Method", ["Chun-Gi Lyuh", "Taewhan Kim", "Chien-Liang Liu"], "https://doi.org/10.1109/ICCAD.2001.968704", "iccad", 2001]], "Chien-Liang Liu": [0, ["An Integrated Data Path Optimization for Low Power Based on Network Flow Method", ["Chun-Gi Lyuh", "Taewhan Kim", "Chien-Liang Liu"], "https://doi.org/10.1109/ICCAD.2001.968704", "iccad", 2001]], "Gang Qu": [0, ["What is the Limit of Energy Saving by Dynamic Voltage Scaling?", ["Gang Qu"], "https://doi.org/10.1109/ICCAD.2001.968707", "iccad", 2001]], "Oluf Faroe": [0, ["Local Search for Final Placement in VLSI Design", ["Oluf Faroe", "David Pisinger", "Martin Zachariasen"], "https://doi.org/10.1109/ICCAD.2001.968708", "iccad", 2001]], "David Pisinger": [0, ["Local Search for Final Placement in VLSI Design", ["Oluf Faroe", "David Pisinger", "Martin Zachariasen"], "https://doi.org/10.1109/ICCAD.2001.968708", "iccad", 2001]], "Martin Zachariasen": [0, ["Local Search for Final Placement in VLSI Design", ["Oluf Faroe", "David Pisinger", "Martin Zachariasen"], "https://doi.org/10.1109/ICCAD.2001.968708", "iccad", 2001]], "Xiaojian Yang": [2.01969821075898e-12, ["Congestion Reduction During Placement Based on Integer Programming", ["Xiaojian Yang", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2001.968712", "iccad", 2001]], "Prakash Gopalakrishnan": [0, ["Direct Transistor-Level Layout for Digital Blocks", ["Prakash Gopalakrishnan", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2001.968713", "iccad", 2001]], "Payam Heydari": [0, ["Model Reduction of Variable-Geometry Interconnects using Variational Spectrally-Weighted Balanced Truncation", ["Payam Heydari", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2001.968716", "iccad", 2001]], "Zhenhai Zhu": [0, ["Improving the Robustness of a Surface Integral Formulation for Wideband Impendance Extraction of 3D Structures", ["Zhenhai Zhu", "Jingfang Huang", "Ben Song", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968718", "iccad", 2001]], "Jingfang Huang": [0, ["Improving the Robustness of a Surface Integral Formulation for Wideband Impendance Extraction of 3D Structures", ["Zhenhai Zhu", "Jingfang Huang", "Ben Song", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968718", "iccad", 2001]], "Ben Song": [0.0001632288986002095, ["Improving the Robustness of a Surface Integral Formulation for Wideband Impendance Extraction of 3D Structures", ["Zhenhai Zhu", "Jingfang Huang", "Ben Song", "Jacob White"], "https://doi.org/10.1109/ICCAD.2001.968718", "iccad", 2001]], "Steven C. Chan": [0, ["Practical Considerations in RLCK Crosstalk Analysis for Digital Integrated Circuits", ["Steven C. Chan", "Kenneth L. Shepard"], "https://doi.org/10.1109/ICCAD.2001.968721", "iccad", 2001]], "Kenneth L. Shepard": [0, ["Practical Considerations in RLCK Crosstalk Analysis for Digital Integrated Circuits", ["Steven C. Chan", "Kenneth L. Shepard"], "https://doi.org/10.1109/ICCAD.2001.968721", "iccad", 2001]], "Chih-Wei Jim Chang": [0.0012038271815981716, ["Single-Pass Redundancy Addition and Removal", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2001.968723", "iccad", 2001]], "Jovanka Ciric": [0, ["Efficient Canonical Form for Boolean Matching of Complex Functions in Large Libraries", ["Jovanka Ciric", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.2001.968724", "iccad", 2001]], "Carl Sechen": [0, ["Efficient Canonical Form for Boolean Matching of Complex Functions in Large Libraries", ["Jovanka Ciric", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.2001.968724", "iccad", 2001]], "Andreas Hoffmann": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Oliver Schliebusch": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Achim Nohl": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Gunnar Braun": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Oliver Wahlen": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Heinrich Meyr": [0, ["A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA", ["Andreas Hoffmann", "Oliver Schliebusch", "Achim Nohl", "Gunnar Braun", "Oliver Wahlen", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2001.968726", "iccad", 2001]], "Subash G. Chandar": [0, ["Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-Configurable Encoding", ["Subash G. Chandar", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1109/ICCAD.2001.968727", "iccad", 2001]], "Mahesh Mehendale": [0, ["Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-Configurable Encoding", ["Subash G. Chandar", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1109/ICCAD.2001.968727", "iccad", 2001]], "R. Govindarajan": [0, ["Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-Configurable Encoding", ["Subash G. Chandar", "Mahesh Mehendale", "R. Govindarajan"], "https://doi.org/10.1109/ICCAD.2001.968727", "iccad", 2001]], "Sri Parameswaran": [0, ["I-CoPES: Fast Instruction Code Placement for Embedded Systems to Improve Performance and Energy Efficiency", ["Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2001.968728", "iccad", 2001]], "Sudhakar Bobba": [0, ["IC Power Distribution Challenges", ["Sudhakar Bobba", "Tyler Thorp", "Kathirgamar Aingaran", "Dean Liu"], "https://doi.org/10.1109/ICCAD.2001.968729", "iccad", 2001]], "Tyler Thorp": [0, ["IC Power Distribution Challenges", ["Sudhakar Bobba", "Tyler Thorp", "Kathirgamar Aingaran", "Dean Liu"], "https://doi.org/10.1109/ICCAD.2001.968729", "iccad", 2001]], "Kathirgamar Aingaran": [0, ["IC Power Distribution Challenges", ["Sudhakar Bobba", "Tyler Thorp", "Kathirgamar Aingaran", "Dean Liu"], "https://doi.org/10.1109/ICCAD.2001.968729", "iccad", 2001]], "Dean Liu": [0, ["IC Power Distribution Challenges", ["Sudhakar Bobba", "Tyler Thorp", "Kathirgamar Aingaran", "Dean Liu"], "https://doi.org/10.1109/ICCAD.2001.968729", "iccad", 2001]], "Shen Lin": [0, ["Challenges in Power-Ground Integrity", ["Shen Lin", "Norman Chang"], "https://doi.org/10.1109/ICCAD.2001.968730", "iccad", 2001]], "Norman Chang": [4.335683001954749e-06, ["Challenges in Power-Ground Integrity", ["Shen Lin", "Norman Chang"], "https://doi.org/10.1109/ICCAD.2001.968730", "iccad", 2001]], "Olivier Coudert": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Patrick Groeneveld": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Jurgen Koehl": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Scott Peterson": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Vivek Raghavan": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]], "Naresh Soni": [0, ["Automatic Hierarchical Design: Fantasy or Reality? (Panel)", ["Rob A. Rutenbar", "Olivier Coudert", "Patrick Groeneveld", "Jurgen Koehl", "Scott Peterson", "Vivek Raghavan", "Naresh Soni"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2001.10010", "iccad", 2001]]}