# 
# OneSpin 360 Message Log
#  version      = 2024.2
#  build_date   = May 17 2024 10:33:12
#  license_mode = default
#  flexera      = 11.17.2.0
#  tool         = onespin
#  platform     = Linux_x86_64
#  os           = Linux
#  os_version   = 3.10.0-1160.99.1.el7.x86_64
# 
-I- Logging messages into '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/PRC/PRC_XP_DPM.log'.
$tcl_library is set to: /u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/etc/tcl8.6
init.tcl executed.
source "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/etc/startup/onespin_defaults.tcl"
source -signed "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/etc/startup/onespin_startup.tcl.obf"
-I- ec_settings - fpga_package path is set to "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/..".
source "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/setup.inc"
-I- Parameter disable_intermediate_arithmetic_signals set to 1
-W- Cannot evaluate compile options for design 'golden' because no elaborated design is available.
-W- Top-level module "cv32e40p_top" unknown.
-I- Based on user request the following pragmas are enabled for design 'golden':
        pragma translate_off/on
        synopsys translate_off/on
        synthesis translate_off/on
        onespin translate_off/on
    Whitespace between the start of the comment and the meta is ignored.
    E.g., "-- pragma translateoff" is treated like "--pragma translateoff".
-I- Analyzing vlog X parameter file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/cv32e40p_fpu_manifest.flist'
-I- set_read_hdl_option -verilog_include_path {/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/include /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/sva /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/include}
-I- read_verilog -library work -sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_apu_core_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_fpu_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_aligner.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_buffer.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_mult.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_int_controller.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu_div.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ff_one.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_popcnt.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_apu_disp.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_obi_interface.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_controller.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_sleep_unit.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/lzc.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fp_wrapper.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_sim_clock_gate.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/include/cv32e40p_tracer_pkg.sv /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_tb_wrapper.sv
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_apu_core_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_fpu_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv" .... [1]
-I- AnalyzeModule - cv32e40p_if_stage.sv:28 Analyzing module ( cv32e40p_if_stage ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv" .... [1]
-I- AnalyzeModule - cv32e40p_cs_registers.sv:30 Analyzing module ( cv32e40p_cs_registers ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv" .... [1]
-I- AnalyzeModule - cv32e40p_register_file_ff.sv:30 Analyzing module ( cv32e40p_register_file ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv" .... [1]
-I- AnalyzeModule - cv32e40p_load_store_unit.sv:26 Analyzing module ( cv32e40p_load_store_unit ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv" .... [1]
-I- AnalyzeModule - cv32e40p_id_stage.sv:30 Analyzing module ( cv32e40p_id_stage ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_aligner.sv" .... [1]
-I- AnalyzeModule - cv32e40p_aligner.sv:23 Analyzing module ( cv32e40p_aligner ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv" .... [1]
-I- AnalyzeModule - cv32e40p_decoder.sv:28 Analyzing module ( cv32e40p_decoder ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv" .... [1]
-I- AnalyzeModule - cv32e40p_compressed_decoder.sv:27 Analyzing module ( cv32e40p_compressed_decoder ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv" .... [1]
-I- AnalyzeModule - cv32e40p_fifo.sv:15 Analyzing module ( cv32e40p_fifo ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_buffer.sv" .... [1]
-I- AnalyzeModule - cv32e40p_prefetch_buffer.sv:27 Analyzing module ( cv32e40p_prefetch_buffer ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv" .... [1]
-I- AnalyzeModule - cv32e40p_hwloop_regs.sv:25 Analyzing module ( cv32e40p_hwloop_regs ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_mult.sv" .... [1]
-I- AnalyzeModule - cv32e40p_mult.sv:26 Analyzing module ( cv32e40p_mult ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_int_controller.sv" .... [1]
-I- AnalyzeModule - cv32e40p_int_controller.sv:24 Analyzing module ( cv32e40p_int_controller ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv" .... [1]
-I- AnalyzeModule - cv32e40p_ex_stage.sv:32 Analyzing module ( cv32e40p_ex_stage ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu_div.sv" .... [1]
-I- AnalyzeModule - cv32e40p_alu_div.sv:26 Analyzing module ( cv32e40p_alu_div ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv" .... [1]
-I- AnalyzeModule - cv32e40p_alu.sv:28 Analyzing module ( cv32e40p_alu ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ff_one.sv" .... [1]
-I- AnalyzeModule - cv32e40p_ff_one.sv:25 Analyzing module ( cv32e40p_ff_one ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_popcnt.sv" .... [1]
-I- AnalyzeModule - cv32e40p_popcnt.sv:25 Analyzing module ( cv32e40p_popcnt ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_apu_disp.sv" .... [1]
-I- AnalyzeModule - cv32e40p_apu_disp.sv:25 Analyzing module ( cv32e40p_apu_disp ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv" .... [1]
-I- AnalyzeModule - cv32e40p_controller.sv:31 Analyzing module ( cv32e40p_controller ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_obi_interface.sv" .... [1]
-I- AnalyzeModule - cv32e40p_obi_interface.sv:38 Analyzing module ( cv32e40p_obi_interface ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_controller.sv" .... [1]
-I- AnalyzeModule - cv32e40p_prefetch_controller.sv:40 Analyzing module ( cv32e40p_prefetch_controller ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_sleep_unit.sv" .... [1]
-I- AnalyzeModule - cv32e40p_sleep_unit.sv:56 Analyzing module ( cv32e40p_sleep_unit ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv" .... [1]
-I- AnalyzeModule - cv32e40p_core.sv:31 Analyzing module ( cv32e40p_core ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv" .... [1]
-I- AnalyzeModule - rr_arb_tree.sv:47 Analyzing module ( rr_arb_tree ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/lzc.sv" .... [1]
-I- AnalyzeModule - lzc.sv:25 Analyzing module ( lzc ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v" .... [1]
-I- AnalyzeModule - gated_clk_cell.v:16 Analyzing module ( gated_clk_cell ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v" .... [1]
-I- AnalyzeModule - pa_fdsu_ctrl.v:17 Analyzing module ( pa_fdsu_ctrl ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v" .... [1]
-I- AnalyzeModule - pa_fdsu_ff1.v:17 Analyzing module ( pa_fdsu_ff1 ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v" .... [1]
-I- AnalyzeModule - pa_fdsu_pack_single.v:17 Analyzing module ( pa_fdsu_pack_single ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v" .... [1]
-I- AnalyzeModule - pa_fdsu_prepare.v:17 Analyzing module ( pa_fdsu_prepare ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v" .... [1]
-I- AnalyzeModule - pa_fdsu_round_single.v:17 Analyzing module ( pa_fdsu_round_single ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v" .... [1]
-I- AnalyzeModule - pa_fdsu_special.v:17 Analyzing module ( pa_fdsu_special ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v" .... [1]
-I- AnalyzeModule - pa_fdsu_srt_single.v:17 Analyzing module ( pa_fdsu_srt_single ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v" .... [1]
-I- AnalyzeModule - pa_fdsu_top.v:17 Analyzing module ( pa_fdsu_top ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v" .... [1]
-I- AnalyzeModule - pa_fpu_dp.v:16 Analyzing module ( pa_fpu_dp ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v" .... [1]
-I- AnalyzeModule - pa_fpu_frbus.v:16 Analyzing module ( pa_fpu_frbus ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v" .... [1]
-I- AnalyzeModule - pa_fpu_src_type.v:17 Analyzing module ( pa_fpu_src_type ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv" .... [1]
-I- Analyzing included file "rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" .... [20]
-W- Parser - registers.svh:85 Compiler directive `ifndef is present inside macro definition. [1043]
-W- Parser - registers.svh:87 Compiler directive `endif is present inside macro definition. [1043]
-W- Parser - registers.svh:99 Compiler directive `ifndef is present inside macro definition. [1043]
-W- Parser - registers.svh:101 Compiler directive `endif is present inside macro definition. [1043]
-W- Parser - registers.svh:172 Compiler directive `ifndef is present inside macro definition. [1043]
-W- Parser - registers.svh:174 Compiler directive `endif is present inside macro definition. [1043]
-W- Parser - registers.svh:187 Compiler directive `ifndef is present inside macro definition. [1043]
-W- Parser - registers.svh:189 Compiler directive `endif is present inside macro definition. [1043]
-W- Parser - registers.svh:203 Compiler directive `ifndef is present inside macro definition. [1043]
-W- Parser - registers.svh:205 Compiler directive `endif is present inside macro definition. [1043]
-I- Continuing with analysis of file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv" .... [21]
-I- AnalyzeModule - fpnew_divsqrt_th_32.sv:21 Analyzing module ( fpnew_divsqrt_th_32 ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv" .... [1]
-I- AnalyzeModule - fpnew_classifier.sv:16 Analyzing module ( fpnew_classifier ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv" .... [1]
-I- AnalyzeModule - fpnew_rounding.sv:16 Analyzing module ( fpnew_rounding ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv" .... [1]
-I- Analyzing included file "rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" .... [20]
-I- Continuing with analysis of file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv" .... [21]
-I- AnalyzeModule - fpnew_cast_multi.sv:18 Analyzing module ( fpnew_cast_multi ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv" .... [1]
-I- Analyzing included file "rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" .... [20]
-I- Continuing with analysis of file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv" .... [21]
-I- AnalyzeModule - fpnew_fma_multi.sv:18 Analyzing module ( fpnew_fma_multi ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv" .... [1]
-I- Analyzing included file "rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" .... [20]
-I- Continuing with analysis of file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv" .... [21]
-I- AnalyzeModule - fpnew_noncomp.sv:18 Analyzing module ( fpnew_noncomp ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv" .... [1]
-I- AnalyzeModule - fpnew_opgroup_fmt_slice.sv:16 Analyzing module ( fpnew_opgroup_fmt_slice ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv" .... [1]
-I- Analyzing included file "rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" .... [20]
-I- Continuing with analysis of file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv" .... [21]
-I- AnalyzeModule - fpnew_opgroup_multifmt_slice.sv:18 Analyzing module ( fpnew_opgroup_multifmt_slice ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv" .... [1]
-I- AnalyzeModule - fpnew_opgroup_block.sv:16 Analyzing module ( fpnew_opgroup_block ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv" .... [1]
-I- AnalyzeModule - fpnew_top.sv:16 Analyzing module ( fpnew_top ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fp_wrapper.sv" .... [1]
-I- AnalyzeModule - cv32e40p_fp_wrapper.sv:14 Analyzing module ( cv32e40p_fp_wrapper ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv" .... [1]
-I- AnalyzeModule - cv32e40p_top.sv:26 Analyzing module ( cv32e40p_top ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_sim_clock_gate.sv" .... [1]
-I- AnalyzeModule - cv32e40p_sim_clock_gate.sv:15 Analyzing module ( cv32e40p_clock_gate ). [4]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/include/cv32e40p_tracer_pkg.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_tb_wrapper.sv" .... [1]
-I- AnalyzeModule - cv32e40p_tb_wrapper.sv:50 Analyzing module ( cv32e40p_tb_wrapper ). [4]
-I- set_elaborate_option -verilog_library_resolution_ieee_compliance
-I- Elaborating verilog portion...
-W- RegWithoutSink - cv32e40p_sleep_unit.sv:94 reg 'p_elw_busy_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:384:.
-W- NetWithoutSink - cv32e40p_sleep_unit.sv:79 net 'pulp_clock_en_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:384:.
-W- NetWithoutSink - cv32e40p_sleep_unit.sv:80 net 'p_elw_start_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:384:.
-W- NetWithoutSink - cv32e40p_sleep_unit.sv:81 net 'p_elw_finish_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:384:.
-W- NetWithoutSink - cv32e40p_sleep_unit.sv:82 net 'debug_p_elw_no_sleep_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:384:.
-W- ProcessLogic - cv32e40p_prefetch_controller.sv:226 illegal latched logic for next_cnt in always_comb process.
-W- NetWithoutSink - cv32e40p_prefetch_controller.sv:52 net 'branch_addr_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_buffer.sv:90:.
-W- ExprTrunc - cv32e40p_fifo.sv:82 expression size 2 of expression '(write_pointer_q + 1)' is truncated to fit in target size 1.
-W- ExprTrunc - cv32e40p_fifo.sv:84 expression size 3 of expression '(status_cnt_q + 1)' is truncated to fit in target size 2.
-W- ExprTrunc - cv32e40p_fifo.sv:91 expression size 2 of expression '(read_pointer_q + 1)' is truncated to fit in target size 1.
-W- ExprTrunc - cv32e40p_fifo.sv:93 expression size 3 of expression '(status_cnt_q - 1)' is truncated to fit in target size 2.
-W- ParallelCase - cv32e40p_fifo.sv:117 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_fifo.sv:125 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ExprTrunc - cv32e40p_fifo.sv:127 expression size 2 of expression '((status_cnt_q > 0) ? (read_pointer_q + 1) : '0)' is truncated to fit in target size 1.
-W- NetWithoutSink - cv32e40p_fifo.sv:26 net 'testmode_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_buffer.sv:127:.
-W- UnconnOutputPort - cv32e40p_prefetch_buffer.sv:127 output port 'full_o' is unconnected in instance 'fifo_i'.
-W- UnconnOutputPort - cv32e40p_prefetch_buffer.sv:155 output port 'obi_we_o' is unconnected in instance 'instruction_obi_i'.
-W- UnconnOutputPort - cv32e40p_prefetch_buffer.sv:155 output port 'obi_be_o' is unconnected in instance 'instruction_obi_i'.
-W- UnconnOutputPort - cv32e40p_prefetch_buffer.sv:155 output port 'obi_wdata_o' is unconnected in instance 'instruction_obi_i'.
-W- UnconnOutputPort - cv32e40p_prefetch_buffer.sv:155 output port 'obi_atop_o' is unconnected in instance 'instruction_obi_i'.
-W- RegWithoutSink - cv32e40p_prefetch_buffer.sv:66 reg 'trans_addr[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:182:.
-W- RegWithoutSink - cv32e40p_prefetch_buffer.sv:80 reg 'resp_err' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:182:.
-W- NetWithoutSink - cv32e40p_prefetch_buffer.sv:52 net 'instr_err_pmp_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:182:.
-W- FullCase - cv32e40p_compressed_decoder.sv:272 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_compressed_decoder.sv:339 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_compressed_decoder.sv:195 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_compressed_decoder.sv:436 unique case-stmt does not cover all potential cases.
-W- UnusedParam - cv32e40p_compressed_decoder.sv:29 Parameter 'ZFINX' is unused (ignored).
-W- UnusedParam - cv32e40p_if_stage.sv:31 Parameter 'PULP_SECURE' is unused (ignored).
-W- RegWithoutSink - cv32e40p_if_stage.sv:109 reg 'branch_addr_n[0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:429:.
-W- NetWithoutSink - cv32e40p_if_stage.sv:47 net 'dm_halt_addr_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:429:.
-W- NetWithoutSink - cv32e40p_if_stage.sv:44 net 'dm_exception_addr_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:429:.
-W- NetWithoutSink - cv32e40p_if_stage.sv:43 net 'boot_addr_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:429:.
-W- UnusedParam - cv32e40p_register_file_ff.sv:34 Parameter 'ZFINX' is unused (ignored).
-W- RegWithoutSink - cv32e40p_register_file_ff.sv:82 reg 'we_a_dec[0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:936:.
-W- RegWithoutSink - cv32e40p_register_file_ff.sv:83 reg 'we_b_dec[0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:936:.
-W- NetWithoutSink - cv32e40p_register_file_ff.sv:40 net 'scan_cg_en_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:936:.
-W- FullCase - cv32e40p_decoder.sv:487 unique case-stmt does not cover all potential cases.
-W- UnusedParam - cv32e40p_decoder.sv:37 Parameter 'FPU_ADDMUL_LAT' is unused (ignored).
-W- UnusedParam - cv32e40p_decoder.sv:38 Parameter 'FPU_OTHERS_LAT' is unused (ignored).
-W- UnusedParam - cv32e40p_decoder.sv:39 Parameter 'ZFINX' is unused (ignored).
-W- RegWithoutSink - cv32e40p_decoder.sv:182 reg 'fpu_op' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- RegWithoutSink - cv32e40p_decoder.sv:183 reg 'fpu_op_mod' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- RegWithoutSink - cv32e40p_decoder.sv:184 reg 'fpu_vec_op' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- RegWithoutSink - cv32e40p_decoder.sv:180 reg 'check_fprm' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- RegWithoutSink - cv32e40p_decoder.sv:186 reg 'fp_op_group' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- NetWithoutSink - cv32e40p_decoder.sv:109 net 'fs_off_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- NetWithoutSink - cv32e40p_decoder.sv:110 net 'frm_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- NetWithoutSink - cv32e40p_decoder.sv:161 net 'mcounteren_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:987:.
-W- ParallelCase - cv32e40p_controller.sv:541 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:556 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:574 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:580 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:586 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:592 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:598 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:613 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:677 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:685 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:690 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:695 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:775 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:796 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:802 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:817 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:863 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:871 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:876 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:881 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:932 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:938 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1054 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:1065 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1076 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1080 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1084 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1089 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1097 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1105 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1122 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_controller.sv:1129 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_controller.sv:1135 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- NetWithoutSink - cv32e40p_controller.sv:108 net 'apu_read_dep_for_jalr_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1118:.
-W- NetWithoutSink - cv32e40p_controller.sv:196 net 'id_valid_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1118:.
-W- UnusedFsmBits - cv32e40p_controller.sv:330 Unused bits in FSM: 'ctrl_fsm_cs[4]'.
-W- NetWithoutSink - cv32e40p_int_controller.sv:46 net 'u_ie_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1298:.
-W- NetWithoutSink - cv32e40p_int_controller.sv:47 net 'current_priv_lvl_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1298:.
-W- NetWithoutSink - cv32e40p_hwloop_regs.sv:33 net 'hwlp_start_data_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1335:.
-W- NetWithoutSink - cv32e40p_hwloop_regs.sv:34 net 'hwlp_end_data_i[1:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1335:.
-W- FullCase - cv32e40p_id_stage.sv:525 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:610 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:749 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:755 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:764 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:770 unique case-stmt does not cover all potential cases.
-W- FullCase - cv32e40p_id_stage.sv:785 unique case-stmt does not cover all potential cases.
-W- ProcessLogic - cv32e40p_id_stage.sv:1384 illegal latched logic for hwlp_cnt in always_comb process.
-W- MultRegAssign - cv32e40p_id_stage.sv:1545 register 'mult_operator_ex_o' is non-blocking assigned more than once in the same process. Already assigned in /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:1536:.
-W- UnusedParam - cv32e40p_id_stage.sv:49 Parameter 'APU_NUSFLAGS_CPU' is unused (ignored).
-W- RegWithoutSink - cv32e40p_id_stage.sv:322 reg 'imm_clip_type[0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:387 reg 'apu_read_regs' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:388 reg 'apu_read_regs_valid' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:389 reg 'apu_write_regs' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:390 reg 'apu_write_regs_valid' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:375 reg 'fpu_src_fmt' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:376 reg 'fpu_dst_fmt' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:377 reg 'fpu_int_fmt' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:393 reg 'fp_rnd_mode' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_id_stage.sv:294 reg 'ctrl_transfer_insn_in_dec' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:529:.
-W- RegWithoutSink - cv32e40p_ff_one.sv:37 reg 'sel_nodes[31]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:764:.
-W- ExprTrunc - cv32e40p_alu_div.sv:115 expression size 7 of expression '(LoadEn_S ? OpBShift_DI : (~CntZero_S ? (Cnt_DP - 1) : Cnt_DP))' is truncated to fit in target size 6.
-W- ExprTrunc - cv32e40p_alu.sv:275 expression size 17 of expression '($signed {(shift_arithmetic & shift_op_a[31]),shift_op_a[31:16]}  >>>  shift_amt_int[19:16])' is truncated to fit in target size 16.
-W- ExprTrunc - cv32e40p_alu.sv:278 expression size 17 of expression '($signed {(shift_arithmetic & shift_op_a[15]),shift_op_a[15:0]}  >>>  shift_amt_int[3:0])' is truncated to fit in target size 16.
-W- ExprTrunc - cv32e40p_alu.sv:284 expression size 9 of expression '($signed {(shift_arithmetic & shift_op_a[31]),shift_op_a[31:24]}  >>>  shift_amt_int[26:24])' is truncated to fit in target size 8.
-W- ExprTrunc - cv32e40p_alu.sv:287 expression size 9 of expression '($signed {(shift_arithmetic & shift_op_a[23]),shift_op_a[23:16]}  >>>  shift_amt_int[18:16])' is truncated to fit in target size 8.
-W- ExprTrunc - cv32e40p_alu.sv:290 expression size 9 of expression '($signed {(shift_arithmetic & shift_op_a[15]),shift_op_a[15:8]}  >>>  shift_amt_int[10:8])' is truncated to fit in target size 8.
-W- ExprTrunc - cv32e40p_alu.sv:293 expression size 9 of expression '($signed {(shift_arithmetic & shift_op_a[7]),shift_op_a[7:0]}  >>>  shift_amt_int[2:0])' is truncated to fit in target size 8.
-W- ExprTrunc - cv32e40p_alu.sv:300 expression size 64 of expression '(shift_op_a_32 >> shift_amt_int[4:0])' is truncated to fit in target size 32.
-W- FullCase - cv32e40p_alu.sv:557 unique case-stmt does not cover all potential cases.
-W- RegWithoutSink - cv32e40p_alu.sv:99 reg 'adder_result_expanded[0]', 'adder_result_expanded[9]', 'adder_result_expanded[18]', 'adder_result_expanded[27]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:263:.
-W- RegWithoutSink - cv32e40p_alu.sv:204 reg 'shift_amt_int[7:5]', 'shift_amt_int[15:11]', 'shift_amt_int[23:20]', 'shift_amt_int[31:27]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:263:.
-W- ExprTrunc - cv32e40p_mult.sv:312 expression size 17 of expression '($signed dot_short_result[31:15]  >>>  clpx_shift_i)' is truncated to fit in target size 16.
-W- RegWithoutSink - cv32e40p_mult.sv:76 reg 'short_round_tmp[0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:298:.
-W- RegWithoutSink - cv32e40p_mult.sv:77 reg 'short_result[33:32]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:298:.
-W- RegWithoutSink - cv32e40p_mult.sv:252 reg 'dot_short_mul[0][33:32]', 'dot_short_mul[1][33:32]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:298:.
-W- RegWithoutSink - cv32e40p_mult.sv:243 reg 'dot_short_result[32]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv:298:.
-W- UnusedParam - cv32e40p_ex_stage.sv:40 Parameter 'APU_NDSFLAGS_CPU' is unused (ignored).
-W- RegWithoutSink - cv32e40p_ex_stage.sv:178 reg 'mulh_active' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:189 reg 'apu_req' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:190 reg 'apu_gnt' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:175 reg 'wb_contention_lsu' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:192 reg 'apu_rvalid_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:193 reg 'apu_result_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_ex_stage.sv:194 reg 'apu_flags_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:80 net 'data_req_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:81 net 'data_rvalid_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:83 net 'data_misaligned_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:85 net 'ctrl_transfer_insn_in_dec_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:93 net 'apu_op_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:94 net 'apu_lat_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:95 net 'apu_operands_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:96 net 'apu_waddr_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:97 net 'apu_flags_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:99 net 'apu_read_regs_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:100 net 'apu_read_regs_valid_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:103 net 'apu_write_regs_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:104 net 'apu_write_regs_valid_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:117 net 'apu_gnt_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:122 net 'apu_rvalid_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:123 net 'apu_result_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- NetWithoutSink - cv32e40p_ex_stage.sv:158 net 'is_decoding_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:753:.
-W- RegWithoutSink - cv32e40p_obi_interface.sv:75 reg 'state_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:457:.
-W- RegWithoutSink - cv32e40p_obi_interface.sv:75 reg 'next_state' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:457:.
-W- NetWithoutSink - cv32e40p_obi_interface.sv:41 net 'clk' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:457:.
-W- NetWithoutSink - cv32e40p_obi_interface.sv:42 net 'rst_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:457:.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:119 illegal latched logic for data_be in always_comb process.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:172 illegal latched logic for data_wdata in always_comb process.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:222 illegal latched logic for rdata_w_ext in always_comb process.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:232 illegal latched logic for rdata_h_ext in always_comb process.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:262 illegal latched logic for rdata_b_ext in always_comb process.
-W- ProcessLogic - cv32e40p_load_store_unit.sv:291 illegal latched logic for data_rdata_ext in always_comb process.
-W- FullCase - cv32e40p_load_store_unit.sv:419 unique case-stmt does not cover all potential cases.
-W- RegWithoutSink - cv32e40p_load_store_unit.sv:114 reg 'load_err_o' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:888:.
-W- RegWithoutSink - cv32e40p_load_store_unit.sv:114 reg 'store_err_o' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:888:.
-W- RegWithoutSink - cv32e40p_load_store_unit.sv:89 reg 'resp_err' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:888:.
-W- ParallelCase - cv32e40p_cs_registers.sv:1044 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_cs_registers.sv:1046 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_cs_registers.sv:1047 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_cs_registers.sv:1041 unique case: not all triggers are mutually exclusive.
-W- ParallelCase - cv32e40p_cs_registers.sv:1067 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- ParallelCase - cv32e40p_cs_registers.sv:1074 unique case: this trigger is not mutually exclusive to the previous triggers.
-W- UnusedParam - cv32e40p_cs_registers.sv:37 Parameter 'ZFINX' is unused (ignored).
-W- UnusedParam - cv32e40p_cs_registers.sv:39 Parameter 'USE_PMP' is unused (ignored).
-W- RegWithoutSink - cv32e40p_cs_registers.sv:231 reg 'is_irq' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:233 reg 'pmp_reg_q.pmpcfg_packed' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:219 reg 'ucause_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:1346 reg 'mcounteren_we' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:244 reg 'mhpmcounter_increment[1]', 'mhpmcounter_increment[31:4]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:246 reg 'mhpmcounter_write_upper[1]', 'mhpmcounter_write_upper[31:4]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:247 reg 'mhpmcounter_write_increment[1]', 'mhpmcounter_write_increment[31:4]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:202 reg 'uepc_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:216 reg 'mstatus_we_int' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:215 reg 'mstatus_n.mprv', 'mstatus_n.mpp', 'mstatus_n.upie', 'mstatus_n.uie' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:219 reg 'ucause_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:232 reg 'priv_lvl_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:58 net 'mtvec_addr_i[7:0]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:221 reg 'utvec_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:233 reg 'pmp_reg_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:235 reg 'pmpaddr_we' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:236 reg 'pmpcfg_we' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:223 reg 'utvec_mode_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:241 reg 'mcounteren_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:242 reg 'mcountinhibit_n[1]', 'mcountinhibit_n[31:4]' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:196 reg 'frm_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:196 reg 'frm_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:197 reg 'fflags_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:197 reg 'fflags_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:198 reg 'fcsr_update' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:217 reg 'mstatus_fs_q' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_cs_registers.sv:217 reg 'mstatus_fs_n' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:69 net 'fflags_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:70 net 'fflags_we_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:71 net 'fregs_we_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:80 net 'csr_irq_sec_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:112 net 'csr_restore_uret_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:135 net 'mhpmevent_pipe_stall_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:136 net 'apu_typeconflict_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:137 net 'apu_contention_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:138 net 'apu_dep_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- NetWithoutSink - cv32e40p_cs_registers.sv:139 net 'apu_wb_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv:961:.
-W- RegWithoutSink - cv32e40p_core.sv:123 reg 'irq_sec_i' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:278 reg 'id_valid' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:354 reg 'data_err_ack' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:285 reg 'apu_ready_wb' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:122 reg 'data_atop_o' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:280 reg 'wb_valid' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:124 reg 'sec_lvl_o' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:347 reg 'pmp_addr' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_core.sv:348 reg 'pmp_cfg' has no sink in instance at line /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv:108:.
-W- RegWithoutSink - cv32e40p_top.sv:85 reg 'apu_busy' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:86 reg 'apu_req' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:87 reg 'apu_operands' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:88 reg 'apu_op' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:89 reg 'apu_flags' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:97 reg 'apu_clk_en' has no sink.
-W- RegWithoutSink - cv32e40p_top.sv:97 reg 'apu_clk' has no sink.

Warning Statistics:
-------------------
    1   MultRegAssign        multiple register assignment
    1   UnusedFsmBits        unused FSM bits
    5   UnconnOutputPort     output port is not connected
    8   ProcessLogic         illegal logic
   10   UnusedParam          parameter is defined but not used
   14   FullCase             potential full_case violation
   14   ExprTrunc            truncating expression
   41   ParallelCase         potential parallel_case violation
   50   NetWithoutSink       net without sink (never read)
   82   RegWithoutSink       reg without sink (never read)
-I- Elaboration of design golden succeeded.
-I- Traversing modules of design 'cv32e40p_top' ...
-I- Traversing modules of design 'cv32e40p_top' took 0.775 seconds.
-I- Analyzing signal dependency in design 'cv32e40p_top' ...
-I- Analyzing signal dependency in design 'cv32e40p_top' took 0.230 seconds.
-I- Analyzing loops ...
-I- Analyzing loops took 0.60 seconds.
-I- Analyzing primary and generated clocks ...
-I- Checking clock dependency for 2 clock classes.
-I- ClockGatingCell:  core_i.sleep_unit_i.core_clock_gate_i - cv32e40p_sleep_unit.sv:154 
-I- GatedClock - cv32e40p_sim_clock_gate.sv:18 Clock gating enable: 'core_i.sleep_unit_i.core_clock_gate_i.scan_cg_en_i
-I- GatedClock - cv32e40p_sim_clock_gate.sv:17 Clock gating enable: 'core_i.sleep_unit_i.core_clock_gate_i.en_i
-I- Found 1 clock gating cell instances, 2 clock enable signals.
-I- Checking clock dependency took 0.00 seconds.
-I- Checking reset dependency for 9 reset classes.
-I- Checking reset dependency took 0.00 seconds.
-I- Computing next states ...
-I- Analyzing generated clocks.
-I- Analysis of generated clocks took 0.00 seconds.
-I- Computing next states took 0.02 seconds.
-I- Analyzing primary and generated clocks took 0.05 seconds.
-I- Checking clock dependency assumption ...
-I- Checking clock dependency assumption took 0.01 seconds.
-I- Clock input 'clk_i (posedge)' found.
-I- Reset input 'rst_ni (neg_reset)' found.
-I- Design contains: 457 inputs, 153 states, 13 outputs, 1 clock inputs, 0 generated clocks.
-I- Computing CSA result ...
-I- Computing CSA result took 0.08 seconds.
-I- Finishing CSA analysis ...
-I- Latch - cv32e40p_sim_clock_gate.sv:22 State 'core_i.sleep_unit_i.core_clock_gate_i.clk_en' is classified as latch, because it is not edge sensitive.

Info Statistics:
----------------
    1   Latch                State is classified as latch
-I- Compilation for design golden succeeded.
-I- Formal model generated.
-I- Model trimmed.
-I- Generated default reset sequence consists of the activation of 'rst_ni' (active low).
-I- State 'core_i.id_stage_i.int_controller_i.irq_sec_q' is redundant.
-I- State 'core_i.id_stage_i.data_load_event_ex_o' is redundant.
-I- State 'core_i.id_stage_i.mhpmevent_pipe_stall_o' is redundant.
-I- State 'core_i.id_stage_i.apu_flags_ex_o' is redundant.
-I- State 'core_i.id_stage_i.apu_op_ex_o' is redundant.
-I- State 'core_i.id_stage_i.apu_operands_ex_o' is redundant.
-I- State 'core_i.id_stage_i.apu_waddr_ex_o' is redundant.
-I- State 'core_i.id_stage_i.atop_ex_o' is redundant.
-I- State 'core_i.sleep_unit_i.p_elw_busy_q' is redundant.
-I- State 'core_i.id_stage_i.pc_ex_o' is redundant.
-I- State 'core_i.if_stage_i.prefetch_buffer_i.instruction_obi_i.gen_no_trans_stable.obi_atop_q' is redundant.
-I- State 'core_i.load_store_unit_i.data_load_event_q' is redundant.
-I- State 'core_i.if_stage_i.prefetch_buffer_i.instruction_obi_i.gen_no_trans_stable.obi_be_q' is redundant.
-I- State 'core_i.if_stage_i.prefetch_buffer_i.instruction_obi_i.gen_no_trans_stable.obi_wdata_q' is redundant.
-I- State 'core_i.if_stage_i.prefetch_buffer_i.instruction_obi_i.gen_no_trans_stable.obi_we_q' is redundant.
-I- Current mode is 'mv'.
-I- Started web server on port 28449
-I- ClearData - Setting core checker version to 2024.2.
-I- ClearData - Cleared data.
-I- MergeData - Merging JSON data 'cv32e40p architecture configuration'
-I- MergeData - Added 3 CSR_attributes entries
-I- MergeData - Merged data for RV32IZifencei from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/spec.json'
-I- MergeData - Merging JSON data 'Xpulp configuration'
-I- MergeData - Added 1 mapping entries
-I- MergeData - Added 74 instruction_groups entries
-I- MergeData - Added 23 property_map entries
-I- MergeData - Added 5 CSR_map entries
-I- MergeData - Added 319 instructions entries
-I- MergeData - Added 4 registers entries
-I- MergeData - Merged data for RV32IZifencei from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/Xpulp.json'
-I- MergeData - Merging JSON data 'Zfinx configuration'
-I- MergeData - Added 1 CSR_map entries
-I- MergeData - Added 1 registers entries
-I- MergeData - Merged data for RV32IZifencei from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/Zfinx.json'
-I- ClearData - Cleared data.
-I- ProcessorAnalysis - Honoring existing debug_version entry in ISA for extraction...
-I- ProcessorAnalysis - Honoring existing custom_extensions entry in ISA for extraction...
-I- ProcessorAnalysis - Found CSR address: 'cs_registers_i.csr_addr_i', read data: 'cs_registers_i.csr_rdata_o'
-I- ProcessorAnalysis - Extracting CSR read logic...
-I- Created new task 'PAR_temp'.
-I- ProcessorAnalysis - CSR read logic size is 763
-I- ProcessorAnalysis - Extracting initial misa in order to determine implemented extensions...
-I- ProcessorAnalysis - Found initial misa value 0x40801104 in DUT
-I- ProcessorAnalysis - Machine XLEN=32
-I- ProcessorAnalysis - Found configuration: RV32IMC_X
-I- ProcessorAnalysis - Extracting debug mode...
-I- ProcessorAnalysis - Debug support is 'std'
-I- ProcessorAnalysis - Extracting register file(s)...
-I- ProcessorAnalysis - Skipping 'core_i.cs_registers_i.mhpmevent_q' based on signal name
-I- ProcessorAnalysis - Classified 'id_stage_i.register_file_i.mem' as integer register file X reading CSRs
-I- ProcessorAnalysis - Extracting standard CSR map...
-I- ProcessorAnalysis - pmp_addr0 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr1 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr2 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr3 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr4 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr5 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr6 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr7 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr8 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr9 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr10 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr11 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr12 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr13 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr14 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - pmp_addr15 reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mcycle reads cs_registers_i.mhpmcounter_q[0][63:0], reset 64'h0
-I- ProcessorAnalysis - minstret reads cs_registers_i.mhpmcounter_q[2][63:0], reset 64'h0
-I- ProcessorAnalysis - mhpmcounter3 reads cs_registers_i.mhpmcounter_q[3][63:0], reset 64'h0
-I- ProcessorAnalysis - mhpmcounter4 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter5 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter6 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter7 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter8 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter9 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter10 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter11 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter12 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter13 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter14 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter15 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter16 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter17 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter18 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter19 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter20 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter21 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter22 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter23 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter24 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter25 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter26 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter27 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter28 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter29 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter30 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmcounter31 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mhpmevent3 reads {48'h0, cs_registers_i.mhpmevent_q[3][15:0]}, reset 32'h0
-I- ProcessorAnalysis - mcyclecfg reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - minstretcfg reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mseccfg reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mstateen0 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mstateen1 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mstateen2 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mstateen3 reads 64'h0, reset 64'h0
-I- ProcessorAnalysis - mstatus reads {56'h18, cs_registers_i.mstatus_q.mpie, 3'h0, cs_registers_i.mstatus_q.mie, 3'h0}, reset 32'h1800
-I- ProcessorAnalysis - mhartid reads hart_id_i[31:0], reset {32{?}}
-I- ProcessorAnalysis - Read-only register 'mhartid' is mapped to primary inputs of the core - please ensure stability of inputs or skip read checks via CSR attributes!
-I- ProcessorAnalysis - mimpid reads 32'h1, reset 32'h1
-I- ProcessorAnalysis - marchid reads 32'h4, reset 32'h4
-I- ProcessorAnalysis - mvendorid reads 32'h602, reset 32'h602
-I- ProcessorAnalysis - misa reads 32'h40801104, reset 32'h40801104
-I- ProcessorAnalysis - mip reads {id_stage_i.int_controller_i.irq_q[31:16], 4'h0, id_stage_i.int_controller_i.irq_q[11], 3'h0, id_stage_i.int_controller_i.irq_q[7], 3'h0, id_stage_i.int_controller_i.irq_q[3], 3'h0}, reset 32'h0
-I- ProcessorAnalysis - mie reads {cs_registers_i.mie_q[31:16], 4'h0, cs_registers_i.mie_q[11], 3'h0, cs_registers_i.mie_q[7], 3'h0, cs_registers_i.mie_q[3], 3'h0}, reset 32'h0
-I- ProcessorAnalysis - mtvec reads {cs_registers_i.mtvec_q[23:0], 7'h0, cs_registers_i.mtvec_mode_q[0]}, reset 32'h1
-I- ProcessorAnalysis - mcause reads {cs_registers_i.mcause_q[5], 26'h0, cs_registers_i.mcause_q[4:0]}, reset 32'h0
-I- ProcessorAnalysis - mtval reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mepc reads cs_registers_i.mepc_q[31:0], reset 32'h0
-I- ProcessorAnalysis - mscratch reads cs_registers_i.mscratch_q[31:0], reset 32'h0
-I- ProcessorAnalysis - mnscratch reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mnstatus reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mncause reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mnepc reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - mcountinhibit reads {28'h0, cs_registers_i.mcountinhibit_q[3:2], 1'h0, cs_registers_i.mcountinhibit_q[0]}, reset 32'hd
-I- ProcessorAnalysis - miselect reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - fflags reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - frm reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - jvt reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - tselect reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - tdata1[0] reads {29'h5000208, cs_registers_i.gen_trigger_regs.tmatch_control_exec_q, 2'h0}, reset 32'h28001040
-I- ProcessorAnalysis - Detected trigger type 'mcontrol'
-I- ProcessorAnalysis - tdata2[0] reads cs_registers_i.gen_trigger_regs.tmatch_value_q[31:0], reset 32'h0
-I- ProcessorAnalysis - tdata3[0] reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - tinfo[0] reads 32'h4, reset 32'h4
-I- ProcessorAnalysis - mcontext reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - scontext reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - dscratch0 reads cs_registers_i.dscratch0_q[31:0], reset 32'h0
-I- ProcessorAnalysis - dscratch1 reads cs_registers_i.dscratch1_q[31:0], reset 32'h0
-I- ProcessorAnalysis - dpc reads cs_registers_i.depc_q[31:0], reset 32'h0
-I- ProcessorAnalysis - dcsr reads {16'h4000, cs_registers_i.dcsr_q.ebreakm, 3'h0, cs_registers_i.dcsr_q.stepie, 2'h0, cs_registers_i.dcsr_q.cause[8:6], 3'h0, cs_registers_i.dcsr_q.step, 2'h3}, reset 32'h40000003
-I- ProcessorAnalysis - privlv reads 32'h3, reset 32'h3
-I- ProcessorAnalysis - lpstart0 reads {id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_start_q[0][31:2], 2'h0}, reset 32'h0
-I- ProcessorAnalysis - lpstart1 reads {id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_start_q[1][31:2], 2'h0}, reset 32'h0
-I- ProcessorAnalysis - lpend0 reads {id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_end_q[0][31:2], 2'h0}, reset 32'h0
-I- ProcessorAnalysis - lpend1 reads {id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_end_q[1][31:2], 2'h0}, reset 32'h0
-I- ProcessorAnalysis - lpcount0 reads id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_counter_q[0][31:0], reset 32'h0
-I- ProcessorAnalysis - lpcount1 reads id_stage_i.gen_hwloop_regs.hwloop_regs_i.hwlp_counter_q[1][31:0], reset 32'h0
-I- ProcessorAnalysis - uhartid reads hart_id_i[31:0], reset {32{?}}
-I- ProcessorAnalysis - Read-only register 'uhartid' is mapped to primary inputs of the core - please ensure stability of inputs or skip read checks via CSR attributes!
-I- ProcessorAnalysis - zfinx reads 32'h0, reset 32'h0
-I- ProcessorAnalysis - 0 PMP(s) implemented
-I- ProcessorAnalysis - 4 counter(s) implemented
-I- ProcessorAnalysis - 1 trigger(s) implemented
-I- ProcessorAnalysis - Found vectored alignment of 8 bits
-I- ProcessorAnalysis - Unimplemented CSRs: 'mtval', 'mnscratch', 'mnstatus', 'mncause', 'mnepc', 'miselect', 'fflags', 'frm', 'jvt', 'tselect', 'tdata3', 'mcontext', 'scontext', 'zfinx'
-I- ProcessorAnalysis - All CSRs mapped!
-I- ProcessorAnalysis - Extracting debug mode...
-I- ProcessorAnalysis - Identified 'id_stage_i.controller_i.debug_mode_q' as current debug mode
-I- ProcessorAnalysis - Extracting PC...
-I- ProcessorAnalysis - Several candidates for PC bits: 'id_stage_i.pc_ex_o[2]', 'if_stage_i.aligner_i.pc_q[2]'
-I- ProcessorAnalysis - Extracted const invariant for 66 state bits!
-I- ProcessorAnalysis - Extraction result based on result of 14181 assertions in 204 chunks taking a total of 44s proof time, 68s overall time!
-I- Deleted task 'PAR_temp'.
-I- MergeData - Merging JSON data 'cv32e40p architecture configuration'
-I- MergeData - Added 3 CSR_attributes entries
-I- MergeData - Merged data for RV32IMCZicsr_Zifencei_X from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/spec.json'
-I- MergeData - Merging JSON data 'Xpulp configuration'
-I- MergeData - Overwrote 1 mapping entries
-I- MergeData - Added 74 instruction_groups entries
-I- MergeData - Added 23 property_map entries
-I- MergeData - Added 5 CSR_map entries
-I- MergeData - Added 319 instructions entries
-I- MergeData - Added 4 registers entries
-I- MergeData - Merged data for RV32IMCZicsr_Zifencei_X from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/Xpulp.json'
-I- MergeData - Merging JSON data 'Zfinx configuration'
-I- MergeData - Added 1 CSR_map entries
-I- MergeData - Added 1 registers entries
-I- MergeData - Merged data for RV32IMCZicsr_Zifencei_X from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/Zfinx.json'
-I- MergeData - Merging JSON data 'cv32e40p micro-architecture and assertion mapping configuration'
-I- MergeData - Added 8 mapping entries
-I- MergeData - Added 6 property_map entries
-I- MergeData - Merged data for RV32IMCZicsr_Zifencei_X from file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core.json'
-I- ProcessorVerification - Applying JSON custom restrictions '1' to register 'scontext'
-I- ProcessorVerification - Applying JSON custom restrictions '0' to register 'tcontrol'
-I- ProcessorVerification - Applying JSON custom restrictions '0' to register 'mtime'
-I- ProcessorVerification - Applying JSON custom restrictions '1' to register 'scontext'
-I- ProcessorVerification - Applying JSON custom restrictions '0' to register 'tcontrol'
-I- ProcessorVerification - Applying JSON custom restrictions '0' to register 'mtime'
-I- ProcessorVerification - Ignoring database mapping for non-existing registers 'F'.
-I- ProcessorVerification - Generating assertions for RV32IMCZicsr_Zifencei_X using core checker version 2024.2
-I- ProcessorVerification - Compiling file '$PVE_BASE_DIR/etc/model.sail'
-I- ProcessorVerification - Generating ISA CSRs...
-I- ProcessorVerification - Generating ISA and custom instructions...
-W- ProcessorVerification - Cannot determine target type of EXTS in instruction 'CV.BEQIMM' - using 32
-W- ProcessorVerification - Cannot determine target type of EXTS in instruction 'CV.BNEIMM' - using 32
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.H'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SC.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.B'
-I- ProcessorVerification - Using width 5 for EXTZ in instruction 'CV.SRA.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTZ in instruction 'CV.DOTUP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTZ in instruction 'CV.DOTUP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.DOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.DOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.DOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.DOTUP.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.DOTUSP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.DOTUSP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTUSP.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.DOTSP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.DOTSP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.DOTSP.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTZ in instruction 'CV.SDOTUP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTZ in instruction 'CV.SDOTUP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.SDOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.SDOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.SDOTUP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTZ in instruction 'CV.SDOTUP.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.SDOTUSP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.SDOTUSP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTUSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTUSP.SCI.B'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.SDOTSP.SCI.H'
-I- ProcessorVerification - Using width 16 for EXTS in instruction 'CV.SDOTSP.SCI.H'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTSP.SCI.B'
-I- ProcessorVerification - Using width 8 for EXTS in instruction 'CV.SDOTSP.SCI.B'
-W- ProcessorVerification - Register 'mtval' with constant value 0 is written in function 'ExceptionEntry' in file '/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/apps/processor_integrity/etc/model.sail'. Write is ignored!
-I- Overwriting existing file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/RISCV_disass.tcl'
-I- ProcessorVerification - Disassembler generated in file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/RISCV_disass.tcl'.
-I- Overwriting existing file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/RISCV_ISA.sv'
-I- ProcessorVerification - ISA generated in file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/RISCV_ISA.sv'.
-I- Overwriting existing file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/bind.sv'
-I- ProcessorVerification - Bind statement generated in file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/bind.sv'.
-I- Overwriting existing file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/generated_assertions.sv'
-I- ProcessorVerification - Custom extensions generated in file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/generated_assertions.sv'.
-I- ProcessorVerification - Added 570 items to verification plan with columns extension, instruction, disassembler, decoding, execution, property, arguments, check.
-I- Overwriting existing file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/vplan.csv'
-I- ProcessorVerification - Verification plan generated in file '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/vplan.csv'.
-I- ProcessorVerification - Finished generation of 137 checks for 405 instructions and 21 CSRs in 170s (163s Sail compile)!
-I- FileParse - Analyzing source file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [1]
-I- Analyzing included file "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/tidal/tidal.sv" .... [20]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [21]
-I- Analyzing included file "XP/DPM/RISCV_ISA.sv" .... [20]
-I- Analyzing included file "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/helper.sv" .... [20]
-I- Continuing with analysis of file "XP/DPM/RISCV_ISA.sv" .... [21]
-W- Parser - RISCV_ISA.sv:1530 Enum can only be assigned to same enum type or enum member. [1428]
-I- Analyzing included file "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/RISCV_VIP.sv" .... [20]
-I- Continuing with analysis of file "XP/DPM/RISCV_ISA.sv" .... [21]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [21]
-I- AnalyzeModule - core_checker.sv:55 Analyzing module ( RISCV_checker ). [4]
-I- Analyzing included file "io.sv" .... [20]
-W- Parser - io.sv:49 Enum can only be assigned to same enum type or enum member. [1428]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [21]
-I- Analyzing included file "XP/DPM/generated_assertions.sv" .... [20]
-W- Parser - generated_assertions.sv:193 Enum can only be assigned to same enum type or enum member. [1428]
-W- Parser - generated_assertions.sv:194 Enum can only be assigned to same enum type or enum member. [1428]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [21]
-I- Analyzing included file "constraints.sv" .... [20]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv" .... [21]
-I- FileParse - Analyzing source file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/bind.sv" .... [1]
-I- Analyzing included file "other_bindings.sv" .... [20]
-I- Continuing with analysis of file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/bind.sv" .... [21]
-I- FileParse - Analyzing source file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/vips/obi_dmem.sv" .... [1]
-I- FileParse - Analyzing source file "/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/vips/obi_imem.sv" .... [1]
-I- FileParse - Analyzing source file "/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/obi_checker.sv" .... [1]
-I- AnalyzeModule - obi_checker.sv:65 Analyzing module ( obi_checker ). [4]
-W- UndrivenReg - obi_checker.sv: reading undriven register 'resp_predict.choice'.
-W- SystemMessage - generated_assertions.sv:21 ** Warning ** Register file checking and instruction decoding is restricted to the subset '{5'd0, 5'd1, 5'd2, 5'd3, 5'd8, 5'd9} of registers (define RESTRICT_REGS)
-I- SystemMessage - generated_assertions.sv:40 ** Info ** Integer multiplication support is activated - please only check M instructions (define PVE_M_SUPPORT)
-W- RetValTrunc - RISCV_ISA.sv:2609 return value of function is truncated.
-W- MultRegAssign - core_checker.sv:147 register 'sboard_FR' is non-blocking assigned more than once in the same process. Already assigned in /bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv:142:.
-W- MultRegAssign - core_checker.sv:149 register 'sboard_XR' is non-blocking assigned more than once in the same process. Already assigned in /bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv:144:.
-W- MultRegAssign - core_checker.sv:182 register 'Arch.CSR.lpstart' is non-blocking assigned more than once in the same process. Already assigned in /bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv:180:.
-W- MultRegAssign - core_checker.sv:183 register 'Arch.CSR.lpend' is non-blocking assigned more than once in the same process. Already assigned in /bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv:182:.
-W- MultRegAssign - core_checker.sv:184 register 'Arch.CSR.lpcount' is non-blocking assigned more than once in the same process. Already assigned in /bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv:183:.
-W- UndrivenReg - generated_assertions.sv:65 reading undriven register 'my_iword'.
-W- UndrivenReg - generated_assertions.sv:66 reading undriven register 'my_is_sstep'.
-W- UndrivenReg - generated_assertions.sv:67 reading undriven register 'my_prio_interrupt'.
-W- UndrivenReg - generated_assertions.sv:68 reading undriven register 'my_mem_xcpt'.
-W- UndrivenReg - generated_assertions.sv:69 reading undriven register 'my_cur_Arch'.
-W- UndrivenReg - generated_assertions.sv:70 reading undriven register 'my_force_compressed'.
-W- UndrivenReg - generated_assertions.sv:71 reading undriven register 'my_mem_rdata'.
-I- read_sva succeeded.
-W- Skipping signal 'ex_stage_i.gen_apu.apu_disp_i.apu_lat' in VIP instance 'core_i.RV_chk_DP'!
-I- Preparing assertion 'core_i.RV_chk_DP.invariant_a'
-I- Examination window for 'core_i.RV_chk_DP.invariant_a': [t+0,t+2]
-I- Preparing assertion 'core_i.RV_chk_DP.legal_CSR_reset_state_a'
-I- Examination window for 'core_i.RV_chk_DP.legal_CSR_reset_state_a': [t+0,t+2]
-I- Preparing property 'core_i.RV_chk_DP.ops.RESET_a'
-I- Examination window for 'core_i.RV_chk_DP.ops.RESET_a': [t-1,t+7]
-I- Size of assertion 'core_i.RV_chk_DP.invariant_a': Vars(1454) Nodes(9302)
-I- Size of assertion 'core_i.RV_chk_DP.legal_CSR_reset_state_a': Vars(1517) Nodes(8877)
-I- Size of property 'core_i.RV_chk_DP.ops.RESET_a': Vars(11589) Nodes(97606)
-I- Checking assertion 'core_i.RV_chk_DP.invariant_a'
-R- Assertion 'core_i.RV_chk_DP.invariant_a' holds (checked in 2.00 sec, 7867 MB used)
-I- Checking assertion 'core_i.RV_chk_DP.legal_CSR_reset_state_a'
-R- Assertion 'core_i.RV_chk_DP.legal_CSR_reset_state_a' holds (checked in 1.00 sec, 6328 MB used)
-I- Checking property 'core_i.RV_chk_DP.ops.RESET_a'
-R- Property 'core_i.RV_chk_DP.ops.RESET_a' holds (checked in 4.00 sec, 8688 MB used)
-W- Ignoring temporal dependency core_i.RV_chk_DP.const_addrs_c.
-W- Ignoring temporal dependency core_i.obi_dmem_checker.master_live_assume.eventually_gnt_c.
-W- Ignoring temporal dependency core_i.obi_dmem_checker.master_live_assume.eventually_rvalid_c.
-W- Ignoring state signal core_i.cs_registers_i.mhpmcounter_q (type=array,width=2048)
-W- Ignoring state signal core_i.cs_registers_i.mhpmevent_q (type=array,width=1024)
-W- Ignoring state signal core_i.id_stage_i.apu_operands_ex_o (type=array,width=96)
-W- Ignoring state signal core_i.id_stage_i.register_file_i.mem (type=array,width=1024)
-W- Ignoring state signal core_i.obi_dmem_checker.outstanding (type=array,width=66)
-W- Ignoring state signal core_i.obi_dmem_checker.resp_predict.buffer (type=array,width=194)
-W- Ignoring state signal core_i.obi_imem_checker.outstanding (type=array,width=66)
-I- Invariants for effort level 0 successfully computed.
-I- Number of invariants present prior to computation: 0
-I- Number of invariants computed: 201, thereof new: 201
-I- Number of invariants present after computation: 201
-I- ProcessorIVA - Ignoring database mapping for non-existing registers 'F'.
-I- ProcessorIVA - Using proven core_i.RV_chk_DP.legal_CSR_reset_state_a as constraint for initial value abstraction
-I- ProcessorIVA - Applying initial value abstraction for 'X31' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X30' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X29' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X28' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X27' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X26' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X25' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X24' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X23' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X22' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X21' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X20' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X19' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X18' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X17' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X16' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X15' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X14' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X13' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X12' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X11' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X10' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X9' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X8' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X7' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X6' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X5' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X4' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X3' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X2' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'X1' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'lpstart0' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'lpstart1' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'lpend0' (reset value 0)
-I- ProcessorIVA - Applying initial value abstraction for 'lpend1' (reset value 0)
-I- ProcessorIVA - add_cut_signals {core_i.id_stage_i.register_file_i.gen_rf[31].register_write_behavioral.blk1.'assignment#163[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[30].register_write_behavioral.blk1.'assignment#160[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[29].register_write_behavioral.blk1.'assignment#157[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[28].register_write_behavioral.blk1.'assignment#154[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[27].register_write_behavioral.blk1.'assignment#151[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[26].register_write_behavioral.blk1.'assignment#148[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[25].register_write_behavioral.blk1.'assignment#145[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[24].register_write_behavioral.blk1.'assignment#142[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[23].register_write_behavioral.blk1.'assignment#139[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[22].register_write_behavioral.blk1.'assignment#136[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[21].register_write_behavioral.blk1.'assignment#133[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[20].register_write_behavioral.blk1.'assignment#130[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[19].register_write_behavioral.blk1.'assignment#127[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[18].register_write_behavioral.blk1.'assignment#124[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[17].register_write_behavioral.blk1.'assignment#121[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[16].register_write_behavioral.blk1.'assignment#118[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[15].register_write_behavioral.blk1.'assignment#115[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[14].register_write_behavioral.blk1.'assignment#112[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[13].register_write_behavioral.blk1.'assignment#109[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[12].register_write_behavioral.blk1.'assignment#106[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[11].register_write_behavioral.blk1.'assignment#103[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[10].register_write_behavioral.blk1.'assignment#100[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[9].register_write_behavioral.blk1.'assignment#97[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[8].register_write_behavioral.blk1.'assignment#94[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[7].register_write_behavioral.blk1.'assignment#91[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[6].register_write_behavioral.blk1.'assignment#88[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[5].register_write_behavioral.blk1.'assignment#85[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[4].register_write_behavioral.blk1.'assignment#82[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[3].register_write_behavioral.blk1.'assignment#79[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[2].register_write_behavioral.blk1.'assignment#76[31:0]} {core_i.id_stage_i.register_file_i.gen_rf[1].register_write_behavioral.blk1.'assignment#73[31:0]} {core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_START.blk1.'assignment#6[0][31:2]} {core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_START.blk1.'assignment#6[1][31:2]} {core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_END.blk1.'assignment#8[0][31:2]} {core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_END.blk1.'assignment#8[1][31:2]}
-W- No checks excluded.
-C- AutoCheck - 'array_index_check_1' holds
    Array access to signal 'core_i.cs_registers_i.gen_no_pulp_secure_read_logic.blk1.case_blk22.mhpmcounter_q' always within bounds
-C- AutoCheck - 'array_index_check_2' holds
    Array access to signal 'core_i.cs_registers_i.gen_no_pulp_secure_read_logic.blk1.case_blk23.if_blk1.mhpmcounter_q' always within bounds
-C- AutoCheck - 'array_index_check_3' holds
    Array access to signal 'core_i.cs_registers_i.gen_no_pulp_secure_read_logic.blk1.case_blk25.mhpmevent_q' always within bounds
-C- AutoCheck - 'array_index_check_4' holds
    Array access to signal 'core_i.cs_registers_i.blk4.if_blk5.mhpmevent_n' always within bounds
-C- AutoCheck - 'array_index_check_5' holds
    Array access to signal 'core_i.ex_stage_i.alu_i.shift_result' always within bounds
-C- AutoCheck - 'array_index_check_6' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk1.mem_fp' always within bounds
-C- AutoCheck - 'array_index_check_7' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk2.mem' always within bounds
-C- AutoCheck - 'array_index_check_8' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk3.mem_fp' always within bounds
-C- AutoCheck - 'array_index_check_9' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk4.mem' always within bounds
-C- AutoCheck - 'array_index_check_10' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk5.mem_fp' always within bounds
-C- AutoCheck - 'array_index_check_11' holds
    Array access to signal 'core_i.id_stage_i.register_file_i.if_blk6.mem' always within bounds
-C- AutoCheck - 'array_index_check_12' holds
    Array access to signal 'core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_START.if_blk1.blk1.hwlp_start_q' always within bounds
-C- AutoCheck - 'array_index_check_13' holds
    Array access to signal 'core_i.id_stage_i.gen_hwloop_regs.hwloop_regs_i.HWLOOP_REGS_END.if_blk1.blk1.hwlp_end_q' always within bounds
-C- AutoCheck - 'array_index_check_14' holds
    Array access to signal 'core_i.if_stage_i.prefetch_buffer_i.fifo_i.read_write_comb.if_blk2.mem_q' always within bounds
-C- AutoCheck - 'array_index_check_15' holds
    Array access to signal 'core_i.if_stage_i.prefetch_buffer_i.fifo_i.read_write_comb.blk1.mem_n' always within bounds
-C- AutoCheck - 'full_case_check_1' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:557' in instance 'core_i.ex_stage_i.alu_i.blk9.blk5.blk1' always satisfied
-C- AutoCheck - 'full_case_check_2' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:487' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk9' always satisfied
-C- AutoCheck - 'signal_domain_check_12' holds
    Signal 'core_i.cs_registers_i.mstatus_q' always within domain
-C- AutoCheck - 'full_case_check_3' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:610' in instance 'core_i.id_stage_i.immediate_a_mux' always satisfied
-C- AutoCheck - 'full_case_check_4' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:525' in instance 'core_i.id_stage_i.blk1' always satisfied
-C- AutoCheck - 'full_case_check_5' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:749' in instance 'core_i.id_stage_i.blk13' always satisfied
-C- AutoCheck - 'full_case_check_6' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:755' in instance 'core_i.id_stage_i.blk14' always satisfied
-C- AutoCheck - 'full_case_check_7' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:764' in instance 'core_i.id_stage_i.blk15' always satisfied
-C- AutoCheck - 'full_case_check_8' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:770' in instance 'core_i.id_stage_i.blk16' always satisfied
-C- AutoCheck - 'full_case_check_9' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:785' in instance 'core_i.id_stage_i.blk17' always satisfied
-C- AutoCheck - 'full_case_check_10' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:195' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2' always satisfied
-C- AutoCheck - 'full_case_check_11' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:272' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2.blk5' always satisfied
-C- AutoCheck - 'full_case_check_12' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:339' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2.blk5.blk3' always satisfied
-C- AutoCheck - 'full_case_check_13' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:436' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk3' always satisfied
-C- AutoCheck - 'full_case_check_14' holds
    Synopsis full_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:419' in instance 'core_i.load_store_unit_i.blk10' always satisfied
-C- AutoCheck - 'signal_domain_check_9' holds
    Signal 'core_i.cs_registers_i.mhpmevent_q' always within domain
-C- AutoCheck - 'illegal_logic_check_8' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.rdata_w_ext'
-C- AutoCheck - 'signal_domain_check_6' holds
    Signal 'core_i.cs_registers_i.mcountinhibit_q' always within domain
-C- AutoCheck - 'parallel_case_check_66' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:138' in instance 'core_i.if_stage_i.EXC_PC_MUX' always satisfied
-C- AutoCheck - 'parallel_case_check_60' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:195' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_54' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:755' in instance 'core_i.id_stage_i.blk14' always satisfied
-C- AutoCheck - 'parallel_case_check_48' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2775' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk20.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_42' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2033' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk17.blk1.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_36' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1721' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_30' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:925' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk10.if_blk1.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_24' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:1122' in instance 'core_i.id_stage_i.controller_i.blk1.blk12' always satisfied
-C- AutoCheck - 'parallel_case_check_18' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:541' in instance 'core_i.id_stage_i.controller_i.blk1.blk6.if_blk1.if_blk1.if_blk1.blk_decode_level1.if_blk1.blk2.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_12' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:633' in instance 'core_i.ex_stage_i.alu_i.blk10.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_6' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:535' in instance 'core_i.ex_stage_i.alu_i.blk9.blk4' always satisfied
-C- AutoCheck - 'illegal_logic_check_4' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.data_rdata_ext'
-C- AutoCheck - 'signal_domain_check_19' holds
    Signal 'core_i.id_stage_i.alu_operand_c_ex_o' always within domain
-C- AutoCheck - 'signal_domain_check_3' holds
    Signal 'core_i.cs_registers_i.dscratch0_q' always within domain
-C- AutoCheck - 'signal_domain_check_16' holds
    Signal 'core_i.cs_registers_i.gen_trigger_regs.tmatch_value_q' always within domain
-C- AutoCheck - 'signal_domain_check_13' holds
    Signal 'core_i.cs_registers_i.mtvec_mode_q' always within domain
-C- AutoCheck - 'range_check_15' holds
    Value of signal 'core_i.id_stage_i.decoder_i.alu_operator_o' always within range
-C- AutoCheck - 'range_check_12' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'range_check_9' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_67' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:144' in instance 'core_i.if_stage_i.EXC_PC_MUX' always satisfied
-C- AutoCheck - 'parallel_case_check_61' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:272' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2.blk5' always satisfied
-C- AutoCheck - 'range_check_6' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_55' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:764' in instance 'core_i.id_stage_i.blk15' always satisfied
-C- AutoCheck - 'parallel_case_check_49' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:574' in instance 'core_i.id_stage_i.jump_target_mux' always satisfied
-C- AutoCheck - 'parallel_case_check_43' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2079' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk17.blk1.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_37' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1745' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2.blk3' always satisfied
-C- AutoCheck - 'range_check_3' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_31' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1597' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk15.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_25' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:293' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder' always satisfied
-C- AutoCheck - 'parallel_case_check_13' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:653' in instance 'core_i.ex_stage_i.alu_i.blk10.blk4' always satisfied
-C- AutoCheck - 'parallel_case_check_7' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:554' in instance 'core_i.ex_stage_i.alu_i.blk9.blk5' always satisfied
-C- AutoCheck - 'parallel_case_check_1' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv:1041' in instance 'core_i.cs_registers_i.gen_no_pulp_secure_write_logic.blk1' always satisfied
-C- AutoCheck - 'signal_domain_check_10' holds
    Signal 'core_i.cs_registers_i.mie_q' always within domain
-C- AutoCheck - 'illegal_logic_check_5' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.data_wdata'
-C- AutoCheck - 'illegal_logic_check_1' holds
    No illegal latched logic condition on signal 'core_i.id_stage_i.gen_hwloop_regs.hwlp_cnt'
-C- AutoCheck - 'signal_domain_check_7' holds
    Signal 'core_i.cs_registers_i.mepc_q' always within domain
-C- AutoCheck - 'parallel_case_check_68' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:159' in instance 'core_i.if_stage_i.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_62' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:339' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk2.blk5.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_56' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:770' in instance 'core_i.id_stage_i.blk16' always satisfied
-C- AutoCheck - 'parallel_case_check_50' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:610' in instance 'core_i.id_stage_i.immediate_a_mux' always satisfied
-C- AutoCheck - 'parallel_case_check_44' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2159' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk18.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_38' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1790' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2.blk4' always satisfied
-C- AutoCheck - 'parallel_case_check_32' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1633' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_26' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:342' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_20' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:775' in instance 'core_i.id_stage_i.controller_i.blk1.blk7.blk1.blk1.if_blk1.blk2.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_14' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:863' in instance 'core_i.ex_stage_i.alu_i.blk13' always satisfied
-C- AutoCheck - 'parallel_case_check_8' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:557' in instance 'core_i.ex_stage_i.alu_i.blk9.blk5.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_2' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv:1044' in instance 'core_i.cs_registers_i.gen_no_pulp_secure_write_logic.blk1.blk1' always satisfied
-C- AutoCheck - 'signal_domain_check_4' holds
    Signal 'core_i.cs_registers_i.dscratch1_q' always within domain
-C- AutoCheck - 'signal_domain_check_17' holds
    Signal 'core_i.id_stage_i.alu_operand_a_ex_o' always within domain
-C- AutoCheck - 'signal_domain_check_1' holds
    Signal 'core_i.cs_registers_i.dcsr_q' always within domain
-C- AutoCheck - 'signal_domain_check_14' holds
    Signal 'core_i.cs_registers_i.mtvec_q' always within domain
-C- AutoCheck - 'illegal_logic_check_6' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.rdata_b_ext'
-C- AutoCheck - 'range_check_13' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'range_check_10' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_69' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv:419' in instance 'core_i.load_store_unit_i.blk10' always satisfied
-C- AutoCheck - 'range_check_7' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_63' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:436' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_57' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:785' in instance 'core_i.id_stage_i.blk17' always satisfied
-C- AutoCheck - 'parallel_case_check_51' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:638' in instance 'core_i.id_stage_i.immediate_b_mux' always satisfied
-C- AutoCheck - 'parallel_case_check_45' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2422' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk18.blk1.blk26' always satisfied
-C- AutoCheck - 'range_check_4' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_39' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1895' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2.blk5' always satisfied
-C- AutoCheck - 'parallel_case_check_33' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1652' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_27' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:376' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk4' always satisfied
-C- AutoCheck - 'range_check_1' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_15' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:931' in instance 'core_i.ex_stage_i.alu_i.blk14' always satisfied
-C- AutoCheck - 'parallel_case_check_9' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:591' in instance 'core_i.ex_stage_i.alu_i.blk10' always satisfied
-C- AutoCheck - 'parallel_case_check_3' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:348' in instance 'core_i.ex_stage_i.alu_i.blk5' always satisfied
-C- AutoCheck - 'illegal_logic_check_2' holds
    No illegal latched logic condition on signal 'core_i.if_stage_i.prefetch_buffer_i.prefetch_controller_i.next_cnt'
-C- AutoCheck - 'signal_domain_check_11' holds
    Signal 'core_i.cs_registers_i.mscratch_q' always within domain
-C- AutoCheck - 'signal_domain_check_8' holds
    Signal 'core_i.cs_registers_i.mhpmcounter_q' always within domain
-C- AutoCheck - 'parallel_case_check_64' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv:117' in instance 'core_i.if_stage_i.prefetch_buffer_i.fifo_i.blk2.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_58' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:52' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_52' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:525' in instance 'core_i.id_stage_i.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_46' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2683' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk19' always satisfied
-C- AutoCheck - 'parallel_case_check_40' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1938' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_34' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1660' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_28' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:401' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk5' always satisfied
-C- AutoCheck - 'parallel_case_check_22' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:932' in instance 'core_i.id_stage_i.controller_i.blk1.blk8.if_blk1.blk1.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_16' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_mult.sv:326' in instance 'core_i.ex_stage_i.mult_i.blk3' always satisfied
-C- AutoCheck - 'parallel_case_check_10' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:593' in instance 'core_i.ex_stage_i.alu_i.blk10.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_4' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:416' in instance 'core_i.ex_stage_i.alu_i.blk7' always satisfied
-C- AutoCheck - 'signal_domain_check_5' holds
    Signal 'core_i.cs_registers_i.mcause_q' always within domain
-C- AutoCheck - 'signal_domain_check_18' holds
    Signal 'core_i.id_stage_i.alu_operand_b_ex_o' always within domain
-C- AutoCheck - 'illegal_logic_check_7' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.rdata_h_ext'
-C- AutoCheck - 'signal_domain_check_2' holds
    Signal 'core_i.cs_registers_i.depc_q' always within domain
-C- AutoCheck - 'illegal_logic_check_3' holds
    No illegal latched logic condition on signal 'core_i.load_store_unit_i.data_be'
-C- AutoCheck - 'signal_domain_check_15' holds
    Signal 'core_i.cs_registers_i.gen_trigger_regs.tmatch_control_exec_q' always within domain
-C- AutoCheck - 'range_check_14' holds
    Value of signal 'core_i.id_stage_i.decoder_i.alu_operator_o' always within range
-C- AutoCheck - 'range_check_11' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'range_check_8' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_65' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv:132' in instance 'core_i.if_stage_i.EXC_PC_MUX' always satisfied
-C- AutoCheck - 'parallel_case_check_59' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv:55' in instance 'core_i.if_stage_i.compressed_decoder_i.blk1.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_53' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv:749' in instance 'core_i.id_stage_i.blk13' always satisfied
-C- AutoCheck - 'range_check_5' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_47' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2704' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk20.blk1.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_41' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:2025' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk17.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_35' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:1684' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk16.blk1.blk2.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_29' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv:487' in instance 'core_i.id_stage_i.decoder_i.instruction_decoder.blk9' always satisfied
-C- AutoCheck - 'range_check_2' holds
    Value of signal 'core_i.id_stage_i.controller_i.ctrl_fsm_ns' always within range
-C- AutoCheck - 'parallel_case_check_23' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:1054' in instance 'core_i.id_stage_i.controller_i.blk1.blk11.if_blk1.blk2.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_17' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:330' in instance 'core_i.id_stage_i.controller_i.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_11' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:613' in instance 'core_i.ex_stage_i.alu_i.blk10.blk2' always satisfied
-C- AutoCheck - 'parallel_case_check_5' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv:499' in instance 'core_i.ex_stage_i.alu_i.blk9' always satisfied
-C- AutoCheck - 'parallel_case_check_21' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:863' in instance 'core_i.id_stage_i.controller_i.blk1.blk7.blk1.blk1.if_blk1.blk2.blk3.blk1' always satisfied
-C- AutoCheck - 'parallel_case_check_19' holds
    Synopsis parallel_case pragma in file '/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv:677' in instance 'core_i.id_stage_i.controller_i.blk1.blk6.if_blk1.if_blk1.if_blk1.blk_decode_level1.if_blk1.blk2.blk3.blk1' always satisfied
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
-R- Number of array_index checks:                         15 |    15 hold,     0 fail,     0 open 
-R- Number of truncation checks:                         124 |     0 hold,     0 fail,   124 open 
-R- Number of full_case checks:                           14 |    14 hold,     0 fail,     0 open 
-R- Number of parallel_case checks:                       69 |    69 hold,     0 fail,     0 open 
-R- Number of range checks:                               15 |    15 hold,     0 fail,     0 open 
-R- Number of process_write checks:                        1 |     0 hold,     0 fail,     1 open 
-R- Number of shift checks:                               13 |     0 hold,     0 fail,    13 open 
-R- Number of signal_domain checks:                       19 |    19 hold,     0 fail,     0 open 
-R- Number of illegal_logic checks:                        8 |     8 hold,     0 fail,     0 open 
-R- Number of init checks:                               150 |     0 hold,     0 fail,   150 open 
-R- Number of fsm checks:                                  7 |     0 hold,     0 fail,     7 open 
-R- Number of dead_code checks:                         2007 |     0 hold,     0 fail,  2007 open 
-R- Number of stick checks:                             1451 |     0 hold,     0 fail,  1451 open 
-R- Number of integer checks:                             66 |     0 hold,     0 fail,    66 open 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
-R- Total number of checks:                             3959 |   140 hold,     0 fail,  3819 open 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Compile options::

        -dontcare_handling any -signal_domain {{scan_cg_en_i} 0}
Elaborate options::

        -verilog_parameter {COREV_PULP=1}
Defines::

        CFG_XP PVE_M_SUPPORT RESTRICT_MUL_OPS_FREE_BITS=1 RESTRICT_REGS RESTRICT_DMEM_STALL_CYCLES=2
Cut signals::

        
verification repo: kind hg hash 358d05e1c699 date {2024-06-18 06:51 -0700} branch csf_fs
RTL          repo: repo git hash cdd6955 date {2024-04-18 16:39:57 +0200} branch HEAD
check -all {core_i.RV_chk_DP.RV32M.DIV2_a core_i.RV_chk_DP.RV32M.DIV3_a core_i.RV_chk_DP.RV32M.DIV4_a core_i.RV_chk_DP.RV32M.DIV5_a core_i.RV_chk_DP.RV32M.DIV6_a core_i.RV_chk_DP.RV32M.DIV7_a core_i.RV_chk_DP.RV32M.DIV8_a core_i.RV_chk_DP.RV32M.DIV9_a core_i.RV_chk_DP.RV32M.DIV10_a core_i.RV_chk_DP.RV32M.DIV11_a core_i.RV_chk_DP.RV32M.DIV12_a core_i.RV_chk_DP.RV32M.DIV13_a core_i.RV_chk_DP.RV32M.DIV14_a core_i.RV_chk_DP.RV32M.DIV15_a core_i.RV_chk_DP.RV32M.DIV16_a core_i.RV_chk_DP.RV32M.DIV17_a core_i.RV_chk_DP.RV32M.DIV18_a core_i.RV_chk_DP.RV32M.DIV19_a core_i.RV_chk_DP.RV32M.DIV20_a core_i.RV_chk_DP.RV32M.DIV21_a core_i.RV_chk_DP.RV32M.DIV22_a core_i.RV_chk_DP.RV32M.DIV23_a core_i.RV_chk_DP.RV32M.DIV24_a core_i.RV_chk_DP.RV32M.DIV25_a core_i.RV_chk_DP.RV32M.DIV26_a core_i.RV_chk_DP.RV32M.DIV27_a core_i.RV_chk_DP.RV32M.DIV28_a core_i.RV_chk_DP.RV32M.DIV29_a core_i.RV_chk_DP.RV32M.DIV30_a core_i.RV_chk_DP.RV32M.DIV31_a core_i.RV_chk_DP.RV32M.DIV32_a core_i.RV_chk_DP.RV32M.DIV33_a core_i.RV_chk_DP.RV32M.DIV34_a core_i.RV_chk_DP.RV32M.MUL_a core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a core_i.RV_chk_DP.RV32X.CV_MAC_a core_i.RV_chk_DP.RV32X.CV_MACXXXN_a core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a core_i.RV_chk_DP.RV32X.CV_MULXXXN_a core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a}
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV2_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV2_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV3_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV3_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV4_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV4_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV5_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV5_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV6_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV6_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV7_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV7_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV8_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV8_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV9_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV9_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV10_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV10_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV11_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV11_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV12_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV12_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV13_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV13_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV14_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV14_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV15_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV15_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV16_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV16_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV17_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV17_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV18_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV18_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV19_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV19_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV20_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV20_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV21_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV21_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV22_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV22_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV23_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV23_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV24_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV24_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV25_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV25_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV26_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV26_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV27_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV27_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV28_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV28_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV29_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV29_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV30_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV30_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV31_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV31_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV32_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV32_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV33_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV33_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.DIV34_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV34_a': [t-1,t+37]
-I- Preparing property 'core_i.RV_chk_DP.RV32M.MUL_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.MUL_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_MAC_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MAC_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a': [t-1,t+9]
-I- Preparing property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV2_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV2_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV3_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV3_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV4_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV4_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV5_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV5_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV6_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV6_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV7_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV7_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV8_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV8_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV9_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV9_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV10_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV10_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV11_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV11_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV12_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV12_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV13_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV13_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV14_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV14_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV15_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV15_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV16_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV16_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV17_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV17_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV18_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV18_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV19_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV19_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV20_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV20_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV21_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV21_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV22_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV22_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV23_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV23_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV24_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV24_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV25_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV25_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV26_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV26_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV27_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV27_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV28_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV28_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV29_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV29_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV30_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV30_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV31_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV31_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV32_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV32_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV33_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV33_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.DIV34_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.DIV34_a': [t-1,t+37]
-I- Preparing Property 'core_i.RV_chk_DP.RV32M.MUL_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32M.MUL_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_MAC_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MAC_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a': [t-1,t+9]
-I- Preparing Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a'
-I- Examination window for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a': [t-1,t+9]
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV2_a': Vars(97130) Nodes(834680)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV3_a': Vars(97130) Nodes(834683)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV4_a': Vars(97130) Nodes(834685)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV5_a': Vars(97130) Nodes(834687)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV6_a': Vars(97130) Nodes(834689)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV7_a': Vars(97130) Nodes(834691)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV8_a': Vars(97130) Nodes(834693)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV9_a': Vars(97130) Nodes(834695)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV10_a': Vars(97130) Nodes(834697)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV11_a': Vars(97130) Nodes(834699)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV12_a': Vars(97130) Nodes(834701)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV13_a': Vars(97130) Nodes(834703)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV14_a': Vars(97130) Nodes(834705)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV15_a': Vars(97130) Nodes(834707)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV16_a': Vars(97130) Nodes(834709)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV17_a': Vars(97130) Nodes(834711)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV18_a': Vars(97130) Nodes(834713)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV19_a': Vars(97130) Nodes(834715)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV20_a': Vars(97130) Nodes(834717)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV21_a': Vars(97130) Nodes(834719)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV22_a': Vars(97130) Nodes(834721)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV23_a': Vars(97130) Nodes(834723)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV24_a': Vars(97130) Nodes(834725)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV25_a': Vars(97130) Nodes(834727)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV26_a': Vars(97130) Nodes(834729)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV27_a': Vars(97130) Nodes(834731)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV28_a': Vars(97130) Nodes(834733)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV29_a': Vars(97130) Nodes(834735)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV30_a': Vars(97130) Nodes(834737)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV31_a': Vars(97130) Nodes(834739)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV32_a': Vars(97130) Nodes(834741)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV33_a': Vars(97130) Nodes(834743)
-I- Size of property 'core_i.RV_chk_DP.RV32M.DIV34_a': Vars(97130) Nodes(834745)
-I- Size of property 'core_i.RV_chk_DP.RV32M.MUL_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_MAC_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a': Vars(42090) Nodes(217168)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a': Vars(42090) Nodes(217168)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a': Vars(42090) Nodes(216964)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a': Vars(42090) Nodes(216861)
-I- Size of property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a': Vars(42090) Nodes(216713)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV2_a': Vars(97130) Nodes(834679)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV3_a': Vars(97130) Nodes(834682)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV4_a': Vars(97130) Nodes(834684)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV5_a': Vars(97130) Nodes(834686)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV6_a': Vars(97130) Nodes(834688)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV7_a': Vars(97130) Nodes(834690)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV8_a': Vars(97130) Nodes(834692)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV9_a': Vars(97130) Nodes(834694)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV10_a': Vars(97130) Nodes(834696)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV11_a': Vars(97130) Nodes(834698)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV12_a': Vars(97130) Nodes(834700)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV13_a': Vars(97130) Nodes(834702)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV14_a': Vars(97130) Nodes(834704)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV15_a': Vars(97130) Nodes(834706)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV16_a': Vars(97130) Nodes(834708)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV17_a': Vars(97130) Nodes(834710)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV18_a': Vars(97130) Nodes(834712)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV19_a': Vars(97130) Nodes(834714)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV20_a': Vars(97130) Nodes(834716)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV21_a': Vars(97130) Nodes(834718)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV22_a': Vars(97130) Nodes(834720)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV23_a': Vars(97130) Nodes(834722)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV24_a': Vars(97130) Nodes(834724)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV25_a': Vars(97130) Nodes(834726)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV26_a': Vars(97130) Nodes(834728)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV27_a': Vars(97130) Nodes(834730)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV28_a': Vars(97130) Nodes(834732)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV29_a': Vars(97130) Nodes(834734)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV30_a': Vars(97130) Nodes(834736)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV31_a': Vars(97130) Nodes(834738)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV32_a': Vars(97130) Nodes(834740)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV33_a': Vars(97130) Nodes(834742)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.DIV34_a': Vars(97130) Nodes(834744)
-I- Size of Property 'core_i.RV_chk_DP.RV32M.MUL_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_MAC_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a': Vars(42090) Nodes(217167)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a': Vars(42090) Nodes(217167)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a': Vars(42090) Nodes(216963)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a': Vars(42090) Nodes(216860)
-I- Size of Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a': Vars(42090) Nodes(216712)
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_MAC_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.MUL_a'
-I- Checking property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV10_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV12_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV11_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV4_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV6_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV5_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV2_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV7_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV9_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV3_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV23_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV13_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV22_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV14_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV19_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV8_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV17_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV16_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV24_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV25_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV34_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV18_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV15_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV21_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV20_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV31_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV27_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV2_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV30_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV28_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV26_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV29_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV32_a'
-I- Checking property 'core_i.RV_chk_DP.RV32M.DIV33_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV2_a' successful (witness found within 5 cycles from reset) (15 min 30 sec CPU, 63097.00 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV3_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV3_a' successful (witness found within 5 cycles from reset) (22 min 36 sec CPU, 61924.60 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV4_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV11_a' holds (checked in 1 h 51 min 09 sec, 62165 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV5_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV12_a' holds (checked in 2 h 12 min 49 sec, 61813 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV6_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV8_a' holds (checked in 2 h 26 min 10 sec, 61750 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV10_a' holds (checked in 2 h 29 min 25 sec, 61590 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV7_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV8_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV6_a' holds (checked in 2 h 33 min 32 sec, 62584 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV9_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV5_a' holds (checked in 2 h 39 min 29 sec, 61869 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV10_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV4_a' holds (checked in 3 h 02 min 10 sec, 61954 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV11_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV21_a' holds (checked in 3 h 07 min 33 sec, 62032 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV12_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV20_a' holds (checked in 3 h 35 min 04 sec, 62306 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV13_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV22_a' holds (checked in 3 h 40 min 00 sec, 61738 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV14_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV7_a' holds (checked in 3 h 55 min 02 sec, 62037 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV15_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV14_a' holds (checked in 4 h 03 min 01 sec, 62053 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV16_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV16_a' successful (witness found within 5 cycles from reset) (12 min 33 sec CPU, 61757.70 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV17_a'
-R- Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a' holds (checked in 4 h 29 min 01 sec, 22433 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV17_a' successful (witness found within 5 cycles from reset) (11 min 39 sec CPU, 61287.50 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV18_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV19_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV26_a' holds (checked in 4 h 38 min 19 sec, 61601 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV20_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV18_a' successful (witness found within 5 cycles from reset) (09 min 36 sec CPU, 61045.70 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV21_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV19_a' successful (witness found within 5 cycles from reset) (11 min 51 sec CPU, 60695.60 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV22_a'
-R- Property 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a' holds (checked in 4 h 46 min 47 sec, 23979 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV23_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV13_a' holds (checked in 4 h 51 min 32 sec, 62115 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV24_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV4_a' failed (no witness exists) (3 h 50 min 30 sec CPU, 62544.90 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV25_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV31_a' holds (checked in 5 h 11 min 05 sec, 61708 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV26_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV8_a' failed (no witness exists) (3 h 10 min 48 sec CPU, 62293.60 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV27_a'
-R- Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a' holds (checked in 5 h 55 min 24 sec, 23990 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV28_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV27_a' holds (checked in 6 h 11 min 27 sec, 62224 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV29_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV13_a' failed (no witness exists) (2 h 37 min 28 sec CPU, 61439.10 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV30_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV29_a' holds (checked in 6 h 18 min 52 sec, 61932 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV31_a'
-R- Property 'core_i.RV_chk_DP.RV32M.DIV15_a' holds (checked in 6 h 24 min 59 sec, 62432 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV32_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV5_a' failed (no witness exists) (4 h 38 min 42 sec CPU, 61975.40 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV33_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV32_a' successful (witness found within 5 cycles from reset) (08 min 32 sec CPU, 61110.90 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.DIV34_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV7_a' failed (no witness exists) (4 h 07 min 31 sec CPU, 62186.60 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32M.MUL_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV33_a' successful (witness found within 5 cycles from reset) (09 min 48 sec CPU, 61316.30 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.MUL_a' successful (witness found within 5 cycles from reset) (01 min 28 sec CPU, 22062.50 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a' successful (witness found within 5 cycles from reset) (01 min 37 sec CPU, 23218.20 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a' successful (witness found within 5 cycles from reset) (02 min 21 sec CPU, 22041.50 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_MAC_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV34_a' successful (witness found within 5 cycles from reset) (09 min 59 sec CPU, 61433.90 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_MAC_a' successful (witness found within 5 cycles from reset) (01 min 34 sec CPU, 22088.90 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a' successful (witness found within 5 cycles from reset) (01 min 57 sec CPU, 22289.50 MB used).
-R- Property 'core_i.RV_chk_DP.RV32X.CV_MAC_a' holds (checked in 6 h 46 min 26 sec, 24187 MB used)
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a' successful (witness found within 5 cycles from reset) (01 min 40 sec CPU, 22114.20 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_MULXXXN_a' successful (witness found within 5 cycles from reset) (01 min 55 sec CPU, 21795.00 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a' successful (witness found within 5 cycles from reset) (01 min 37 sec CPU, 22402.40 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a' successful (witness found within 5 cycles from reset) (01 min 34 sec CPU, 22296.60 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a'
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a' successful (witness found within 5 cycles from reset) (01 min 36 sec CPU, 22188.70 MB used).
-I- Computing witness for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a'
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a' successful (witness found within 5 cycles from reset) (01 min 50 sec CPU, 22293.40 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a' successful (witness found within 5 cycles from reset) (01 min 36 sec CPU, 22299.70 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a' successful (witness found within 5 cycles from reset) (01 min 48 sec CPU, 22853.90 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.DIV28_a' holds (checked in 6 h 50 min 42 sec, 61916 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a' successful (witness found within 5 cycles from reset) (02 min 04 sec CPU, 21926.20 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV23_a' failed (no witness exists) (2 h 24 min 14 sec CPU, 61730.60 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV10_a' failed (no witness exists) (4 h 32 min 46 sec CPU, 61931.40 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.DIV9_a' holds (checked in 7 h 24 min 04 sec, 61181 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV15_a' failed (no witness exists) (3 h 35 min 15 sec CPU, 62341.70 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV6_a' failed (no witness exists) (5 h 14 min 58 sec CPU, 62393.90 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV20_a' failed (no witness exists) (2 h 56 min 42 sec CPU, 62116.00 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV29_a' failed (no witness exists) (1 h 25 min 28 sec CPU, 61855.20 MB used).
-R- Property 'core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a' holds (checked in 7 h 50 min 24 sec, 23879 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXN_a' holds (checked in 7 h 50 min 48 sec, 27223 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV9_a' failed (no witness exists) (5 h 16 min 50 sec CPU, 62387.00 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.DIV30_a' holds (checked in 7 h 57 min 21 sec, 61625 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV27_a' failed (no witness exists) (2 h 30 min 30 sec CPU, 61726.30 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV24_a' failed (no witness exists) (3 h 40 min 23 sec CPU, 61494.10 MB used).
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a' holds (checked in 8 h 47 min 15 sec, 27522 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV22_a' failed (no witness exists) (4 h 27 min 44 sec CPU, 61716.10 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV12_a' failed (no witness exists) (6 h 01 min 09 sec CPU, 62438.10 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV11_a' failed (no witness exists) (6 h 42 min 29 sec CPU, 62283.50 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV21_a' failed (no witness exists) (5 h 19 min 42 sec CPU, 61788.80 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.MUL_a' holds (checked in 10 h 22 min 51 sec, 23980 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a' holds (checked in 11 h 02 min 27 sec, 48443 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a' holds (checked in 11 h 03 min 56 sec, 25462 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a' holds (checked in 11 h 19 min 06 sec, 50318 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV25_a' failed (no witness exists) (6 h 22 min 19 sec CPU, 61868.80 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV26_a' failed (no witness exists) (6 h 10 min 54 sec CPU, 61284.60 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV28_a' failed (no witness exists) (5 h 27 min 53 sec CPU, 61616.60 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.DIV23_a' holds (checked in 11 h 42 min 12 sec, 60925 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV25_a' holds (checked in 11 h 56 min 41 sec, 61674 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a' holds (checked in 13 h 05 min 25 sec, 25717 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a' holds (checked in 13 h 07 min 38 sec, 26657 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV24_a' holds (checked in 13 h 44 min 55 sec, 61919 MB used)
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV30_a' failed (no witness exists) (8 h 18 min 39 sec CPU, 62019.60 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV31_a' failed (no witness exists) (8 h 17 min 26 sec CPU, 61200.00 MB used).
-R- Witness computation for 'core_i.RV_chk_DP.RV32M.DIV14_a' failed (no witness exists) (11 h 53 min 09 sec CPU, 62088.00 MB used).
-R- Property 'core_i.RV_chk_DP.RV32M.DIV33_a' holds (checked in 17 h 27 min 22 sec, 62519 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV34_a' holds (checked in 27 h 19 min 29 sec, 63841 MB used)
-R- Property 'core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a' holds (checked in 31 h 20 min 58 sec, 52088 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV32_a' holds (checked in 35 h 10 min 39 sec, 62262 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV19_a' holds bounded up to 61 cycles from reset (checked in 139 h 39 min 28 sec, 62458 MB used)
Killed by signal 2.
Killed by signal 2.
Killed by signal 2.
Killed by signal 2.
Killed by signal 2.
-R- Property 'core_i.RV_chk_DP.RV32M.DIV18_a' holds bounded up to 60 cycles from reset (checked in 144 h 37 min 46 sec, 61258 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV17_a' holds bounded up to 73 cycles from reset (checked in 144 h 37 min 51 sec, 61458 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV2_a' holds bounded up to 58 cycles from reset (checked in 144 h 37 min 59 sec, 63103 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV16_a' holds bounded up to 74 cycles from reset (checked in 144 h 37 min 56 sec, 61921 MB used)
-R- Property 'core_i.RV_chk_DP.RV32M.DIV3_a' holds bounded up to 42 cycles from reset (checked in 144 h 38 min 06 sec, 61707 MB used)
-W- Command interrupted by user.
report_result -details
=============================================================================================================================================================================
  report created on Thu Jun 27 03:01:57 PDT 2024
=============================================================================================================================================================================
assertion object                                                                 type         result               validity     unresolved   prover       runtime     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
core_i.RV_chk_DP.RV32C.ARITH_a                                                   property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32C.BRANCH_Taken_a                                            property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32C.BRANCH_a                                                  property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32C.JUMP_a                                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32C.MEM_MultiAccess_a                                         property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32C.MEM_a                                                     property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.ARITH_a                                                   property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.BRANCH_Taken_a                                            property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.BRANCH_a                                                  property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.FENCE_a                                                   property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.JUMP_a                                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.MEM_MultiAccess_a                                         property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.MEM_a                                                     property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.RETURN_a                                                  property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32I.WFI_a                                                     property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32M.DIV10_a                                                   property     hold                 up_to_date                approver4    02:29:25    
core_i.RV_chk_DP.RV32M.DIV11_a                                                   property     hold                 up_to_date                approver4    01:51:09    
core_i.RV_chk_DP.RV32M.DIV12_a                                                   property     hold                 up_to_date                approver4    02:12:50    
core_i.RV_chk_DP.RV32M.DIV13_a                                                   property     hold                 up_to_date                approver4    04:51:33    
core_i.RV_chk_DP.RV32M.DIV14_a                                                   property     hold                 up_to_date                approver4    04:03:01    
core_i.RV_chk_DP.RV32M.DIV15_a                                                   property     hold                 up_to_date                approver4    06:24:59    
core_i.RV_chk_DP.RV32M.DIV16_a                                                   property     hold_bounded (74)    up_to_date                             144:37:56   
core_i.RV_chk_DP.RV32M.DIV17_a                                                   property     hold_bounded (73)    up_to_date                             144:37:51   
core_i.RV_chk_DP.RV32M.DIV18_a                                                   property     hold_bounded (60)    up_to_date                             144:37:47   
core_i.RV_chk_DP.RV32M.DIV19_a                                                   property     hold_bounded (61)    up_to_date                             139:39:29   
core_i.RV_chk_DP.RV32M.DIV20_a                                                   property     hold                 up_to_date                approver4    03:35:04    
core_i.RV_chk_DP.RV32M.DIV21_a                                                   property     hold                 up_to_date                approver4    03:07:33    
core_i.RV_chk_DP.RV32M.DIV22_a                                                   property     hold                 up_to_date                approver4    03:40:01    
core_i.RV_chk_DP.RV32M.DIV23_a                                                   property     hold                 up_to_date                approver4    11:42:12    
core_i.RV_chk_DP.RV32M.DIV24_a                                                   property     hold                 up_to_date                approver4    13:44:55    
core_i.RV_chk_DP.RV32M.DIV25_a                                                   property     hold                 up_to_date                approver4    11:56:41    
core_i.RV_chk_DP.RV32M.DIV26_a                                                   property     hold                 up_to_date                approver4    04:38:20    
core_i.RV_chk_DP.RV32M.DIV27_a                                                   property     hold                 up_to_date                approver4    06:11:27    
core_i.RV_chk_DP.RV32M.DIV28_a                                                   property     hold                 up_to_date                approver4    06:50:43    
core_i.RV_chk_DP.RV32M.DIV29_a                                                   property     hold                 up_to_date                approver4    06:18:52    
core_i.RV_chk_DP.RV32M.DIV2_a                                                    property     hold_bounded (58)    up_to_date                             144:38:00   
core_i.RV_chk_DP.RV32M.DIV30_a                                                   property     hold                 up_to_date                approver4    07:57:21    
core_i.RV_chk_DP.RV32M.DIV31_a                                                   property     hold                 up_to_date                approver4    05:11:06    
core_i.RV_chk_DP.RV32M.DIV32_a                                                   property     hold                 up_to_date                prover2:11   35:10:39    
core_i.RV_chk_DP.RV32M.DIV33_a                                                   property     hold                 up_to_date                prover2:11   17:27:23    
core_i.RV_chk_DP.RV32M.DIV34_a                                                   property     hold                 up_to_date                prover2:11   27:19:30    
core_i.RV_chk_DP.RV32M.DIV3_a                                                    property     hold_bounded (42)    up_to_date                             144:38:06   
core_i.RV_chk_DP.RV32M.DIV4_a                                                    property     hold                 up_to_date                approver4    03:02:10    
core_i.RV_chk_DP.RV32M.DIV5_a                                                    property     hold                 up_to_date                approver4    02:39:29    
core_i.RV_chk_DP.RV32M.DIV6_a                                                    property     hold                 up_to_date                approver4    02:33:33    
core_i.RV_chk_DP.RV32M.DIV7_a                                                    property     hold                 up_to_date                approver4    03:55:02    
core_i.RV_chk_DP.RV32M.DIV8_a                                                    property     hold                 up_to_date                approver4    02:26:11    
core_i.RV_chk_DP.RV32M.DIV9_a                                                    property     hold                 up_to_date                approver4    07:24:04    
core_i.RV_chk_DP.RV32M.MUL_a                                                     property     hold                 up_to_date                prover2:11   10:22:52    
core_i.RV_chk_DP.RV32X.CV_ABS_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_ABS_a                                                  property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_ADDXXNR_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_ADDXXN_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_ADD_DIVX_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_ADD_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_AND_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_AVGU_X_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_AVG_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_BCLRX_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_BITMAN_OTHER_a                                         property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_BSETX_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_BXXIMM_Taken_a                                         property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_BXXIMM_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CLIPXX_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPEQ_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPGEU_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPGE_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPGTU_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPGT_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPLEU_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPLE_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPLTU_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPLT_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CMPNE_X_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_COUNTX_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CPLXCONJ_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a                                          property     hold                 up_to_date                prover2:11   05:55:24    
core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a                                          property     hold                 up_to_date                prover2:11   07:50:25    
core_i.RV_chk_DP.RV32X.CV_ENDX_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_EXTRACTXX_a                                            property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_EXTRACTX_X_a                                           property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_EXTXX_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_INSERTX_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_INSERT_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_I_MultiAccess_a                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_I_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_RI_MultiAccess_a                                   property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_RI_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_R_MultiAccess_a                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_LXX_R_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MACXXXN_a                                              property     hold                 up_to_date                prover2:11   07:50:49    
core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a                                             property     hold                 up_to_date                prover2:11   11:02:27    
core_i.RV_chk_DP.RV32X.CV_MAC_a                                                  property     hold                 up_to_date                prover2:11   06:46:27    
core_i.RV_chk_DP.RV32X.CV_MAXU_X_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MAXX_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MAX_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MINU_X_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MINX_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MIN_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_MULXXXN_a                                              property     hold                 up_to_date                prover2:11   04:29:01    
core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a                                             property     hold                 up_to_date                prover2:11   04:46:47    
core_i.RV_chk_DP.RV32X.CV_OR_X_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_PACKXX_X_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SETUPX_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SHUFFLE2_X_a                                           property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SHUFFLEIX_SCI_B_a                                      property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SHUFFLE_X_a                                            property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SLEX_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SLL_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SRA_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SRL_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_STARTX_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SUBROTMJ_X_a                                           property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SUBXXNR_a                                              property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SUBXXN_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SUB_DIVX_a                                             property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SUB_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_I_MultiAccess_a                                     property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_I_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_RI_MultiAccess_a                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_RI_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_R_MultiAccess_a                                     property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_SX_R_a                                                 property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a                                            property     hold                 up_to_date                prover2:11   13:07:39    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a                                            property     hold                 up_to_date                prover2:11   13:05:26    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a                                        property     hold                 up_to_date                prover2:11   11:19:06    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a                                        property     hold                 up_to_date                prover2:11   08:47:15    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a                                         property     hold                 up_to_date                prover2:11   31:20:59    
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a                                         property     hold                 up_to_date                prover2:11   11:03:57    
core_i.RV_chk_DP.RV32X.CV_XOR_X_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32Zicsr.CSRx_a                                                property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.RV32Zifencei.FENCE_I_a                                          property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.ops.BUBBLE_a                                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.ops.RESET_a                                                     property     hold                 assertion_changed              prover2:11   00:00:04    
core_i.RV_chk_DP.xcpt.EBREAK_a                                                   property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.xcpt.ECALL_a                                                    property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.xcpt.XCPT_IF_ID_a                                               property     open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.const_addrs_c                                                   constraint   hold                 up_to_date                 
core_i.RV_chk_DP.const_dm_addr_c                                                 constraint   hold                 up_to_date                 
core_i.RV_chk_DP.legal_CSR_reset_state_a                                         constraint   hold                 up_to_date                 
core_i.RV_chk_DP.no_hwloop_c                                                     constraint   hold                 up_to_date                 
core_i.RV_chk_DP.restrict_regs_c                                                 constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_assume.R_no_unrequested_response_c                constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_assume.R_stable_signals_c                         constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_assume.R_tag_match_c                              constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_assume.no_rvalid_during_reset_c                   constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_live_assume.eventually_gnt_c                      constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.master_live_assume.eventually_rvalid_c                   constraint   hold                 up_to_date                 
core_i.obi_dmem_checker.resp_predict.predict_c                                   constraint   hold                 up_to_date                 
core_i.obi_imem_checker.master_assume.R_no_unrequested_response_c                constraint   hold                 up_to_date                 
core_i.obi_imem_checker.master_assume.R_stable_signals_c                         constraint   hold                 up_to_date                 
core_i.obi_imem_checker.master_assume.R_tag_match_c                              constraint   hold                 up_to_date                 
core_i.obi_imem_checker.master_assume.no_rvalid_during_reset_c                   constraint   hold                 up_to_date                 
core_i.RV_chk_DP.invariant_a                                                     assertion    hold                 assertion_changed              approver4    00:00:02    
core_i.RV_chk_DP.lsu_ma_rdata_q_a                                                assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.lsu_ma_write_a                                                  assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.lsu_write_a                                                     assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.mcycle_increment_a                                              assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.mcycle_no_increment_a                                           assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.mhpmcounter3_increment_a                                        assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.mhpmcounter3_no_increment_a                                     assertion    open                 up_to_date                             00:00:00    
core_i.RV_chk_DP.stable_lsu_signals_a                                            assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master.A_stable_signals_a                                assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master.A_valid_addr_a                                    assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master.A_valid_be_a                                      assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master.no_req_during_reset_a                             assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master.outstanding_transactions_limit_a                  assertion    open                 up_to_date                             00:00:00    
core_i.obi_dmem_checker.master_live.eventually_rready_a                          assertion    open                 up_to_date                             00:00:00    
core_i.obi_imem_checker.master.A_stable_signals_a                                assertion    open                 up_to_date                             00:00:00    
core_i.obi_imem_checker.master.A_valid_addr_a                                    assertion    open                 up_to_date                             00:00:00    
core_i.obi_imem_checker.master.A_valid_be_a                                      assertion    open                 up_to_date                             00:00:00    
core_i.obi_imem_checker.master.no_req_during_reset_a                             assertion    open                 up_to_date                             00:00:00    
core_i.obi_imem_checker.master.outstanding_transactions_limit_a                  assertion    open                 up_to_date                             00:00:00    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
report_result -signoff
=============================================================================================================================================================================
  report created on Thu Jun 27 03:02:04 PDT 2024
=============================================================================================================================================================================

CONSTRAINTS
===========
Constraint                                                                       validity    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
core_i.RV_chk_DP.const_addrs_c                                                   up_to_date  
core_i.RV_chk_DP.const_dm_addr_c                                                 up_to_date  
core_i.RV_chk_DP.legal_CSR_reset_state_a                                         up_to_date  
core_i.RV_chk_DP.no_hwloop_c                                                     up_to_date  
core_i.RV_chk_DP.restrict_regs_c                                                 up_to_date  
core_i.obi_dmem_checker.master_assume.R_no_unrequested_response_c                up_to_date  
core_i.obi_dmem_checker.master_assume.R_stable_signals_c                         up_to_date  
core_i.obi_dmem_checker.master_assume.R_tag_match_c                              up_to_date  
core_i.obi_dmem_checker.master_assume.no_rvalid_during_reset_c                   up_to_date  
core_i.obi_dmem_checker.master_live_assume.eventually_gnt_c                      up_to_date  
core_i.obi_dmem_checker.master_live_assume.eventually_rvalid_c                   up_to_date  
core_i.obi_dmem_checker.resp_predict.predict_c                                   up_to_date  
core_i.obi_imem_checker.master_assume.R_no_unrequested_response_c                up_to_date  
core_i.obi_imem_checker.master_assume.R_stable_signals_c                         up_to_date  
core_i.obi_imem_checker.master_assume.R_tag_match_c                              up_to_date  
core_i.obi_imem_checker.master_assume.no_rvalid_during_reset_c                   up_to_date  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

ASSERTIONS
==========
Assertion                                                                        result               validity     unresolved
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
core_i.RV_chk_DP.invariant_a                                                     hold                 assertion_changed 
core_i.RV_chk_DP.lsu_ma_rdata_q_a                                                open                 up_to_date   
core_i.RV_chk_DP.lsu_ma_write_a                                                  open                 up_to_date   
core_i.RV_chk_DP.lsu_write_a                                                     open                 up_to_date   
core_i.RV_chk_DP.mcycle_increment_a                                              open                 up_to_date   
core_i.RV_chk_DP.mcycle_no_increment_a                                           open                 up_to_date   
core_i.RV_chk_DP.mhpmcounter3_increment_a                                        open                 up_to_date   
core_i.RV_chk_DP.mhpmcounter3_no_increment_a                                     open                 up_to_date   
core_i.RV_chk_DP.stable_lsu_signals_a                                            open                 up_to_date   
core_i.obi_dmem_checker.master.A_stable_signals_a                                open                 up_to_date   
core_i.obi_dmem_checker.master.A_valid_addr_a                                    open                 up_to_date   
core_i.obi_dmem_checker.master.A_valid_be_a                                      open                 up_to_date   
core_i.obi_dmem_checker.master.no_req_during_reset_a                             open                 up_to_date   
core_i.obi_dmem_checker.master.outstanding_transactions_limit_a                  open                 up_to_date   
core_i.obi_dmem_checker.master_live.eventually_rready_a                          open                 up_to_date   
core_i.obi_imem_checker.master.A_stable_signals_a                                open                 up_to_date   
core_i.obi_imem_checker.master.A_valid_addr_a                                    open                 up_to_date   
core_i.obi_imem_checker.master.A_valid_be_a                                      open                 up_to_date   
core_i.obi_imem_checker.master.no_req_during_reset_a                             open                 up_to_date   
core_i.obi_imem_checker.master.outstanding_transactions_limit_a                  open                 up_to_date   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PROPERTIES
==========
Property                                                                         result               validity     unresolved
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
core_i.RV_chk_DP.RV32C.ARITH_a                                                   open                 up_to_date   
core_i.RV_chk_DP.RV32C.BRANCH_Taken_a                                            open                 up_to_date   
core_i.RV_chk_DP.RV32C.BRANCH_a                                                  open                 up_to_date   
core_i.RV_chk_DP.RV32C.JUMP_a                                                    open                 up_to_date   
core_i.RV_chk_DP.RV32C.MEM_MultiAccess_a                                         open                 up_to_date   
core_i.RV_chk_DP.RV32C.MEM_a                                                     open                 up_to_date   
core_i.RV_chk_DP.RV32I.ARITH_a                                                   open                 up_to_date   
core_i.RV_chk_DP.RV32I.BRANCH_Taken_a                                            open                 up_to_date   
core_i.RV_chk_DP.RV32I.BRANCH_a                                                  open                 up_to_date   
core_i.RV_chk_DP.RV32I.FENCE_a                                                   open                 up_to_date   
core_i.RV_chk_DP.RV32I.JUMP_a                                                    open                 up_to_date   
core_i.RV_chk_DP.RV32I.MEM_MultiAccess_a                                         open                 up_to_date   
core_i.RV_chk_DP.RV32I.MEM_a                                                     open                 up_to_date   
core_i.RV_chk_DP.RV32I.RETURN_a                                                  open                 up_to_date   
core_i.RV_chk_DP.RV32I.WFI_a                                                     open                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV10_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV11_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV12_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV13_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV14_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV15_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV16_a                                                   hold_bounded (74)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV17_a                                                   hold_bounded (73)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV18_a                                                   hold_bounded (60)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV19_a                                                   hold_bounded (61)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV20_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV21_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV22_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV23_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV24_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV25_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV26_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV27_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV28_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV29_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV2_a                                                    hold_bounded (58)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV30_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV31_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV32_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV33_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV34_a                                                   hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV3_a                                                    hold_bounded (42)    up_to_date   
core_i.RV_chk_DP.RV32M.DIV4_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV5_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV6_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV7_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV8_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.DIV9_a                                                    hold                 up_to_date   
core_i.RV_chk_DP.RV32M.MUL_a                                                     hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ABS_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ABS_a                                                  open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ADDXXNR_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ADDXXN_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ADD_DIVX_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ADD_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_AND_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_AVGU_X_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_AVG_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_BCLRX_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_BITMAN_OTHER_a                                         open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_BSETX_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_BXXIMM_Taken_a                                         open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_BXXIMM_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CLIPXX_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPEQ_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPGEU_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPGE_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPGTU_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPGT_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPLEU_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPLE_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPLTU_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPLT_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CMPNE_X_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_COUNTX_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CPLXCONJ_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CPLXMUL_I_X_a                                          hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_CPLXMUL_R_X_a                                          hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_ENDX_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_EXTRACTXX_a                                            open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_EXTRACTX_X_a                                           open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_EXTXX_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_INSERTX_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_INSERT_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_I_MultiAccess_a                                    open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_I_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_RI_MultiAccess_a                                   open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_RI_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_R_MultiAccess_a                                    open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_LXX_R_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MACXXXN_a                                              hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MACXXXRN_a                                             hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MAC_a                                                  hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MAXU_X_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MAXX_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MAX_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MINU_X_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MINX_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MIN_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MULXXXN_a                                              hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_MULXXXRN_a                                             hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_OR_X_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_PACKXX_X_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SETUPX_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SHUFFLE2_X_a                                           open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SHUFFLEIX_SCI_B_a                                      open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SHUFFLE_X_a                                            open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SLEX_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SLL_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SRA_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SRL_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_STARTX_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SUBROTMJ_X_a                                           open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SUBXXNR_a                                              open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SUBXXN_a                                               open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SUB_DIVX_a                                             open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SUB_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_I_MultiAccess_a                                     open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_I_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_RI_MultiAccess_a                                    open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_RI_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_R_MultiAccess_a                                     open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_SX_R_a                                                 open                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_B_a                                            hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_H_a                                            hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_B_a                                        hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SCI_H_a                                        hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_B_a                                         hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XDOTXXX_SC_H_a                                         hold                 up_to_date   
core_i.RV_chk_DP.RV32X.CV_XOR_X_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32Zicsr.CSRx_a                                                open                 up_to_date   
core_i.RV_chk_DP.RV32Zifencei.FENCE_I_a                                          open                 up_to_date   
core_i.RV_chk_DP.ops.BUBBLE_a                                                    open                 up_to_date   
core_i.RV_chk_DP.ops.RESET_a                                                     hold                 assertion_changed 
core_i.RV_chk_DP.xcpt.EBREAK_a                                                   open                 up_to_date   
core_i.RV_chk_DP.xcpt.ECALL_a                                                    open                 up_to_date   
core_i.RV_chk_DP.xcpt.XCPT_IF_ID_a                                               open                 up_to_date   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

COVER
=====
Cover                                                                            result               validity     unresolved
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
core_i.RV_chk_DP.covers.CSR_minstret.toggle                                      open                 up_to_date   
core_i.RV_chk_DP.covers.debug.ebreak                                             open                 up_to_date   
core_i.RV_chk_DP.covers.debug.haltgroup                                          open                 up_to_date   
core_i.RV_chk_DP.covers.debug.haltreq                                            open                 up_to_date   
core_i.RV_chk_DP.covers.debug.other                                              open                 up_to_date   
core_i.RV_chk_DP.covers.debug.resethaltreq                                       open                 up_to_date   
core_i.RV_chk_DP.covers.debug.step                                               open                 up_to_date   
core_i.RV_chk_DP.covers.debug.trigger                                            open                 up_to_date   
core_i.RV_chk_DP.covers.debug_mode.enter                                         open                 up_to_date   
core_i.RV_chk_DP.covers.debug_mode.leave                                         open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Breakpoint                                     open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Fetch_Access_Fault                             open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Fetch_Addr_Align                               open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Fetch_Guest_Page_Fault                         open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Fetch_Page_Fault                               open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Hardware_Error                                 open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Illegal_Instr                                  open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Load_Access_Fault                              open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Load_Addr_Align                                open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Load_Guest_Page_Fault                          open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Load_Page_Fault                                open                 up_to_date   
core_i.RV_chk_DP.covers.exception.MEnvCall                                       open                 up_to_date   
core_i.RV_chk_DP.covers.exception.SAMO_Access_Fault                              open                 up_to_date   
core_i.RV_chk_DP.covers.exception.SAMO_Addr_Align                                open                 up_to_date   
core_i.RV_chk_DP.covers.exception.SAMO_Guest_Page_Fault                          open                 up_to_date   
core_i.RV_chk_DP.covers.exception.SAMO_Page_Fault                                open                 up_to_date   
core_i.RV_chk_DP.covers.exception.SEnvCall                                       open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Software_Check                                 open                 up_to_date   
core_i.RV_chk_DP.covers.exception.UEnvCall                                       open                 up_to_date   
core_i.RV_chk_DP.covers.exception.VSEnvCall                                      open                 up_to_date   
core_i.RV_chk_DP.covers.exception.Virtual_Instruction                            open                 up_to_date   
core_i.RV_chk_DP.covers.exception.other                                          open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.LCOFI                                          open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.MEI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.MSI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.MTI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.SEI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.SGEI                                           open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.SSI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.STI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.UEI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.USI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.UTI                                            open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.VSEI                                           open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.VSSI                                           open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.VSTI                                           open                 up_to_date   
core_i.RV_chk_DP.covers.interrupt.other                                          open                 up_to_date   
core_i.RV_chk_DP.covers.register_file_X.toggle                                   open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_back2back_read_read             open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_back2back_read_write            open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_back2back_write_read            open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_back2back_write_write           open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_read_no_waitstate               open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_read_waitstate                  open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_write_no_waitstate              open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.A_cover_write_waitstate                 open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.R_cover_back2back                       open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.R_cover_no_waitstate                    open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.R_cover_waitstate                       open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.cover_error_response                    open                 up_to_date   
core_i.obi_dmem_checker.cover_statements.cover_non_error_response                open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_back2back_read_read             open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_back2back_read_write            open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_back2back_write_read            open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_back2back_write_write           open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_read_no_waitstate               open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_read_waitstate                  open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_write_no_waitstate              open                 up_to_date   
core_i.obi_imem_checker.cover_statements.A_cover_write_waitstate                 open                 up_to_date   
core_i.obi_imem_checker.cover_statements.R_cover_back2back                       open                 up_to_date   
core_i.obi_imem_checker.cover_statements.R_cover_no_waitstate                    open                 up_to_date   
core_i.obi_imem_checker.cover_statements.R_cover_waitstate                       open                 up_to_date   
core_i.obi_imem_checker.cover_statements.cover_error_response                    open                 up_to_date   
core_i.obi_imem_checker.cover_statements.cover_non_error_response                open                 up_to_date   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

COMPLETENESS
============
There are no completeness

MODEL BUILDING ASSERTIONS
=========================
Dependencies: sva/core_i/RV_chk_DP/const_addrs_c sva/core_i/RV_chk_DP/const_dm_addr_c sva/core_i/RV_chk_DP/legal_CSR_reset_state_a sva/core_i/RV_chk_DP/no_hwloop_c sva/core_i/RV_chk_DP/restrict_regs_c sva/core_i/obi_dmem_checker/master_assume/R_no_unrequested_response_c sva/core_i/obi_dmem_checker/master_assume/R_stable_signals_c sva/core_i/obi_dmem_checker/master_assume/R_tag_match_c sva/core_i/obi_dmem_checker/master_assume/no_rvalid_during_reset_c sva/core_i/obi_dmem_checker/master_live_assume/eventually_gnt_c sva/core_i/obi_dmem_checker/master_live_assume/eventually_rvalid_c sva/core_i/obi_dmem_checker/resp_predict/predict_c sva/core_i/obi_imem_checker/master_assume/R_no_unrequested_response_c sva/core_i/obi_imem_checker/master_assume/R_stable_signals_c sva/core_i/obi_imem_checker/master_assume/R_tag_match_c sva/core_i/obi_imem_checker/master_assume/no_rvalid_during_reset_c
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
consistency check          result               validity       line     file                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
array_index_check_1        hold                 up_to_date     549      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
array_index_check_2        hold                 up_to_date     571      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
array_index_check_3        hold                 up_to_date     583      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
array_index_check_4        hold                 up_to_date     1405     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
array_index_check_5        hold                 up_to_date     819      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
array_index_check_6        hold                 up_to_date     89       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_7        hold                 up_to_date     89       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_8        hold                 up_to_date     90       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_9        hold                 up_to_date     90       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_10       hold                 up_to_date     91       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_11       hold                 up_to_date     91       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
array_index_check_12       hold                 up_to_date     71       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv
array_index_check_13       hold                 up_to_date     83       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv
array_index_check_14       hold                 up_to_date     70       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv
array_index_check_15       hold                 up_to_date     77       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv
full_case_check_1          hold                 up_to_date     557      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
full_case_check_2          hold                 up_to_date     487      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
full_case_check_3          hold                 up_to_date     610      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_4          hold                 up_to_date     525      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_5          hold                 up_to_date     749      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_6          hold                 up_to_date     755      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_7          hold                 up_to_date     764      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_8          hold                 up_to_date     770      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_9          hold                 up_to_date     785      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
full_case_check_10         hold                 up_to_date     195      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
full_case_check_11         hold                 up_to_date     272      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
full_case_check_12         hold                 up_to_date     339      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
full_case_check_13         hold                 up_to_date     436      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
full_case_check_14         hold                 up_to_date     419      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
parallel_case_check_1      hold                 up_to_date     1041     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
parallel_case_check_2      hold                 up_to_date     1044     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
parallel_case_check_3      hold                 up_to_date     348      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_4      hold                 up_to_date     416      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_5      hold                 up_to_date     499      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_6      hold                 up_to_date     535      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_7      hold                 up_to_date     554      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_8      hold                 up_to_date     557      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_9      hold                 up_to_date     591      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_10     hold                 up_to_date     593      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_11     hold                 up_to_date     613      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_12     hold                 up_to_date     633      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_13     hold                 up_to_date     653      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_14     hold                 up_to_date     863      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_15     hold                 up_to_date     931      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv
parallel_case_check_16     hold                 up_to_date     326      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_mult.sv
parallel_case_check_17     hold                 up_to_date     330      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_18     hold                 up_to_date     541      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_19     hold                 up_to_date     677      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_20     hold                 up_to_date     775      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_21     hold                 up_to_date     863      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_22     hold                 up_to_date     932      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_23     hold                 up_to_date     1054     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_24     hold                 up_to_date     1122     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
parallel_case_check_25     hold                 up_to_date     293      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_26     hold                 up_to_date     342      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_27     hold                 up_to_date     376      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_28     hold                 up_to_date     401      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_29     hold                 up_to_date     487      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_30     hold                 up_to_date     925      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_31     hold                 up_to_date     1597     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_32     hold                 up_to_date     1633     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_33     hold                 up_to_date     1652     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_34     hold                 up_to_date     1660     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_35     hold                 up_to_date     1684     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_36     hold                 up_to_date     1721     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_37     hold                 up_to_date     1745     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_38     hold                 up_to_date     1790     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_39     hold                 up_to_date     1895     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_40     hold                 up_to_date     1938     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_41     hold                 up_to_date     2025     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_42     hold                 up_to_date     2033     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_43     hold                 up_to_date     2079     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_44     hold                 up_to_date     2159     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_45     hold                 up_to_date     2422     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_46     hold                 up_to_date     2683     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_47     hold                 up_to_date     2704     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_48     hold                 up_to_date     2775     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
parallel_case_check_49     hold                 up_to_date     574      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_50     hold                 up_to_date     610      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_51     hold                 up_to_date     638      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_52     hold                 up_to_date     525      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_53     hold                 up_to_date     749      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_54     hold                 up_to_date     755      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_55     hold                 up_to_date     764      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_56     hold                 up_to_date     770      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_57     hold                 up_to_date     785      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
parallel_case_check_58     hold                 up_to_date     52       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_59     hold                 up_to_date     55       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_60     hold                 up_to_date     195      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_61     hold                 up_to_date     272      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_62     hold                 up_to_date     339      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_63     hold                 up_to_date     436      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv
parallel_case_check_64     hold                 up_to_date     117      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv
parallel_case_check_65     hold                 up_to_date     132      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv
parallel_case_check_66     hold                 up_to_date     138      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv
parallel_case_check_67     hold                 up_to_date     144      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv
parallel_case_check_68     hold                 up_to_date     159      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv
parallel_case_check_69     hold                 up_to_date     419      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
range_check_1              hold                 up_to_date     535      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_2              hold                 up_to_date     569      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_3              hold                 up_to_date     577      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_4              hold                 up_to_date     583      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_5              hold                 up_to_date     589      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_6              hold                 up_to_date     595      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_7              hold                 up_to_date     614      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_8              hold                 up_to_date     627      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_9              hold                 up_to_date     791      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_10             hold                 up_to_date     799      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_11             hold                 up_to_date     818      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_12             hold                 up_to_date     831      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_13             hold                 up_to_date     840      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv
range_check_14             hold                 up_to_date     2482     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
range_check_15             hold                 up_to_date     2489     /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv
signal_domain_check_1      hold                 up_to_date     209      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv
signal_domain_check_2      hold                 up_to_date     100      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_3      hold                 up_to_date     101      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_4      hold                 up_to_date     102      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_5      hold                 up_to_date     116      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_6      hold                 up_to_date     103      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_7      hold                 up_to_date     104      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_8      hold                 up_to_date     131      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_9      hold                 up_to_date     132      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_10     hold                 up_to_date     133      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_11     hold                 up_to_date     123      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_12     hold                 up_to_date     124      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_13     hold                 up_to_date     125      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
signal_domain_check_14     hold                 up_to_date     72       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv
signal_domain_check_15     hold                 up_to_date     54       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv
signal_domain_check_16     hold                 up_to_date     53       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv
signal_domain_check_17     hold                 up_to_date     52       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv
signal_domain_check_18     hold                 up_to_date     84       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_controller.sv
signal_domain_check_19     hold                 up_to_date     116      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_1      hold                 up_to_date     419      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv
illegal_logic_check_2      hold                 up_to_date     85       /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_controller.sv
illegal_logic_check_3      hold                 up_to_date     110      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_4      hold                 up_to_date     215      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_5      hold                 up_to_date     111      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_6      hold                 up_to_date     219      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_7      hold                 up_to_date     218      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
illegal_logic_check_8      hold                 up_to_date     217      /u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

VERIFICATION FILES
=========
File                                                                                                                     Modification Time   Hash                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/core_checker.sv                                                             06/19/2024 04:46:04 AM 5e373fed0e15d6d88067a4e39e1c3dbf
/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/tidal/tidal.sv                   03/30/2023 09:05:03 AM d2e7b281fa5980cbfefe61dccbcef540
/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/RISCV_VIP.sv        05/19/2024 10:04:09 AM de2d0a737c5123455dfe526ef7f7d5c7
/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/helper.sv           10/02/2023 09:11:44 AM dbeabcbf0f1aa0ee043bf6ccfb434181
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/RISCV_ISA.sv                                                         06/21/2024 02:07:09 AM abeaea8809d1a1f4f3ebda2a60e3b0d5
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/generated_assertions.sv                                              06/21/2024 02:07:09 AM b3a241f6e1530ff58252a51e1d47cbb4
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/constraints.sv                                                              09/26/2023 04:58:40 AM 9cbea50e37fd89067ac04e66b617edef
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/io.sv                                                                       09/25/2023 12:26:35 PM d9dfb2b409c6f636197020196bf03ba3
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/XP/DPM/bind.sv                                                              06/21/2024 02:07:09 AM e02b91ef8f89eccaa3b83832f5732078
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/other_bindings.sv                                                           09/25/2023 12:26:20 PM c8dedd4e7a0cff00ee6fbe1d70a14782
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/vips/obi_dmem.sv                                                            08/24/2023 08:43:58 AM 577590b31551b9025ed680862a499c7c
/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/vips/obi_imem.sv                                                            08/24/2023 08:43:58 AM 76c856f7097414679669f3d91b52719a
/u/onespin/releases/released/OneSpin360_2024_2/OneSpin360_2024.2/onespin360/onespin/lib/verification/obi_checker.sv      10/02/2023 09:11:44 AM da5fad43f03a89306bfd545c199e962d
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

HDL FILES
=========
File                                                                                                                     Modification Time   Hash                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_apu_core_pkg.sv                         06/18/2024 06:00:29 AM db983e7d3eb261443df37d14e89c2354
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_fpu_pkg.sv                              06/18/2024 06:00:29 AM a738f12953cc5c2c331fb000414c4ba4
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/include/cv32e40p_pkg.sv                                  06/18/2024 06:00:29 AM 3328d5aa377a45ed41fd58153db0aac0
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_if_stage.sv                                     06/18/2024 06:00:29 AM 8a7ef71bac7ed9d9554d5751e6b903ce
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_cs_registers.sv                                 06/18/2024 06:00:29 AM 0b52a66604d7b3cdd5445de0cf95232c
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_register_file_ff.sv                             06/18/2024 06:00:29 AM 51bd38ed9e9776679df1c4856250bfe2
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_load_store_unit.sv                              06/18/2024 06:00:29 AM 05a3fb522596f85d2383a44b8d774036
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_id_stage.sv                                     06/18/2024 06:00:29 AM 98f443725b5e0750ac4b0bf7fa390ff2
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_aligner.sv                                      06/18/2024 06:00:29 AM 294b6f3f71a137cc12354130a7e7a827
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_decoder.sv                                      06/18/2024 06:00:29 AM 777335f32cf13137e073888e6bbfe3d1
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_compressed_decoder.sv                           06/18/2024 06:00:29 AM 2e4414efa036aac1702f971f6cac0808
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fifo.sv                                         06/18/2024 06:00:29 AM 01c08d348af566f23f46c0e531bf5421
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_buffer.sv                              06/18/2024 06:00:29 AM a95be333a9939df7a039bfb75c2f42c0
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_hwloop_regs.sv                                  06/18/2024 06:00:29 AM 152c67489f7ee4a9c7fff0d33b2903fa
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_mult.sv                                         06/18/2024 06:00:29 AM 8bfeb1cf222430468b560f12598edf14
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_int_controller.sv                               06/18/2024 06:00:29 AM 668301177d86d1d388da2f54d7dcf034
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ex_stage.sv                                     06/18/2024 06:00:29 AM 25904b10a1dbbfff669d943acec22caa
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu_div.sv                                      06/18/2024 06:00:29 AM 246db093d9ddd1d9444a43ea305cbce7
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_alu.sv                                          06/18/2024 06:00:29 AM 64042a5b8dbd2427ac9f303b72b83dc7
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_ff_one.sv                                       06/18/2024 06:00:29 AM 317d17d48a036553d76b048e1cb1acc0
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_popcnt.sv                                       06/18/2024 06:00:29 AM b79474a61e45d7381287a6605902cdfc
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_apu_disp.sv                                     06/18/2024 06:00:29 AM 0d494796fb264e012b29137a079c6a0d
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_controller.sv                                   06/18/2024 06:00:29 AM 52eaff6183fcfae8a0ccd16e3b4a741b
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_obi_interface.sv                                06/18/2024 06:00:29 AM 9bdfd988ec282d9c87d0a5add6a74d7d
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_prefetch_controller.sv                          06/18/2024 06:00:29 AM af1a36a18477ec8b514d5d020f0b54f6
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_sleep_unit.sv                                   06/18/2024 06:00:29 AM af325b136bf8a644658811508a73a4dc
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_core.sv                                         06/18/2024 06:00:29 AM be13ccbd49aced495b2e773f28399be7
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv     06/18/2024 06:00:29 AM 4a05861fa866a5de39a0f0614ec94d76
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv     06/18/2024 06:00:29 AM a538b32f5aebb3c855d5a100b5d66117
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_common_cells/src/lzc.sv             06/18/2024 06:00:29 AM 91692c2583cdff5aaa33f4bc30aa9a79
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv              06/18/2024 06:00:29 AM da233b45ef7053f7ee6c22bcce967112
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v 06/18/2024 06:00:29 AM bed96fb33b6acbcbbac7da08bd6cbb4a
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v 06/18/2024 06:00:29 AM fd8b94bd68388d4593ba0ffde842dbe8
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v 06/18/2024 06:00:29 AM 82244620d0a83c057d9cbb98974d4bec
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v 06/18/2024 06:00:29 AM bd574902959ea1aac7749a3d3e33c45e
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v 06/18/2024 06:00:29 AM 3f12d38525ef03e105b788d12402b0eb
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v 06/18/2024 06:00:29 AM 543dd3a1cc59148b1bb3fa8c4396d852
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v 06/18/2024 06:00:29 AM f55f6bffd35113fc093c32a8b9f50c60
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v 06/18/2024 06:00:29 AM 617985cdaced04fa94d15c095571add3
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v 06/18/2024 06:00:29 AM eedad419de01f004301e05f10cb9d78f
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v 06/18/2024 06:00:29 AM 7120c45d5a352b02448638a3481dd9c1
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v 06/18/2024 06:00:29 AM 22482e61f09eb9789dfb4f0bcd2ff6a3
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v 06/18/2024 06:00:29 AM 97d4575c36de43c08f4e99f857768706
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv    06/18/2024 06:00:29 AM d59c123a193fe792a00b01139c153ad4
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv       06/18/2024 06:00:29 AM 26e87b290c9a1ef21999e54ff61872b5
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv         06/18/2024 06:00:29 AM 050f45863f4133e2daa8d49e56051b4e
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv       06/18/2024 06:00:29 AM e6fad3efd8af39e10fea00a9b5b6fca2
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv        06/18/2024 06:00:29 AM 09937db8381ae677362d0058e04b39ab
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv          06/18/2024 06:00:29 AM e9e5131cf88b7e7f9f282ecebe26ce75
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv 06/18/2024 06:00:29 AM 16ed2005f6944ce4b09edc8a81566249
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv 06/18/2024 06:00:29 AM 95f67315b4ebc75fbebe511bfb2f9058
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv    06/18/2024 06:00:29 AM 1638c9e64f1d36ec4f74b411cc908050
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv              06/18/2024 06:00:29 AM 13d861908b71c73a95567e746fec8be5
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_fp_wrapper.sv                                   06/18/2024 06:00:29 AM c4432904da48696b4d1d6d59800983a0
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/rtl/cv32e40p_top.sv                                          06/18/2024 06:00:29 AM 7db87afeb3a03daada3e75a99618e1fc
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_sim_clock_gate.sv                               06/18/2024 06:00:28 AM 91510b42d65f83de78f05cb95a14a7a4
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/include/cv32e40p_tracer_pkg.sv                           06/18/2024 06:00:28 AM 37dbfbb43635fa25b16b629c3c6b7a6b
/u/onespin/cve2/testsuite/designs_rtl/riscv/cv32e40p_240614/bhv/cv32e40p_tb_wrapper.sv                                   06/18/2024 06:00:28 AM 66fe24e99777649a5200e098c25f6837
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Design
======
The elaborated design is valid.

VERIFICATION NOT TERMINATED.

save_database databases/XP_DPM
-I- Database 'XP_DPM' saved to '/bata/shetalan/cve/test/shell/RISCV/CV32E_V2/databases/XP_DPM.onespin'.