// Seed: 3672455321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1'h0;
  assign id_2 = 1;
  always @(posedge "" || !id_7) {id_2, ~id_4, -1, 1} = 1;
  wire id_9;
  wire id_10 = id_1;
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand void id_6,
    input uwire id_7,
    inout tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    output wor id_15,
    input supply1 id_16,
    output tri id_17
);
  assign id_0 = id_4 - 1;
  wire id_19, id_20;
  id_21(
      ~1, 1, id_3
  );
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_20,
      id_19
  );
  wire id_22;
endmodule
