<inh f='halide/halide-install/include/Halide.h' l='3903' c='Halide::Internal::ExprNode'/>
<def f='halide/halide-install/include/Halide.h' l='12763' ll='12783'/>
<use f='halide/halide-install/include/Halide.h' l='12763'/>
<use f='halide/halide-install/include/Halide.h' l='12855' c='_ZN6Halide8Internal9IRVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='12925' c='_ZN6Halide8Internal14IRGraphVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='13006' c='_ZN6Halide8Internal15VariadicVisitor13dispatch_exprEPKNS0_12BaseExprNodeEDpOTL0__'/>
<use f='halide/halide-install/include/Halide.h' l='19123' c='_ZN6Halide8Internal9IRPrinter5visitEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='19218' c='_ZN6Halide8Internal9CodeGen_C23scalarize_vector_reduceEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='19357' c='_ZN6Halide8Internal9CodeGen_C5visitEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='20105' c='_ZN6Halide8Internal12CodeGen_LLVM5visitEPKNS0_12VectorReduceE'/>
<use f='halide/halide-install/include/Halide.h' l='20250' c='_ZN6Halide8Internal12CodeGen_LLVM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/halide-install/include/Halide.h' l='28958' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<use f='halide/halide-install/include/Halide.h' l='28958' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<use f='halide/halide-install/include/Halide.h' l='30046' c='_ZN6Halide8Internal9IRMutator5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<doc f='halide/halide-install/include/Halide.h' l='12757'>/** Horizontally reduce a vector to a scalar or narrower vector using
 * the given commutative and associative binary operator. The reduction
 * factor is dictated by the number of lanes in the input and output
 * types. Groups of adjacent lanes are combined. The number of lanes
 * in the input type must be a divisor of the number of lanes of the
 * output type.  */</doc>
<mbr r='Halide::Internal::VectorReduce::value' o='256' t='Halide::Expr'/>
<mbr r='Halide::Internal::VectorReduce::op' o='320' t='Halide::Internal::VectorReduce::Operator'/>
<fun r='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<smbr r='Halide::Internal::VectorReduce::_node_type' t='const Halide::Internal::IRNodeType'/>
<inh f='halide/build/include/Halide.h' l='3903' c='Halide::Internal::ExprNode'/>
<def f='halide/build/include/Halide.h' l='12763' ll='12783'/>
<use f='halide/build/include/Halide.h' l='12763'/>
<use f='halide/build/include/Halide.h' l='12855' c='_ZN6Halide8Internal9IRVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='12925' c='_ZN6Halide8Internal14IRGraphVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='13006' c='_ZN6Halide8Internal15VariadicVisitor13dispatch_exprEPKNS0_12BaseExprNodeEDpOTL0__'/>
<use f='halide/build/include/Halide.h' l='19123' c='_ZN6Halide8Internal9IRPrinter5visitEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='19218' c='_ZN6Halide8Internal9CodeGen_C23scalarize_vector_reduceEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='19357' c='_ZN6Halide8Internal9CodeGen_C5visitEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='20105' c='_ZN6Halide8Internal12CodeGen_LLVM5visitEPKNS0_12VectorReduceE'/>
<use f='halide/build/include/Halide.h' l='20250' c='_ZN6Halide8Internal12CodeGen_LLVM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/build/include/Halide.h' l='28958' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<use f='halide/build/include/Halide.h' l='28958' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<use f='halide/build/include/Halide.h' l='30046' c='_ZN6Halide8Internal9IRMutator5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<doc f='halide/build/include/Halide.h' l='12757'>/** Horizontally reduce a vector to a scalar or narrower vector using
 * the given commutative and associative binary operator. The reduction
 * factor is dictated by the number of lanes in the input and output
 * types. Groups of adjacent lanes are combined. The number of lanes
 * in the input type must be a divisor of the number of lanes of the
 * output type.  */</doc>
<mbr r='Halide::Internal::VectorReduce::value' o='256' t='Halide::Expr'/>
<mbr r='Halide::Internal::VectorReduce::op' o='320' t='Halide::Internal::VectorReduce::Operator'/>
<fun r='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<smbr r='Halide::Internal::VectorReduce::_node_type' t='const Halide::Internal::IRNodeType'/>
<inh f='halide/src/Expr.h' l='156' c='Halide::Internal::ExprNode'/>
<def f='halide/src/IR.h' l='871' ll='891'/>
<use f='halide/src/IR.h' l='871'/>
<use f='halide/src/IRVisitor.h' l='73' c='_ZN6Halide8Internal9IRVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRVisitor.h' l='143' c='_ZN6Halide8Internal14IRGraphVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRVisitor.h' l='224' c='_ZN6Halide8Internal15VariadicVisitor13dispatch_exprEPKNS0_12BaseExprNodeEDpOTL0__'/>
<use f='halide/src/IRMutator.h' l='74' c='_ZN6Halide8Internal9IRMutator5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<doc f='halide/src/IR.h' l='865'>/** Horizontally reduce a vector to a scalar or narrower vector using
 * the given commutative and associative binary operator. The reduction
 * factor is dictated by the number of lanes in the input and output
 * types. Groups of adjacent lanes are combined. The number of lanes
 * in the input type must be a divisor of the number of lanes of the
 * output type.  */</doc>
<mbr r='Halide::Internal::VectorReduce::value' o='256' t='Halide::Expr'/>
<mbr r='Halide::Internal::VectorReduce::op' o='320' t='Halide::Internal::VectorReduce::Operator'/>
<fun r='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<smbr r='Halide::Internal::VectorReduce::_node_type' t='const Halide::Internal::IRNodeType'/>
<use f='halide/src/IRPrinter.h' l='192' c='_ZN6Halide8Internal9IRPrinter5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/IRMatch.h' l='1844' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<use f='halide/src/IRMatch.h' l='1844' c='_ZNK6Halide8Internal9IRMatcher14VectorReduceOp5matchERKNS0_12BaseExprNodeERNS1_12MatcherStateE'/>
<size>48</size>
<use f='halide/src/Bounds.cpp' l='1565' c='_ZN6Halide8Internal12_GLOBAL__N_16Bounds5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/CodeGen_LLVM.h' l='366' c='_ZN6Halide8Internal12CodeGen_LLVM5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/CodeGen_LLVM.h' l='511' c='_ZN6Halide8Internal12CodeGen_LLVM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_ARM.cpp' l='57' c='_ZN6Halide8Internal12_GLOBAL__N_111CodeGen_ARM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_ARM.cpp' l='1131' c='_ZN6Halide8Internal12_GLOBAL__N_111CodeGen_ARM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_ARM.cpp' l='1174' c='_ZN6Halide8Internal12_GLOBAL__N_111CodeGen_ARM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<size>48</size>
<use f='halide/src/CodeGen_C.h' l='98' c='_ZN6Halide8Internal9CodeGen_C23scalarize_vector_reduceEPKNS0_12VectorReduceE'/>
<use f='halide/src/CodeGen_C.h' l='237' c='_ZN6Halide8Internal9CodeGen_C5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/CodeGen_C.cpp' l='2479' c='_ZN6Halide8Internal9CodeGen_C23scalarize_vector_reduceEPKNS0_12VectorReduceE'/>
<use f='halide/src/CodeGen_C.cpp' l='2524' c='_ZN6Halide8Internal9CodeGen_C5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/Simplify_Internal.h' l='328' c='_ZN6Halide8Internal8Simplify5visitEPKNS0_12VectorReduceEPNS1_8ExprInfoE'/>
<size>48</size>
<use f='halide/src/CodeGen_LLVM.cpp' l='1442' c='_ZN6Halide8Internal12CodeGen_LLVM25try_to_fold_vector_reduceERKNS_4ExprES2_'/>
<use f='halide/src/CodeGen_LLVM.cpp' l='1442' c='_ZN6Halide8Internal12CodeGen_LLVM25try_to_fold_vector_reduceERKNS_4ExprES2_'/>
<use f='halide/src/CodeGen_LLVM.cpp' l='1444' c='_ZN6Halide8Internal12CodeGen_LLVM25try_to_fold_vector_reduceERKNS_4ExprES2_'/>
<use f='halide/src/CodeGen_LLVM.cpp' l='4376' c='_ZN6Halide8Internal12CodeGen_LLVM5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/CodeGen_LLVM.cpp' l='4380' c='_ZN6Halide8Internal12CodeGen_LLVM21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<size>48</size>
<use f='halide/src/CodeGen_PTX_Dev.cpp' l='90' c='_ZN6Halide8Internal12_GLOBAL__N_115CodeGen_PTX_Dev21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_PTX_Dev.cpp' l='446' c='_ZN6Halide8Internal12_GLOBAL__N_115CodeGen_PTX_Dev21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<size>48</size>
<use f='halide/src/CodeGen_WebAssembly.cpp' l='39' c='_ZN6Halide8Internal12_GLOBAL__N_119CodeGen_WebAssembly21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_WebAssembly.cpp' l='183' c='_ZN6Halide8Internal12_GLOBAL__N_119CodeGen_WebAssembly21codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<size>48</size>
<use f='halide/src/CodeGen_X86.cpp' l='82' c='_ZN6Halide8Internal12_GLOBAL__N_111CodeGen_X8621codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<use f='halide/src/CodeGen_X86.cpp' l='499' c='_ZN6Halide8Internal12_GLOBAL__N_111CodeGen_X8621codegen_vector_reduceEPKNS0_12VectorReduceERKNS_4ExprE'/>
<size>48</size>
<use f='halide/src/Deinterleave.cpp' l='198' c='_ZN6Halide8Internal12_GLOBAL__N_113Deinterleaver5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/Derivative.cpp' l='90' c='_ZN6Halide8Internal12_GLOBAL__N_126ReverseAccumulationVisitor5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/HexagonOptimize.cpp' l='1076' c='_ZN6Halide8Internal12_GLOBAL__N_120VectorReducePatterns5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/IR.cpp' l='899' c='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<use f='halide/src/IR.cpp' l='899' c='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<use f='halide/src/IR.cpp' l='1061' c='_ZNK6Halide8Internal8ExprNode6acceptEPNS0_9IRVisitorE'/>
<use f='halide/src/IR.cpp' l='1246' c='_ZNK6Halide8Internal8ExprNode11mutate_exprEPNS0_9IRMutatorE'/>
<size>48</size>
<fun r='_ZN6Halide8Internal12VectorReduce4makeENS1_8OperatorENS_4ExprEi'/>
<use f='halide/src/IREquality.cpp' l='100' c='_ZN6Halide8Internal12_GLOBAL__N_110IRComparer5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IREquality.cpp' l='610' c='_ZN6Halide8Internal12_GLOBAL__N_110IRComparer5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IREquality.cpp' l='611' c='_ZN6Halide8Internal12_GLOBAL__N_110IRComparer5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IREquality.cpp' l='611' c='_ZN6Halide8Internal12_GLOBAL__N_110IRComparer5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/IRMatch.cpp' l='289' c='_ZN6Halide8Internal12_GLOBAL__N_17IRMatch5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRMatch.cpp' l='290' c='_ZN6Halide8Internal12_GLOBAL__N_17IRMatch5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRMatch.cpp' l='290' c='_ZN6Halide8Internal12_GLOBAL__N_17IRMatch5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRMatch.cpp' l='499' c='_ZN6Halide8Internal9IRMatcher12equal_helperERKNS0_12BaseExprNodeES4_'/>
<use f='halide/src/IRMatch.cpp' l='499' c='_ZN6Halide8Internal9IRMatcher12equal_helperERKNS0_12BaseExprNodeES4_'/>
<use f='halide/src/IRMatch.cpp' l='500' c='_ZN6Halide8Internal9IRMatcher12equal_helperERKNS0_12BaseExprNodeES4_'/>
<use f='halide/src/IRMatch.cpp' l='500' c='_ZN6Halide8Internal9IRMatcher12equal_helperERKNS0_12BaseExprNodeES4_'/>
<size>48</size>
<use f='halide/src/IRMutator.cpp' l='374' c='_ZN6Halide8Internal9IRMutator5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/IROperator.cpp' l='495' c='_ZN6Halide8Internal13lossless_castENS_4TypeENS_4ExprE'/>
<use f='halide/src/IROperator.cpp' l='495' c='_ZN6Halide8Internal13lossless_castENS_4TypeENS_4ExprE'/>
<size>48</size>
<use f='halide/src/IRPrinter.cpp' l='1014' c='_ZN6Halide8Internal9IRPrinter5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/IRVisitor.cpp' l='256' c='_ZN6Halide8Internal9IRVisitor5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/IRVisitor.cpp' l='510' c='_ZN6Halide8Internal14IRGraphVisitor5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/ModulusRemainder.cpp' l='76' c='_ZN6Halide8Internal12_GLOBAL__N_123ComputeModulusRemainder5visitEPKNS0_12VectorReduceE'/>
<use f='halide/src/ModulusRemainder.cpp' l='211' c='_ZN6Halide8Internal12_GLOBAL__N_123ComputeModulusRemainder5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/Monotonic.cpp' l='534' c='_ZN6Halide8Internal12_GLOBAL__N_116DerivativeBounds5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
<use f='halide/src/Simplify_Exprs.cpp' l='56' c='_ZN6Halide8Internal8Simplify5visitEPKNS0_12VectorReduceEPNS1_8ExprInfoE'/>
<size>48</size>
<use f='halide/src/StmtToHtml.cpp' l='702' c='_ZN6Halide8Internal12_GLOBAL__N_110StmtToHtml5visitEPKNS0_12VectorReduceE'/>
<size>48</size>
