  692  ls
  693  cd orca-1/
  694  ls
  695  cd systems/
  696  cd zedboard/
  697  ls
  698  cd cd software/
  699  cd software/
  700  ls
  701  cd ..
  702  ls
  703  cd ..
  704  ls
  705  cd ..
  706  ls
  707  cd tools/
  708  ls
  709  cd ..
  710  ls
  711  cd ..
  712  ls
  713  cd orca-1/
  714  ls
  715  cd systems/
  716  ls
  717  cd zedboard/
  718  ls
  719  pwd
  720  cd /opt/
  721  ls -la
  722  cd ../
  723  cd /tools/Xilinx/
  724  ls
  725  cd Vivado/
  726  ls
  727  cd 2024.1/
  728  ls
  729  source settings64.sh 
  730  vivado &
  731  cd 
  732  cd RISC-V/Rudi-RV32I/
  733  ls
  734  cd vivado/
  735  ls
  736  edit build.sh 
  737  gedit build.
  738  gedit build.sh 
  739  gedit build.sh  &
  740  ls
  741  edit build.tcl &
  742  gedit build.tcl &
  743  ls\
  744  ls
  745  build.sh
  746  ./build.sh 
  747  gedit build.sh 
  748  gedit build.tcl 
  749  ./build.sh 
  750  gedit build.tcl &
  751  ./build.sh 
  752  gedit build.tcl &
  753  ls
  754  mv vivado.log vivado_1.log
  755  ./build.sh 
  756  ls
  757  cd ..
  758  ls
  759  cd bitstreams/
  760  ls
  761  gedit basys3_top_level.bit 
  762  ls -la
  763  echo $PATH
  764  cd ../../
  765  cd ..
  766  ls
  767  cd RISC-V/
  768  ls
  769  cd Rudi-RV32I/
  770  ls
  771  cd ..
  772  ls
  773  cd ORCA/
  774  ls
  775  cd orca-1/
  776  ls
  777  cd s
  778  cd systems/
  779  ls
  780  cd zedboard/
  781  ls
  782  make
  783  make bitstream 
  784  vivado &
  785  cd ../
  786  ls
  787  cd ..
  788  ls
  789  cd ..
  790  ls
  791  cd ..
  792  ls
  793  cd tinyriscv/
  794  ls
  795  cd ../../
  796  ls
  797  cd Vivado_Projects/
  798  ls
  799  cd tinyriscv/
  800  ls
  801  cd tinyriscv.runs/
  802  ls
  803  cd impl_1/
  804  ls
  805  gvim tinyriscv_soc_top.bit
  806  gvim tinyriscv_soc_top.tcl
  807  gvim runme.log
  808  cd ..
  809  ls
  810  cd synth_1/
  811  ls
  812  gvim runme.log 
  813  ls
  814  gvim tinyriscv_soc_top_utilization_synth.rpt
  815  cd ..
  816  ls
  817  cd impl_1/
  818  ls
  819  gvim tinyriscv_soc_top_clock_utilization_routed.rpt
  820  ls -la
  821  ls
  822  gvim tinyriscv_soc_top_utilization_placed.rpt
  823  gvim tinyriscv_soc_top_power_routed.rpt
  824  gvim tinyriscv_soc_top_route_status.rpt
  825  gvim tinyriscv_soc_top_utilization_placed.rpt
  826  gvim tinyriscv_soc_top_timing_summary_routed.rpt
  827  gvim tinyriscv_soc_top_utilization_placed.rpt
  828  cd ..
  829  ls
  830  cd ..
  831  ls
  832  cd tinyriscv.s
  833  cd tinyriscv.sim
  834  ls
  835  cd sim_1/
  836  ls
  837  cd behav/
  838  ls
  839  cd xsim/
  840  ls
  841  gvim simulate.log 
  842  gvim  xvlog.log
  843  gvim tinyriscv_soc_tb.tcl
  844  cd ../
  845  cd ../../
  846  ls
  847  cd ..
  848  ls
  849  cd  tinyriscv.srcs
  850  lss
  851  ls
  852  cd sources_1/
  853  ls
  854  cd imports/
  855  ls
  856  cd rtl/
  857  ls
  858  cd core/
  859  ls
  860  cd ..
  861  cd ../../
  862  cd core
  863  ls
  864  cd ..
  865  ls
  866  cp -rf /home/sidharth/RISC-V/tinyriscv/sim/inst.data ./
  867  ls
  868  cd sim_1/
  869  ls
  870  cd imports/
  871  ls
  872  cd tb/
  873  ls
  874  cd ..
  875  ls
  876  cd ../../
  877  cd ..
  878  ls
  879  cp -rf /home/sidharth/RISC-V/tinyriscv/sim/inst.data ./
  880  cd 
  881  vivado &
  882  iverilog
  883  ls
  884  cd RISC-V/
  885  ls
  886  cd ..
  887  ls
  888  git clone https://github.com/steveicarus/iverilog.git
  889  ls
  890  git checkout v11-branch
  891  cd iverilog/
  892  git checkout v11-branch
  893  sudo apt-get install autoconf gperf flex bison build-essential
  894  sh autoconf.sh
  895  ./configure
  896  make
  897  make install
  898  sudo make install
  899  sudo apt-get install gtkwave
  900  cd ..
  901  ls
  902  cd RISC-V/
  903  ls
  904  cd tinyriscv/
  905  ls
  906  cd sim/
  907  ls
  908  python .\sim_new_nowave.py ..\tests\isa\generated\rv32ui-p-mul.bin inst1.data
  909  python ./sim_new_nowave.py ../tests/isa/generated/rv32ui-p-mul.bin inst1.data
  910  cd ..
  911  ls
  912  gvim tb/tinyriscv_soc_tb.v 
  913  python ./sim_new_nowave.py ../tests/isa/generated/rv32ui-p-mul.bin inst1.data
  914  cd sim
  915  python ./sim_new_nowave.py ../tests/isa/generated/rv32ui-p-mul.bin inst1.data
  916  mv inst.data inst_org.data
  917  python ./sim_new_nowave.py ../tests/isa/generated/rv32um-p-mul.bin inst.data
  918  python .\sim_new_nowave.py ..\tests\example\simple\simple.bin inst.data
  919  python ./sim_new_nowave.py ../tests/example/simple/simple.bin inst.data
  920  ls -la
  921  time
  922  date
  923  cd ./tests/example/simple
  924  cd ../tests/example/simple
  925  ls
  926  gvim Makefile 
  927  cd ../../..
  928  ls
  929  cd tests/example/
  930  ls
  931  gvim common.mk 
  932  ls
  933  cp -rf common.mk ../../
  934  ls
  935  cd simple/
  936  ls
  937  make
  938  ls
  939  gvim simple
  940  cd..
  941  ls
  942  cd ..
  943  ls
  944  cd ..
  945  ls
  946  cd ..
  947  cd sim/
  948  ls
  949  mv inst.data inst_m.data
  950  python .\sim_new_nowave.py ..\tests\example\simple\simple.bin inst.data
  951  python ./sim_new_nowave.py ../tests/example/simple/simple.bin inst.data
  952  cd ../tests/example/
  953  ls
  954  cd simple/
  955  ls
  956  gvim main.c 
  957  cd ..
  958  ls
  959  cd uart_rx/
  960  ls
  961  cd ..
  962  ls
  963  cd ..
  964  ls
  965  cd 
  966  cd -
  967  ls
  968  cd ..
  969  ls
  970  cd rtl/
  971  ls
  972  cd core
  973  ls
  974  cp -rf id.v id_org.v
  975  df -h ./
  976  ls
  977  cd ..
  978  ls
  979  cd ..
  980  ls
  981  cd tests/
  982  ls
  983  cd example/
  984  ls
  985  cd ..
  986  ls
  987  cd isa/
  988  ls
  989  cd ..
  990  ls
  991  cd isa/rv32ui
  992  ls
  993  gvim sd.S
  994  gvim add.S
  995  cd ../
  996  ls
  997  cd ..
  998  ls
  999  cd example/
 1000  ls
 1001  cd simple/
 1002  ls
 1003  gvim main.c 
 1004  cd ..
 1005  ls
 1006  cd ..
 1007  ls
 1008  cd ../..
 1009  ls
 1010  cd tinyriscv/
 1011  ls
 1012  cd .././
 1013  cd ../
 1014  ls
 1015  cd Vivado_Projects/
 1016  ls
 1017  cd tinyriscv/
 1018  ls
 1019  cd tinyriscv.sim
 1020  ls
 1021  cd sim_1/
 1022  ls
 1023  cd ..
 1024  ls
 1025  cd ..
 1026  ls
 1027  cd tinyriscv.
 1028  cd tinyriscv.runs/
 1029  ls
 1030  cd impl_1/
 1031  ls
 1032  gvim tinyriscv_soc_top_utilization_placed.rpt
 1033  ls
 1034  gvim tinyriscv_soc_top_power_routed.rpt
 1035  gvim tinyriscv_soc_top_power_summary_routed.pb
 1036  cd ..
 1037  ls
 1038  cd impl_1/
 1039  ls
 1040  gvim tinyriscv_soc_top_utilization_placed.rpt
 1041  gvim tinyriscv_soc_top_timing_summary_routed.rpt
 1042  cd /RISC-V
 1043  cd 
 1044  cd RISC-V/
 1045  ls
 1046  cd tinyriscv/
 1047  ls
 1048  cd tests/
 1049  ls
 1050  cd example/
 1051  ls
 1052  cd coremark/
 1053  ls
 1054  gvim core_matrix.c
 1055  gvim core_main.c
 1056  cd ..
 1057  ls
 1058  cd simple/
 1059  ls
 1060  gvim main.c 
 1061  make
 1062  gvim main.c 
 1063  ls -la
 1064  make
 1065  cd ..
 1066  ls
 1067  mkdir mod
 1068  cd mod
 1069  cp -rf /home/sidharth/tool_chain/riscv-gnu-toolchain/custom_inst/mod.c ./
 1070  ls
 1071  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. -c -o main.o main.c
 1072  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. -c -o mod.o mod.c
 1073  /opt/riscv32im/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. ../start.o ../trap_entry.o mod.o ../init.o ../trap_handler.o ../lib/utils.o ../lib/xprintf.o ../lib/uart.o ../lib/flash_n25q.o ../lib/spi.o -o mod  -T ../link.lds -nostartfiles -Wl,--gc-sections -Wl,--check-sections
 1074  ls
 1075  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. ../start.o ../trap_entry.o mod.o ../init.o ../trap_handler.o ../lib/utils.o ../lib/xprintf.o ../lib/uart.o ../lib/flash_n25q.o ../lib/spi.o -o mod  -T ../link.lds -nostartfiles -Wl,--gc-sections -Wl,--check-sections
 1076  gvim mod.c 
 1077  ls
 1078  rm -rf mod.o
 1079  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections  -fno-builtin-malloc -I.. -c -o mod.o mod.c
 1080  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections  -fno-builtin-malloc -I.. ../start.o ../trap_entry.o mod.o ../init.o ../trap_handler.o ../lib/utils.o ../lib/xprintf.o ../lib/uart.o ../lib/flash_n25q.o ../lib/spi.o -o mod  -T ../link.lds -nostartfiles -Wl,--gc-sections -Wl,--check-sections
 1081  ls
 1082  opt/riscv_32im_cust/bin/riscv32-unknown-elf-objcopy -O binary mod  mod.bin
 1083  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-objcopy -O binary mod  mod.bin
 1084  opt/riscv32im/bin/riscv32-unknown-elf-objdump --disassemble-all mod > mod.dump
 1085  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-objdump --disassemble-all mod > mod.dump
 1086  ls
 1087  cd ../../
 1088  ls
 1089  cd ../sim
 1090  ls
 1091  mv inst.data inst_o.data
 1092  python ./sim_new_nowave.py ../tests/example/mod/mod.bin inst.data
 1093  ls
 1094  cd ..
 1095  ls
 1096  cd tests/
 1097  ls
 1098  cd isa/
 1099  ls
 1100  cd rv32um
 1101  ls
 1102  cd ../
 1103  ls
 1104  cd generated/
 1105  ls
 1106  gvim rv32ui-p-sub.verilog
 1107  cd ..
 1108  ls
 1109  cd ..
 1110  ls
 1111  cd example/
 1112  ls
 1113  rm -rf mod/
 1114  ls
 1115  cd simple/
 1116  ls
 1117  gvim main.c 
 1118  cd ../
 1119  cd include/
 1120  ls
 1121  cd ..
 1122  ls
 1123  cd uart_tx/
 1124  ls
 1125  make
 1126  gvim Makefile 
 1127  gvim ../simple/
 1128  gvim Makefile 
 1129  make
 1130  gvim Makefile 
 1131  make
 1132  ls
 1133  cd ../../
 1134  ls
 1135  cd ..
 1136  ls
 1137  cd sim/
 1138  ls
 1139  gvim inst.data 
 1140  rm -rf inst.data 
 1141  python ./sim_new_nowave.py ../tests/example/uart_tx/uart_tx.bin inst.data
 1142  ls
 1143  gvim tinyriscv_soc_tb.vcd
 1144  python ./sim_new_nowave.py ../tests/example/uart_tx/uart_tx.bin inst.data
 1145  gvim inst.data 
 1146  ls
 1147  mv inst_m.data inst.data
 1148  python ./sim_new_nowave.py ../tests/example/uart_tx/uart_tx.bin inst.data
 1149  ls -la
 1150  gvim inst.data 
 1151  ls
 1152  cd ..
 1153  ls
 1154  cd tests/
 1155  ls
 1156  cd example/
 1157  ls
 1158  make
 1159  cd simple/
 1160  ls
 1161  make
 1162  rm -rf simple simple.bin simple.dump
 1163  make
 1164  cd ../../
 1165  ls
 1166  cd ..
 1167  cd sim/
 1168  ls
 1169  python ./sim_new_nowave.py ../tests/example/uart_tx/uart_tx.bin inst.data
 1170  ls
 1171  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v
 1172  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v +incdir+/home/sidharth/RISC-V/tinyriscv/rtl/core
 1173  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v +incdir+/home/sidharth/RISC-V/tinyriscv/rtl/core/
 1174  cp -rf /home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v ./
 1175  ls
 1176  mkdir includes
 1177  cp -rf defines.v 
 1178  cp -rf defines.v  includes/
 1179  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v +incdir+includes/
 1180  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v -I "includes/"
 1181  /tools/Xilinx/Vivado/2024.1/bin/xvlog /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v -i "includes/"
 1182  /tools/Xilinx/Vivado/2024.1/bin/xvlog /tools/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v
 1183  /tools/Xilinx/Vivado/2024.1/bin/xelab -L unifast_ver -L unisims_ver -R /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v glbl
 1184  ls
 1185  cd xsim.dir/
 1186  ls
 1187  cd work/
 1188  ls
 1189  cp -rf /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v ./
 1190  cp -rf /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v ./
 1191  /tools/Xilinx/Vivado/2024.1/bin/xvlog tinyriscv_soc_tb.v tinyriscv_soc_top.v -i "includes/"
 1192  cd ..
 1193  ls
 1194  cd ..
 1195  ls
 1196  rm -rf xsim.dir/
 1197  cp -rf /home/sidharth/RISC-V/tinyriscv/rtl/soc/tinyriscv_soc_top.v ./
 1198  cp -rf /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v ./
 1199  /tools/Xilinx/Vivado/2024.1/bin/xvlog tinyriscv_soc_tb.v tinyriscv_soc_top.v -i "includes/"
 1200  cd rt
 1201  ;s
 1202  ls
 1203  cd ../rtl/
 1204  ls
 1205  cd soc/
 1206  ld
 1207  ls
 1208  cp -rf cp -rf /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v ./
 1209  cp -rf /home/sidharth/RISC-V/tinyriscv/tb/tinyriscv_soc_tb.v ./
 1210  /tools/Xilinx/Vivado/2024.1/bin/xvlog tinyriscv_soc_tb.v tinyriscv_soc_top.v -i "../core/"
 1211  /tools/Xilinx/Vivado/2024.1/bin/xvlog /tools/Xilinx/Vivado/2024.1/data/verilog/src/glbl.v
 1212  /tools/Xilinx/Vivado/2024.1/bin/xelab -L unifast_ver -L unisims_ver -R tinyriscv_soc_tb.v  glbl
 1213  /tools/Xilinx/Vivado/2024.1/bin/xelab -L unifast_ver -L unisims_ver -R tinyriscv_soc_tb  glbl
 1214  cd ..
 1215  ls
 1216  cd ..
 1217  ls
 1218  cd tests/
 1219  ls
 1220  cd example/
 1221  ls
 1222  cd simple/
 1223  ls
 1224  ls -la
 1225  rm -rf main.o simple simple.bin simple.dump
 1226  ls
 1227  gvim Makefile 
 1228  cd ..
 1229  ls
 1230  gvim common.mk 
 1231  ls
 1232  cd simple/
 1233  ls
 1234  make
 1235  ls
 1236  /opt/riscv32im/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. -c -o test.o test.c
 1237  /opt/riscv32im/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. ../start.o ../trap_entry.o test.o ../init.o ../trap_handler.o ../lib/utils.o ../lib/xprintf.o ../lib/uart.o ../lib/flash_n25q.o ../lib/spi.o -o test -T ../link.lds -nostartfiles -Wl,--gc-sections -Wl,--check-sections
 1238  /opt/riscv32im/bin/riscv32-unknown-elf-objcopy -O binary test test.bin
 1239  /opt/riscv32im/bin/riscv32-unknown-elf-objdump --disassemble-all test  > test.dump
 1240  cd ../../
 1241  ls
 1242  cd ../
 1243  ls
 1244  cd sim
 1245  ls
 1246  rm -rf inst.data 
 1247  python ./sim_new_nowave.py ../tests/example/simple/test.bin inst.data
 1248  ls
 1249  cd ../
 1250  ls
 1251  cd tests/
 1252  ls
 1253  cd example/
 1254  ls
 1255  cd simple/
 1256  ls
 1257  gvim test
 1258  test.c
 1259  gvim test.c
 1260  ls
 1261  rm -rf test.o test.dump test test.bin
 1262  ls
 1263  /opt/riscv32im/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. -c -o test.o test.c
 1264  /opt/riscv32im/bin/riscv32-unknown-elf-gcc -DSIMULATION -march=rv32im_zicsr -mabi=ilp32 -mcmodel=medlow -ffunction-sections -fdata-sections -fno-builtin-printf -fno-builtin-malloc -I.. ../start.o ../trap_entry.o test.o ../init.o ../trap_handler.o ../lib/utils.o ../lib/xprintf.o ../lib/uart.o ../lib/flash_n25q.o ../lib/spi.o -o test -T ../link.lds -nostartfiles -Wl,--gc-sections -Wl,--check-sections
 1265  /opt/riscv32im/bin/riscv32-unknown-elf-objcopy -O binary test test.bin
 1266  /opt/riscv32im/bin/riscv32-unknown-elf-objdump --disassemble-all test  > test.dump
 1267  python ./sim_new_nowave.py ../tests/example/simple/test.bin inst.data
 1268  cd ../../../sim/
 1269  python ./sim_new_nowave.py ../tests/example/simple/test.bin inst.data
 1270  cp -rf 
 1271  ls
 1272  cd 
 1273  cd -
 1274  cd ..
 1275  ls
 1276  cd tests/
 1277  ls
 1278  cd example/
 1279  ls
 1280  cd simple/
 1281  ls
 1282  gvim array.c
 1283  gvim test.c 
 1284  cd ../../
 1285  cd ../
 1286  cd ..
 1287  ls
 1288  cd picorv32/
 1289  ;s
 1290  ls
 1291  cd scripts/
 1292  ls
 1293  cd vivado/
 1294  ls
 1295  gvim my_log.tcl 
 1296  ls
 1297  gvim firmware.map 
 1298  gvim my_log.tcl 
 1299  history
 1300  ls
 1301  gvim my_log.tcl 
 1302  mv my_log.tcl simulation.tcl
 1303  mv  simulation.tcl
 1304  gvim  simulation.tcl
 1305  cd 
 1306  cd Vivado_Projects/
 1307  ls
 1308  cd tinyriscv/
 1309  ls
 1310  cd tinyriscv.x
 1311  cd tinyriscv.srcs/
 1312  ld
 1313  ls
 1314  cd sources_1/
 1315  ls
 1316  cd imports/
 1317  ls
 1318  cd rtl/
 1319  ld
 1320  ls
 1321  cd ..
 1322  ls
 1323  pwd
 1324  cd ~/RISC-V/Rudi-RV32I
 1325  ls
 1326  cd c/
 1327  ls
 1328  gedit Makefile &
 1329  hostname -i
 1330  hostname 
 1331  hostname -h
 1332  cat /etc/os-release
 1333  cd /opt/riscv/
 1334  ls
 1335  cd lib/gcc/riscv32-unknown-elf/
 1336  ls
 1337  cd 14.2.0/
 1338  ls
 1339  cd /opt/riscv/bo
 1340  cd /opt/riscv/bin/
 1341  ls
 1342  cd 
 1343  ls
 1344  cd Vivado_Projects/
 1345  ls
 1346  cd ..
 1347  ls
 1348  cd CSE590_project/
 1349  ls
 1350  gvim instructions.dat
 1351  cd /tools/
 1352  ls
 1353  cd Xilinx/
 1354  ls
 1355  cd Vivado/2024.1/data/
 1356  ld
 1357  ls
 1358  cd boards/
 1359  ls
 1360  cd board_schemas/
 1361  ls
 1362  cd current/
 1363  ls
 1364  cd ../..
 1365  ls
 1366  gvim board_interface_preferences.xml 
 1367  cd board_schemas/
 1368  ls
 1369  cd current/
 1370  ls
 1371  cd ../../
 1372  ls
 1373  ls -la
 1374  sudo cp -rf /home/sidharth/Downloads/vivado-boards-master/new/board_files ./
 1375  cd 
 1376  cd riscv-toolchain/
 1377  ls
 1378  cd riscv-gnu-toolchain/
 1379  ls
 1380  gvim config.log 
 1381  ls
 1382  ./configure --prefix=/opt/riscv32im --with-arch=rv32im --with-abi=ilp32
 1383  sudo make
 1384  ls
 1385  gvim Makefile
 1386  ls -la
 1387  cd ..
 1388  ls
 1389  mkdir riscv-32im
 1390  cd riscv-32im
 1391  ./configure --prefix=/opt/riscv32im --with-arch=rv32im --with-abi=ilp32
 1392  cd ..
 1393  ls
 1394  mv riscv-32im/ riscv-gnu-toolchain/
 1395  ls
 1396  cd riscv-gnu-toolchain/
 1397  ls
 1398  ./configure --prefix=/opt/riscv32im --with-arch=rv32i --with-abi=ilp32
 1399  gvim  Makefile
 1400  cd riscv-32im/
 1401  cd ..
 1402  ls
 1403  ./configure --prefix=/opt/riscv32 --with-arch=rv32i --with-abi=ilp32
 1404  cd riscv-32im/
 1405  ls
 1406  ../configure --prefix=/opt/riscv32im --with-arch=rv32im --with-abi=ilp32
 1407  ls
 1408  make -j$(nproc)
 1409  sudo make -j$(nproc)
 1410  ls
 1411  gvim Makefile 
 1412  sudo make
 1413  ls
 1414  make clean
 1415  sudo make clean
 1416  ls
 1417  history
 1418  ../configure --prefix=/opt/riscv32im --with-arch=rv32im --with-abi=ilp32
 1419  sudo make -j$(nproc)
 1420  cd ..
 1421  ls
 1422  cd riscv-32im/
 1423  ls
 1424  cd build-binutils-newlib/
 1425  ls
 1426  cd opcodes/
 1427  ls
 1428  cd ../../
 1429  cd 
 1430  ls
 1431  git clone https://github.com/riscv/riscv-opcodes.git
 1432  ls
 1433  cd riscv-opcodes/
 1434  ls
 1435  cd extensions/
 1436  ls
 1437  cd ..
 1438  ls
 1439  cd extensions/
 1440  ls
 1441  cd unratified/
 1442  ls
 1443  touch rv_mod
 1444  gvim rv_zvqdotq
 1445  cd ..
 1446  ls
 1447  gvim rv32_c
 1448  gvim rv_i 
 1449  cd unratified/
 1450  ls
 1451  gvim rv_mod 
 1452  cd 
 1453  cd riscv-toolchain/
 1454  ls
 1455  cd riscv-gnu-toolchain/
 1456  ls
 1457  cd build-binutils-newlib/
 1458  ls
 1459  cd binutils/
 1460  ls
 1461  cd ../
 1462  ls
 1463  cd opcodes/
 1464  ls
 1465  cd 
 1466  ls
 1467  mkdir tool_chain
 1468  cd tool_chain/
 1469  ls
 1470  git clone https://github.com/riscv/riscv-gnu-toolchain
 1471  ls
 1472  cd riscv-gnu-toolchain/
 1473  ls
 1474  cd binutils/
 1475  ls
 1476  cd ..
 1477  ls
 1478  cd contrib/
 1479  ls
 1480  cd ..
 1481  ls
 1482  cd ..
 1483  ls
 1484  ls -la
 1485  rm -r *
 1486  rm -rf *
 1487  $ git clone https://github.com/riscv/riscv-gnu-toolchain --recusrive
 1488  $ git clone https://github.com/riscv/riscv-gnu-toolchain --recursive
 1489  cd ..
 1490  ls
 1491  cd riscv-opcodes/
 1492  ls
 1493  cd extensions/
 1494  ls
 1495  gvim rv_i
 1496  ls
 1497  cd ..
 1498  ls
 1499  gvim Makefile 
 1500  make
 1501  ls
 1502  cd extensions/
 1503  ls
 1504  cd unratified/
 1505  ls
 1506  rm -rf rv_mod
 1507  cd ../../
 1508  ls
 1509  make
 1510  ls
 1511  gvim inst.rs
 1512  gvim encoding.h 
 1513  cd ../tool_chain/
 1514  ls
 1515  cd riscv-gnu-toolchain/
 1516  ls
 1517  cd binutils/
 1518  ls
 1519  cd opcodes/
 1520  ls
 1521  cd ..
 1522  ls
 1523  cd include/
 1524  ls
 1525  cd opcode/
 1526  ls
 1527  gvim riscv-opc.h
 1528  cd
 1529  cd riscv-opcodes/
 1530  ls
 1531  gvim encoding.out.h 
 1532  gvim inst.rs
 1533  cd
 1534  cd tool_chain/riscv-gnu-toolchain/binutils/include/opcode
 1535  ls
 1536  cd ../../
 1537  cd opcodes/
 1538  ls
 1539  gvim riscv-opc.c 
 1540  cd ..
 1541  ls
 1542  cd gas/config/
 1543  ls
 1544  gvim tc-riscv.
 1545  gvim tc-riscv.c 
 1546  ls
 1547  cd ../../
 1548  ls
 1549  cd ..
 1550  ls
 1551  history
 1552  ls
 1553  mdkir custom_instr
 1554  mkdir custom_inst
 1555  cd custom_inst/
 1556  ls
 1557  ../configure --prefix=/opt/riscv32im --with-arch=rv32im --with-abi=ilp32
 1558  ls
 1559  gvim Makefile 
 1560  rm -rf *
 1561  ../configure --prefix=/opt/riscv_32im_cust --with-arch=rv32im --with-abi=ilp32
 1562  sudo make -j$(nproc)
 1563  ls
 1564  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-gcc mod.c -o mod
 1565  ls
 1566  gvim mod
 1567  /opt/riscv_32im_cust/bin/riscv32-unknown-elf-objdump -D mod | grep -n -A 20 "<main>:"
 1568  ls
 1569  pwd
 1570  ls
 1571  gvim mod.c
 1572  ls
 1573  gvim mod.c
 1574  ls
 1575  gvim mod.c 
 1576  pwd
 1577  history
 1578  ls
 1579  cd ..
 1580  ls
 1581  cd
 1582  cd Vivado_Projects/
 1583  ls
 1584  cd tinyriscv/
 1585  ls
 1586  cd tinyriscv.srcs/
 1587  ls
 1588  cd sources_1/
 1589  ls
 1590  cd imports/
 1591  ls
 1592  cd rtl/
 1593  ls
 1594  cd ../../
 1595  ls
 1596  cd ..
 1597  ls
 1598  cd ..
 1599  ls
 1600  pa -ef | grep vivado
 1601  ps -ef | grep vivado
 1602  kill 1208898
 1603  ps -ef | grep vivado
 1604  kill 1208879
 1605  ps -ef | grep vivado\
 1606  ps -ef | grep vivado
 1607  kill 27483
 1608  ps -ef | grep vivado
 1609  kill -9 27483
 1610  ps -ef | grep vivado
 1611  cd ..
 1612  ls
 1613  cd 
 1614  ls
 1615  vivado &
 1616  source /tools/Xilinx/Vivado/2024.1/settings64.csh 
 1617  source /tools/Xilinx/Vivado/2024.1/settings64.sh
 1618  vivado &
 1619  ls
 1620  exit
 1621  ls
 1622  clear
 1623  ls
 1624  tailscale down
 1625  ls
 1626  tailscale down
 1627  ls
 1628  tailscale down
 1629  tailscale down --accept-risk=lose-ssh
 1630  sudo tailscale down --accept-risk=lose-ssh
 1631  ls
 1632  cd ..
 1633  ls
 1634  cd ..
 1635  ls
 1636  cd .
 1637  cd ..
 1638  ls
 1639  cd ..
 1640  ls
 1641  cd ../
 1642  cd Vivado_Projects/
 1643  ls
 1644  cd MAC/
 1645  ls
 1646  cd MAC.runs/
 1647  ls
 1648  cd impl_1/
 1649  ls
 1650  gvim mac_128_timing_summary_routed.rpt
 1651  cd ..
 1652  ls
 1653  cd ..
 1654  ls
 1655  cd MAC.srcs/
 1656  ls
 1657  cd sim_1/
 1658  ls
 1659  cd new/
 1660  ls
 1661  cp -rf mac_128_tb.v ../../../
 1662  cd ../../../
 1663  ls
 1664  cd MAC.srcs/sources_1/new/
 1665  ;s
 1666  ls
 1667  cp -rf mac_128.v ../../../
 1668  cd ../../../
 1669  ls
 1670  mv mac_128.v  mac.v
 1671  ls
 1672  cd ..
 1673  cd tinyriscv/
 1674  ls
 1675  cd tinyriscv.s
 1676  cd tinyriscv.srcs/
 1677  ls
 1678  cd sources_1/
 1679  ls
 1680  cd imports/
 1681  ls
 1682  cd rtl/
 1683  ls
 1684  pwd
 1685  cd
 1686  cd ~/RISC-V/tinyriscv/tests/example/simple
 1687  /opt/riscv32im/bin/riscv32-unknown-elf-objdump -D cycle
 1688  /opt/riscv32im/bin/riscv32-unknown-elf-objdump -D cycle_d
 1689  ls
 1690  touch commands.txt
 1691  history >> commands.txt
